static void F_1 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_1 -> V_4 ) ;\r\nint V_5 = V_2 -> V_6 & 1 ;\r\nint V_7 = V_1 -> V_8 ? 0x42 : 0x40 ;\r\nint V_9 = 0x44 ;\r\nunsigned long V_10 ;\r\nT_3 V_11 ;\r\nT_4 V_12 ;\r\nstatic F_3 ( V_13 ) ;\r\nint V_14 = 0 ;\r\nconst T_4 V_15 = V_2 -> V_16 - V_17 ;\r\nstatic const T_4 V_18 [] [ 2 ] = {\r\n{ 0 , 0 } ,\r\n{ 0 , 0 } ,\r\n{ 1 , 0 } ,\r\n{ 2 , 1 } ,\r\n{ 2 , 3 } , } ;\r\nF_4 ( & V_13 , V_10 ) ;\r\nF_5 ( V_4 , V_7 , & V_11 ) ;\r\nif ( V_15 > 1 )\r\nV_14 |= 1 ;\r\nif ( V_2 -> V_19 == V_20 )\r\nV_14 |= 4 ;\r\nif ( F_6 ( V_2 , V_15 ) )\r\nV_14 |= 2 ;\r\nif ( V_5 ) {\r\nV_11 |= 0x4000 ;\r\nV_11 &= ~ 0x0070 ;\r\nif ( V_15 > 1 ) {\r\nV_11 |= V_14 << 4 ;\r\n}\r\nF_7 ( V_4 , V_9 , & V_12 ) ;\r\nV_12 &= V_1 -> V_8 ? 0x0f : 0xf0 ;\r\nV_12 |= ( ( V_18 [ V_15 ] [ 0 ] << 2 ) | V_18 [ V_15 ] [ 1 ] ) <<\r\n( V_1 -> V_8 ? 4 : 0 ) ;\r\n} else {\r\nV_11 &= ~ 0x3307 ;\r\nif ( V_15 > 1 ) {\r\nV_11 |= V_14 ;\r\n}\r\nV_11 |= ( V_18 [ V_15 ] [ 0 ] << 12 ) | ( V_18 [ V_15 ] [ 1 ] << 8 ) ;\r\n}\r\nF_8 ( V_4 , V_7 , V_11 ) ;\r\nif ( V_5 )\r\nF_9 ( V_4 , V_9 , V_12 ) ;\r\nF_10 ( & V_13 , V_10 ) ;\r\n}\r\nstatic void F_11 ( T_1 * V_1 , T_2 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_1 -> V_4 ) ;\r\nT_4 V_21 = V_1 -> V_8 ? 0x42 : 0x40 ;\r\nint V_22 = 3 << ( V_2 -> V_6 * 4 ) ;\r\nint V_23 = 1 << V_2 -> V_6 ;\r\nint V_24 = 0x01 << V_2 -> V_6 ;\r\nint V_25 = 0x10 << V_2 -> V_6 ;\r\nint V_26 = 0 ;\r\nint V_27 ;\r\nT_3 V_28 , V_29 ;\r\nT_4 V_30 , V_31 , V_32 ;\r\nconst T_4 V_33 = V_2 -> V_34 ;\r\nF_5 ( V_4 , V_21 , & V_28 ) ;\r\nV_27 = ( V_28 & 0x4000 ) ? 1 : 0 ;\r\nF_7 ( V_4 , 0x48 , & V_30 ) ;\r\nF_5 ( V_4 , 0x4a , & V_29 ) ;\r\nF_7 ( V_4 , 0x54 , & V_31 ) ;\r\nF_7 ( V_4 , 0x55 , & V_32 ) ;\r\nif ( V_33 >= V_35 ) {\r\nT_4 V_36 = V_33 - V_35 ;\r\nV_26 = F_12 ( T_4 , 2 - ( V_36 & 1 ) , V_36 ) << ( V_2 -> V_6 * 4 ) ;\r\nif ( ! ( V_30 & V_23 ) )\r\nF_9 ( V_4 , 0x48 , V_30 | V_23 ) ;\r\nif ( V_33 == V_37 ) {\r\nF_9 ( V_4 , 0x55 , ( T_4 ) V_32 | V_25 ) ;\r\n} else {\r\nF_9 ( V_4 , 0x55 , ( T_4 ) V_32 & ~ V_25 ) ;\r\n}\r\nif ( ( V_29 & V_22 ) != V_26 )\r\nF_8 ( V_4 , 0x4a , ( V_29 & ~ V_22 ) | V_26 ) ;\r\nif ( V_33 > V_38 ) {\r\nif ( ! ( V_31 & V_24 ) )\r\nF_9 ( V_4 , 0x54 , V_31 | V_24 ) ;\r\n} else\r\nF_9 ( V_4 , 0x54 , V_31 & ~ V_24 ) ;\r\n} else {\r\nconst T_4 V_39 [] = { 0 , 3 , 4 } ;\r\nif ( V_30 & V_23 )\r\nF_9 ( V_4 , 0x48 , V_30 & ~ V_23 ) ;\r\nif ( V_29 & V_22 )\r\nF_8 ( V_4 , 0x4a , V_29 & ~ V_22 ) ;\r\nif ( V_31 & V_24 )\r\nF_9 ( V_4 , 0x54 , V_31 & ~ V_24 ) ;\r\nif ( V_32 & V_25 )\r\nF_9 ( V_4 , 0x55 , ( T_4 ) V_32 & ~ V_25 ) ;\r\nif ( V_33 >= V_40 )\r\nV_2 -> V_16 =\r\nV_39 [ V_33 - V_40 ] + V_17 ;\r\nelse\r\nV_2 -> V_16 = V_41 ;\r\nF_1 ( V_1 , V_2 ) ;\r\n}\r\n}\r\nstatic int F_13 ( struct V_3 * V_4 )\r\n{\r\nT_5 V_42 = 0 ;\r\nF_14 ( V_4 , 0x54 , & V_42 ) ;\r\nF_15 ( V_4 , 0x54 , V_42 | 0x400 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( T_2 * V_2 )\r\n{\r\nT_1 * V_1 = V_2 -> V_1 ;\r\nT_4 V_43 ;\r\nif ( V_2 -> V_44 || V_1 -> V_45 == 0 )\r\nreturn;\r\nV_43 = F_17 ( V_1 -> V_45 + V_46 ) ;\r\nF_18 ( V_43 , V_1 -> V_45 + V_46 ) ;\r\n}\r\nstatic T_4 F_19 ( T_1 * V_1 )\r\n{\r\nstruct V_3 * V_47 = F_2 ( V_1 -> V_4 ) ;\r\nconst struct V_48 * V_49 = & V_48 [ 0 ] ;\r\nT_4 V_50 = 0 , V_51 = V_1 -> V_8 ? 0xc0 : 0x30 ;\r\nwhile ( V_49 -> V_52 ) {\r\nif ( V_49 -> V_52 == V_47 -> V_52 &&\r\nV_49 -> V_53 == V_47 -> V_54 &&\r\nV_49 -> V_55 == V_47 -> V_56 ) {\r\nreturn V_57 ;\r\n}\r\nV_49 ++ ;\r\n}\r\nF_7 ( V_47 , 0x54 , & V_50 ) ;\r\nreturn ( V_50 & V_51 ) ? V_58 : V_59 ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 )\r\n{\r\nif ( ! V_1 -> V_45 )\r\nreturn;\r\nif ( V_60 )\r\nV_1 -> V_61 = V_1 -> V_62 = V_1 -> V_63 = 0 ;\r\n}\r\nstatic int F_21 ( struct V_3 * V_4 , const struct V_64 * V_65 )\r\n{\r\nreturn F_22 ( V_4 , & V_66 [ V_65 -> V_67 ] , NULL ) ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nstruct V_3 * V_47 = NULL ;\r\nT_3 V_68 ;\r\nwhile( ( V_47 = F_24 ( V_69 , V_70 , V_47 ) ) != NULL )\r\n{\r\nF_5 ( V_47 , 0x41 , & V_68 ) ;\r\nif ( V_47 -> V_71 == 0x00 )\r\nV_60 = 1 ;\r\nelse if ( V_68 & ( 1 << 14 ) && V_47 -> V_71 < 5 )\r\nV_60 = 2 ;\r\n}\r\nif( V_60 )\r\nF_25 (KERN_WARNING DRV_NAME L_1 ) ;\r\nif( V_60 == 2 )\r\nF_25 (KERN_WARNING DRV_NAME L_2 ) ;\r\n}\r\nstatic int T_6 F_26 ( void )\r\n{\r\nF_23 () ;\r\nreturn F_27 ( & V_72 ) ;\r\n}\r\nstatic void T_7 F_28 ( void )\r\n{\r\nF_29 ( & V_72 ) ;\r\n}
