# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do clk_divn_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Dreyex/Desktop/107820005_/1.2/source {C:/Users/Dreyex/Desktop/107820005_/1.2/source/clk_divn_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:13 on Apr 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Dreyex/Desktop/107820005_/1.2/source" C:/Users/Dreyex/Desktop/107820005_/1.2/source/clk_divn_5.v 
# -- Compiling module clk_divn_5
# 
# Top level modules:
# 	clk_divn_5
# End time: 13:45:13 on Apr 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Dreyex/Desktop/107820005_/1.2/HW/../source {C:/Users/Dreyex/Desktop/107820005_/1.2/HW/../source/clk_divn_5_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:13 on Apr 15,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Dreyex/Desktop/107820005_/1.2/HW/../source" C:/Users/Dreyex/Desktop/107820005_/1.2/HW/../source/clk_divn_5_tb.v 
# -- Compiling module clk_divn_5_tb
# 
# Top level modules:
# 	clk_divn_5_tb
# End time: 13:45:13 on Apr 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  clk_divn_5_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" clk_divn_5_tb 
# Start time: 13:45:13 on Apr 15,2020
# Loading work.clk_divn_5_tb
# Loading work.clk_divn_5
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ps
# At time                    0, value = 0 (0)
# At time                    3, value = 1 (1)
# At time                    8, value = 0 (0)
# At time                   13, value = 1 (1)
# At time                   18, value = 0 (0)
# At time                   23, value = 1 (1)
# At time                   28, value = 0 (0)
# At time                   33, value = 1 (1)
# At time                   38, value = 0 (0)
# At time                   43, value = 1 (1)
# At time                   48, value = 0 (0)
# At time                   53, value = 1 (1)
# At time                   58, value = 0 (0)
# At time                   63, value = 1 (1)
# At time                   68, value = 0 (0)
# At time                   73, value = 1 (1)
# At time                   78, value = 0 (0)
# At time                   83, value = 1 (1)
# At time                   88, value = 0 (0)
# At time                   93, value = 1 (1)
# At time                   98, value = 0 (0)
# End time: 13:45:39 on Apr 15,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
