// Seed: 2591039636
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  assign module_1.id_3 = 0;
  wire id_4;
  wire id_5, id_6;
  assign id_4 = id_4;
  wire id_7, id_8;
  wire id_9;
  id_10(
      id_6
  );
  always_ff id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_4 <= id_1 - ~id_1;
  assign id_3 = id_1;
  wire id_5;
  module_0 modCall_1 (id_1);
  id_6(
      .id_0(""),
      .id_1(id_4),
      .id_2(),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(id_2),
      .id_7(id_1),
      .id_8(id_1),
      .id_9(id_1),
      .id_10()
  );
  assign id_3 = id_3;
endmodule
