# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=base_test" 
# Start time: 16:21:23 on Mar 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2006948632
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 base_test                   -     @469 
#   envh                       env                         -     @483 
#     ahb_agent_top            ahb_agent_top               -     @491 
#       agenth[0]              ahb_agent                   -     @611 
#         drvh                 ahb_driver                  -     @744 
#           rsp_port           uvm_analysis_port           -     @759 
#           seq_item_port      uvm_seq_item_pull_port      -     @751 
#         monh                 ahb_monitor                 -     @620 
#           monitor_port       uvm_analysis_port           -     @627 
#         seqrh                ahb_sequencer               -     @635 
#           rsp_export         uvm_analysis_export         -     @642 
#           seq_item_export    uvm_seq_item_pull_imp       -     @736 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     apb_agent_top            apb_agent_top               -     @498 
#       agenth[0]              apb_agent                   -     @777 
#         drvh                 apb_driver                  -     @910 
#           rsp_port           uvm_analysis_port           -     @925 
#           seq_item_port      uvm_seq_item_pull_port      -     @917 
#         monh                 apb_monitor                 -     @786 
#           monitor_port       uvm_analysis_port           -     @793 
#         seqrh                apb_sequencer               -     @801 
#           rsp_export         uvm_analysis_export         -     @808 
#           seq_item_export    uvm_seq_item_pull_imp       -     @902 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     sb                       scoreboard                  -     @505 
#       fifo1                  uvm_tlm_analysis_fifo #(T)  -     @512 
#         analysis_export      uvm_analysis_imp            -     @551 
#         get_ap               uvm_analysis_port           -     @543 
#         get_peek_export      uvm_get_peek_imp            -     @527 
#         put_ap               uvm_analysis_port           -     @535 
#         put_export           uvm_put_imp                 -     @519 
#       fifo2                  uvm_tlm_analysis_fifo #(T)  -     @559 
#         analysis_export      uvm_analysis_imp            -     @598 
#         get_ap               uvm_analysis_port           -     @590 
#         get_peek_export      uvm_get_peek_imp            -     @574 
#         put_ap               uvm_analysis_port           -     @582 
#         put_export           uvm_put_imp                 -     @566 
# --------------------------------------------------------------------
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /top
# End time: 16:21:26 on Mar 12,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
