Analysis & Synthesis report for PLL_Platform_Desginer
Wed Apr 03 22:03:43 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for PLL_complete_altpll_0:altpll_0
 18. Source assignments for PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 20. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 21. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated
 23. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux
 28. Source assignments for PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:rsp_demux
 29. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a
 34. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b
 36. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 38. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram
 39. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 41. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 42. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 43. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 44. Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy
 45. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 46. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 47. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 48. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 49. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 50. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 51. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode
 54. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode
 55. Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
 56. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 57. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
 60. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 64. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
 65. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 66. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 67. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode"
 68. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode"
 69. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
 70. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
 71. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
 72. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
 73. Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
 74. Port Connectivity Checks: "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
 75. Port Connectivity Checks: "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
 76. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy"
 77. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
 78. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 79. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib"
 80. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
 81. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace|PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode:PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
 82. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace"
 83. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk"
 84. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk"
 85. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug"
 86. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci"
 87. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_test_bench:the_PLL_complete_nios2_gen2_0_cpu_test_bench"
 88. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu"
 89. Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0"
 90. Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_7342:sd1"
 91. Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 22:03:43 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; PLL_Platform_Desginer                       ;
; Top-level Entity Name              ; PLL_complete                                ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 1,124                                       ;
;     Total combinational functions  ; 995                                         ;
;     Dedicated logic registers      ; 626                                         ;
; Total registers                    ; 626                                         ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                           ; 10CL025YU256I7G    ;                       ;
; Top-level entity name                                            ; PLL_complete       ; PLL_Platform_Desginer ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                   ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; PLL_complete/synthesis/PLL_complete.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v                                                                 ;              ;
; PLL_complete/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v                                           ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v                                         ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_irq_mapper.sv                                          ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v                                    ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v                  ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_rsp_mux.sv                           ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_mux.sv                           ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_demux.sv                         ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv                        ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv                            ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_master_agent.sv                                       ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; PLL_complete ;
; PLL_complete/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_master_translator.sv                                  ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v                                    ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v                                         ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v                                     ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_tck.v                     ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_test_bench.v                          ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v                                             ; PLL_complete ;
; PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v                                             ; PLL_complete ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;              ;
; aglobal181.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;              ;
; db/altsyncram_vlc1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/altsyncram_vlc1.tdf                                                                                ;              ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                               ;              ;
; db/altsyncram_3c71.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/altsyncram_3c71.tdf                                                                                ;              ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;              ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld   ;
; db/ip/sld52846dd0/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;              ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,124         ;
;                                             ;               ;
; Total combinational functions               ; 995           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 507           ;
;     -- 3 input functions                    ; 265           ;
;     -- <=2 input functions                  ; 223           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 903           ;
;     -- arithmetic mode                      ; 92            ;
;                                             ;               ;
; Total registers                             ; 626           ;
;     -- Dedicated logic registers            ; 626           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 3             ;
; Total memory bits                           ; 10240         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 562           ;
; Total fan-out                               ; 6573          ;
; Average fan-out                             ; 3.79          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |PLL_complete                                                                                                                           ; 995 (0)             ; 626 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 3    ; 0            ; |PLL_complete                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PLL_complete                                         ; work         ;
;    |PLL_Platform_Desginer:blink_0|                                                                                                      ; 45 (45)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_Platform_Desginer:blink_0                                                                                                                                                                                                                                                                                                                                                                                                   ; PLL_Platform_Desginer                                ; PLL_complete ;
;    |PLL_complete_altpll_0:altpll_0|                                                                                                     ; 7 (6)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                  ; PLL_complete_altpll_0                                ; PLL_complete ;
;       |PLL_complete_altpll_0_altpll_7342:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_7342:sd1                                                                                                                                                                                                                                                                                                                                                            ; PLL_complete_altpll_0_altpll_7342                    ; PLL_complete ;
;       |PLL_complete_altpll_0_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                       ; PLL_complete_altpll_0_stdsync_sv6                    ; PLL_complete ;
;          |PLL_complete_altpll_0_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                            ; PLL_complete_altpll_0_dffpipe_l2c                    ; PLL_complete ;
;    |PLL_complete_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 8 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; PLL_complete_mm_interconnect_0                       ; PLL_complete ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; PLL_complete ;
;       |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; PLL_complete ;
;    |PLL_complete_mm_interconnect_1:mm_interconnect_1|                                                                                   ; 6 (0)               ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                ; PLL_complete_mm_interconnect_1                       ; PLL_complete ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; PLL_complete ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; PLL_complete ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; PLL_complete ;
;    |PLL_complete_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 807 (0)             ; 461 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; PLL_complete_nios2_gen2_0                            ; PLL_complete ;
;       |PLL_complete_nios2_gen2_0_cpu:cpu|                                                                                               ; 807 (534)           ; 461 (235)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; PLL_complete_nios2_gen2_0_cpu                        ; PLL_complete ;
;          |PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|                                          ; 273 (33)            ; 226 (42)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; PLL_complete_nios2_gen2_0_cpu_nios2_oci              ; PLL_complete ;
;             |PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|                   ; 93 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper    ; PLL_complete ;
;                |PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|                  ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk     ; PLL_complete ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                |PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|                        ; 83 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck                                                            ; PLL_complete_nios2_gen2_0_cpu_debug_slave_tck        ; PLL_complete ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                |sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;             |PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg       ; PLL_complete ;
;             |PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|                           ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; PLL_complete_nios2_gen2_0_cpu_nios2_oci_break        ; PLL_complete ;
;             |PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|                           ; 6 (5)               ; 7 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug        ; PLL_complete ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;             |PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|                                 ; 105 (105)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; PLL_complete_nios2_gen2_0_cpu_nios2_ocimem           ; PLL_complete ;
;                |PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module   ; PLL_complete ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                      |altsyncram_3c71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                      ; work         ;
;          |PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; PLL_complete_nios2_gen2_0_cpu_register_bank_a_module ; PLL_complete ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_vlc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                            ; altsyncram_vlc1                                      ; work         ;
;          |PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|                           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; PLL_complete_nios2_gen2_0_cpu_register_bank_b_module ; PLL_complete ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                |altsyncram_vlc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                            ; altsyncram_vlc1                                      ; work         ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; PLL_complete ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; PLL_complete ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; PLL_complete ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; PLL_complete ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (80)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                        ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                      ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; altpll                          ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_altpll_0:altpll_0                                                                                                                                                                                                                                      ; PLL_complete.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; PLL_complete.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; PLL_complete.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                       ; PLL_complete.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                ; PLL_complete.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                    ; PLL_complete.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                                                                 ; PLL_complete.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; PLL_complete.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                 ; PLL_complete.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                     ; PLL_complete.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                       ; PLL_complete.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                  ; PLL_complete.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                             ; PLL_complete.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                   ; PLL_complete.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                         ; PLL_complete.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router                                                                                                                                                                       ; PLL_complete.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001                                                                                                                                                               ; PLL_complete.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                                 ; PLL_complete.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                     ; PLL_complete.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                              ; PLL_complete.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu                                                                                                                                                                                            ; PLL_complete.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; PLL_complete.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |PLL_complete|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; PLL_complete.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 14                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|byteenable[0..3]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|writedata[0..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|debugaccess                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1..31]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_im:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_im:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                   ; Merged with PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                   ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1..7]                                                                                                                                                                                                                                                                                 ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                                    ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1..7]                                                                                                                                                                                                                                                                                 ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                                                    ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1..7]                                                                                                                                                                                                                                                                                 ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                    ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3..7]                                                                                                                                                                                                                                                                                 ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                    ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                                    ; Merged with PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 307                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|debugaccess                                                                                                                                                                                                      ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                 ; Stuck at GND              ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ;                           ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                            ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                          ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                     ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                   ;
; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ; Lost Fanouts              ; PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                   ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                 ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 626   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 314   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 245   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 285     ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                         ; 35      ;
; PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                        ; 8       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                 ; 5       ;
; PLL_complete_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PLL_complete|PLL_Platform_Desginer:blink_0|count[21]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |PLL_complete|PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |PLL_complete|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for PLL_complete_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_3c71      ; Untyped                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 12    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 12    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 11    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 11    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 11    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 67    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 67    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 65    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 65    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 64    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 77    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 74    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 70    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 70    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 53    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 46    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 47    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 48    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 49    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 50    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 11    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 46    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 51    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 50    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 56    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 53    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 11    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 11    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------+
; Port           ; Type   ; Severity ; Details                           ;
+----------------+--------+----------+-----------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                      ;
+----------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace|PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode:PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_test_bench:the_PLL_complete_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------+
; Port          ; Type   ; Severity ; Details                        ;
+---------------+--------+----------+--------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected         ;
+---------------+--------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_7342:sd1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PLL_complete_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 549                         ;
;     CLR               ; 149                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 46                          ;
;     ENA               ; 140                         ;
;     ENA CLR           ; 47                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 32                          ;
;     SLD               ; 8                           ;
;     plain             ; 70                          ;
; cycloneiii_lcell_comb ; 874                         ;
;     arith             ; 84                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 790                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 205                         ;
;         4 data inputs ; 451                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.75                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 91                                       ;
; cycloneiii_ff         ; 77                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 19                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 121                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 113                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 56                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 03 22:03:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLL_Platform_Desginer -c PLL_Platform_Desginer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/pll_complete.v
    Info (12023): Found entity 1: PLL_complete File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_irq_mapper.sv
    Info (12023): Found entity 1: PLL_complete_irq_mapper File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1.v
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_avalon_st_adapter File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_rsp_mux File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_cmd_mux File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_cmd_demux File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_router_001_default_decode File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: PLL_complete_mm_interconnect_1_router_001 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_1_router_default_decode File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: PLL_complete_mm_interconnect_1_router File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_mm_interconnect_0.v
    Info (12023): Found entity 1: PLL_complete_mm_interconnect_0 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: PLL_complete_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: PLL_complete_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: PLL_complete_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: PLL_complete_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: PLL_complete_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: PLL_complete_nios2_gen2_0_cpu_nios2_oci File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: PLL_complete_nios2_gen2_0_cpu File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_complete_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: PLL_complete_nios2_gen2_0_cpu_test_bench File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_complete/synthesis/submodules/pll_platform_desginer.v
    Info (12023): Found entity 1: PLL_Platform_Desginer File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_Platform_Desginer.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file pll_complete/synthesis/submodules/pll_complete_altpll_0.v
    Info (12023): Found entity 1: PLL_complete_altpll_0_dffpipe_l2c File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 37
    Info (12023): Found entity 2: PLL_complete_altpll_0_stdsync_sv6 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 98
    Info (12023): Found entity 3: PLL_complete_altpll_0_altpll_7342 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 130
    Info (12023): Found entity 4: PLL_complete_altpll_0 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 213
Info (12127): Elaborating entity "PLL_complete" for the top level hierarchy
Info (12128): Elaborating entity "PLL_complete_altpll_0" for hierarchy "PLL_complete_altpll_0:altpll_0" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 64
Info (12128): Elaborating entity "PLL_complete_altpll_0_stdsync_sv6" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 276
Info (12128): Elaborating entity "PLL_complete_altpll_0_dffpipe_l2c" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_stdsync_sv6:stdsync2|PLL_complete_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 116
Info (12128): Elaborating entity "PLL_complete_altpll_0_altpll_7342" for hierarchy "PLL_complete_altpll_0:altpll_0|PLL_complete_altpll_0_altpll_7342:sd1" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v Line: 282
Info (12128): Elaborating entity "PLL_Platform_Desginer" for hierarchy "PLL_Platform_Desginer:blink_0" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 70
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 98
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0.v Line: 64
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_test_bench" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_test_bench:the_PLL_complete_nios2_gen2_0_cpu_test_bench" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/altsyncram_vlc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vlc1" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_a_module:PLL_complete_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_register_bank_b_module:PLL_complete_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_break:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_dtrace|PLL_complete_nios2_gen2_0_cpu_nios2_oci_td_mode:PLL_complete_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo|PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo|PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_oci_im:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg:the_PLL_complete_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf
    Info (12023): Found entity 1: altsyncram_3c71 File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/altsyncram_3c71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3c71" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_nios2_ocimem:the_PLL_complete_nios2_gen2_0_cpu_nios2_ocimem|PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram_module:PLL_complete_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_tck:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "PLL_complete_nios2_gen2_0:nios2_gen2_0|PLL_complete_nios2_gen2_0_cpu:cpu|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci|PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper:the_PLL_complete_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:PLL_complete_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_0" for hierarchy "PLL_complete_mm_interconnect_0:mm_interconnect_0" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 116
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v Line: 97
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "PLL_complete_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_0.v Line: 161
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 133
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 170
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 234
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 315
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 399
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 440
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_router" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 456
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_router_default_decode" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router:router|PLL_complete_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_router_001" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 472
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_router_001_default_decode" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_router_001:router_001|PLL_complete_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_cmd_demux" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_cmd_mux" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 506
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_rsp_mux" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 540
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_avalon_st_adapter" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1.v Line: 569
Info (12128): Elaborating entity "PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "PLL_complete_mm_interconnect_1:mm_interconnect_1|PLL_complete_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|PLL_complete_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "PLL_complete_irq_mapper" for hierarchy "PLL_complete_irq_mapper:irq_mapper" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 139
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 202
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v Line: 265
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.03.22:03:30 Progress: Loading sld52846dd0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/db/ip/sld52846dd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/output_files/PLL_Platform_Desginer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1250 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1145 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Wed Apr 03 22:03:44 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/output_files/PLL_Platform_Desginer.map.smsg.


