$date
	Tue Nov  7 14:47:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! C3 $end
$var wire 1 " C2 $end
$var wire 1 # C1 $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 # C1 $end
$var wire 1 " C2 $end
$var wire 1 ! C3 $end
$var wire 1 ( Y1 $end
$var wire 1 ) Y10 $end
$var wire 1 * Y11 $end
$var wire 1 + Y12 $end
$var wire 1 , Y13 $end
$var wire 1 - Y14 $end
$var wire 1 . Y15 $end
$var wire 1 / Y16 $end
$var wire 1 0 Y17 $end
$var wire 1 1 Y18 $end
$var wire 1 2 Y19 $end
$var wire 1 3 Y2 $end
$var wire 1 4 Y20 $end
$var wire 1 5 Y3 $end
$var wire 1 6 Y4 $end
$var wire 1 7 Y5 $end
$var wire 1 8 Y6 $end
$var wire 1 9 Y7 $end
$var wire 1 : Y8 $end
$var wire 1 ; Y9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
0:
19
08
17
16
05
04
03
02
01
00
0/
0.
1-
1,
0+
0*
1)
1(
b1010 '
b1100 &
b1010 %
b1100 $
1#
0"
0!
$end
#100
0#
1"
0)
13
15
07
18
09
1:
0,
1/
b101 %
b101 '
b101 $
b101 &
#200
1!
0"
0#
06
17
0:
10
03
05
0*
1,
0-
1.
b1100 %
b1100 '
b10 $
b10 &
#300
