#ifndef _ALTERA_HPS_H_
#define _ALTERA_HPS_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'system' in
 * file 'system.swinfo'.
 */

/*
 * This file contains macros for module 'hps' and devices
 * connected to the following master:
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'hd6309_ram', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'HD6309_RAM_'.
 * The prefix is the slave descriptor.
 */
#define HD6309_RAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define HD6309_RAM_COMPONENT_NAME hd6309_ram
#define HD6309_RAM_BASE 0x0
#define HD6309_RAM_SPAN 65536
#define HD6309_RAM_END 0xffff
#define HD6309_RAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define HD6309_RAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define HD6309_RAM_CONTENTS_INFO ""
#define HD6309_RAM_DUAL_PORT 0
#define HD6309_RAM_GUI_RAM_BLOCK_TYPE AUTO
#define HD6309_RAM_INIT_CONTENTS_FILE system_hd6309_ram
#define HD6309_RAM_INIT_MEM_CONTENT 1
#define HD6309_RAM_INSTANCE_ID NONE
#define HD6309_RAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define HD6309_RAM_RAM_BLOCK_TYPE AUTO
#define HD6309_RAM_READ_DURING_WRITE_MODE DONT_CARE
#define HD6309_RAM_SINGLE_CLOCK_OP 0
#define HD6309_RAM_SIZE_MULTIPLE 1
#define HD6309_RAM_SIZE_VALUE 65536
#define HD6309_RAM_WRITABLE 1
#define HD6309_RAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define HD6309_RAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define HD6309_RAM_MEMORY_INFO_GENERATE_HEX 1
#define HD6309_RAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define HD6309_RAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define HD6309_RAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 8
#define HD6309_RAM_MEMORY_INFO_MEM_INIT_FILENAME system_hd6309_ram

/*
 * Macros for device 'pio_hd6309_control', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_HD6309_CONTROL_'.
 * The prefix is the slave descriptor.
 */
#define PIO_HD6309_CONTROL_COMPONENT_TYPE altera_avalon_pio
#define PIO_HD6309_CONTROL_COMPONENT_NAME pio_hd6309_control
#define PIO_HD6309_CONTROL_BASE 0x10000
#define PIO_HD6309_CONTROL_SPAN 32
#define PIO_HD6309_CONTROL_END 0x1001f
#define PIO_HD6309_CONTROL_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_HD6309_CONTROL_BIT_MODIFYING_OUTPUT_REGISTER 1
#define PIO_HD6309_CONTROL_CAPTURE 0
#define PIO_HD6309_CONTROL_DATA_WIDTH 8
#define PIO_HD6309_CONTROL_DO_TEST_BENCH_WIRING 0
#define PIO_HD6309_CONTROL_DRIVEN_SIM_VALUE 0
#define PIO_HD6309_CONTROL_EDGE_TYPE NONE
#define PIO_HD6309_CONTROL_FREQ 50000000
#define PIO_HD6309_CONTROL_HAS_IN 0
#define PIO_HD6309_CONTROL_HAS_OUT 1
#define PIO_HD6309_CONTROL_HAS_TRI 0
#define PIO_HD6309_CONTROL_IRQ_TYPE NONE
#define PIO_HD6309_CONTROL_RESET_VALUE 0

/*
 * Macros for device 'fifo_in_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_IN_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_IN_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_IN_IN_COMPONENT_NAME fifo_in
#define FIFO_IN_IN_BASE 0x10100
#define FIFO_IN_IN_SPAN 1
#define FIFO_IN_IN_END 0x10100
#define FIFO_IN_IN_AVALONMM_AVALONMM_DATA_WIDTH 8
#define FIFO_IN_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_IN_IN_BITS_PER_SYMBOL 16
#define FIFO_IN_IN_CHANNEL_WIDTH 8
#define FIFO_IN_IN_ERROR_WIDTH 8
#define FIFO_IN_IN_FIFO_DEPTH 16
#define FIFO_IN_IN_SINGLE_CLOCK_MODE 1
#define FIFO_IN_IN_SYMBOLS_PER_BEAT 2
#define FIFO_IN_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_IN_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_IN_IN_USE_AVALONST_SINK 0
#define FIFO_IN_IN_USE_AVALONST_SOURCE 0
#define FIFO_IN_IN_USE_BACKPRESSURE 1
#define FIFO_IN_IN_USE_IRQ 1
#define FIFO_IN_IN_USE_PACKET 1
#define FIFO_IN_IN_USE_READ_CONTROL 0
#define FIFO_IN_IN_USE_REGISTER 0
#define FIFO_IN_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_in_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_IN_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_IN_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_IN_IN_CSR_COMPONENT_NAME fifo_in
#define FIFO_IN_IN_CSR_BASE 0x10120
#define FIFO_IN_IN_CSR_SPAN 32
#define FIFO_IN_IN_CSR_END 0x1013f
#define FIFO_IN_IN_CSR_IRQ 30
#define FIFO_IN_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 8
#define FIFO_IN_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_IN_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_IN_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_IN_IN_CSR_ERROR_WIDTH 8
#define FIFO_IN_IN_CSR_FIFO_DEPTH 16
#define FIFO_IN_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIFO_IN_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_IN_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_IN_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_IN_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_IN_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_IN_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_IN_IN_CSR_USE_IRQ 1
#define FIFO_IN_IN_CSR_USE_PACKET 1
#define FIFO_IN_IN_CSR_USE_READ_CONTROL 0
#define FIFO_IN_IN_CSR_USE_REGISTER 0
#define FIFO_IN_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_out_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_OUT_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_OUT_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_OUT_OUT_COMPONENT_NAME fifo_out
#define FIFO_OUT_OUT_BASE 0x10200
#define FIFO_OUT_OUT_SPAN 1
#define FIFO_OUT_OUT_END 0x10200
#define FIFO_OUT_OUT_AVALONMM_AVALONMM_DATA_WIDTH 8
#define FIFO_OUT_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_OUT_OUT_BITS_PER_SYMBOL 16
#define FIFO_OUT_OUT_CHANNEL_WIDTH 8
#define FIFO_OUT_OUT_ERROR_WIDTH 8
#define FIFO_OUT_OUT_FIFO_DEPTH 16
#define FIFO_OUT_OUT_SINGLE_CLOCK_MODE 1
#define FIFO_OUT_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_OUT_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_OUT_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_OUT_OUT_USE_AVALONST_SINK 0
#define FIFO_OUT_OUT_USE_AVALONST_SOURCE 0
#define FIFO_OUT_OUT_USE_BACKPRESSURE 1
#define FIFO_OUT_OUT_USE_IRQ 1
#define FIFO_OUT_OUT_USE_PACKET 1
#define FIFO_OUT_OUT_USE_READ_CONTROL 0
#define FIFO_OUT_OUT_USE_REGISTER 0
#define FIFO_OUT_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_out_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_OUT_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_OUT_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_OUT_IN_CSR_COMPONENT_NAME fifo_out
#define FIFO_OUT_IN_CSR_BASE 0x10220
#define FIFO_OUT_IN_CSR_SPAN 32
#define FIFO_OUT_IN_CSR_END 0x1023f
#define FIFO_OUT_IN_CSR_IRQ 31
#define FIFO_OUT_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 8
#define FIFO_OUT_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_OUT_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_OUT_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_OUT_IN_CSR_ERROR_WIDTH 8
#define FIFO_OUT_IN_CSR_FIFO_DEPTH 16
#define FIFO_OUT_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIFO_OUT_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_OUT_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_OUT_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_OUT_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_OUT_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_OUT_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_OUT_IN_CSR_USE_IRQ 1
#define FIFO_OUT_IN_CSR_USE_PACKET 1
#define FIFO_OUT_IN_CSR_USE_READ_CONTROL 0
#define FIFO_OUT_IN_CSR_USE_REGISTER 0
#define FIFO_OUT_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_debug_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_DEBUG_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_DEBUG_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_DEBUG_OUT_COMPONENT_NAME fifo_debug
#define FIFO_DEBUG_OUT_BASE 0x10300
#define FIFO_DEBUG_OUT_SPAN 8
#define FIFO_DEBUG_OUT_END 0x10307
#define FIFO_DEBUG_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_DEBUG_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_DEBUG_OUT_BITS_PER_SYMBOL 32
#define FIFO_DEBUG_OUT_CHANNEL_WIDTH 0
#define FIFO_DEBUG_OUT_ERROR_WIDTH 0
#define FIFO_DEBUG_OUT_FIFO_DEPTH 32
#define FIFO_DEBUG_OUT_SINGLE_CLOCK_MODE 1
#define FIFO_DEBUG_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_DEBUG_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_DEBUG_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_DEBUG_OUT_USE_AVALONST_SINK 1
#define FIFO_DEBUG_OUT_USE_AVALONST_SOURCE 0
#define FIFO_DEBUG_OUT_USE_BACKPRESSURE 0
#define FIFO_DEBUG_OUT_USE_IRQ 1
#define FIFO_DEBUG_OUT_USE_PACKET 0
#define FIFO_DEBUG_OUT_USE_READ_CONTROL 0
#define FIFO_DEBUG_OUT_USE_REGISTER 0
#define FIFO_DEBUG_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_debug_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_DEBUG_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_DEBUG_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_DEBUG_IN_CSR_COMPONENT_NAME fifo_debug
#define FIFO_DEBUG_IN_CSR_BASE 0x10320
#define FIFO_DEBUG_IN_CSR_SPAN 32
#define FIFO_DEBUG_IN_CSR_END 0x1033f
#define FIFO_DEBUG_IN_CSR_IRQ 29
#define FIFO_DEBUG_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_DEBUG_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_DEBUG_IN_CSR_BITS_PER_SYMBOL 32
#define FIFO_DEBUG_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_DEBUG_IN_CSR_ERROR_WIDTH 0
#define FIFO_DEBUG_IN_CSR_FIFO_DEPTH 32
#define FIFO_DEBUG_IN_CSR_SINGLE_CLOCK_MODE 1
#define FIFO_DEBUG_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_DEBUG_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_DEBUG_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_DEBUG_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_DEBUG_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_DEBUG_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_DEBUG_IN_CSR_USE_IRQ 1
#define FIFO_DEBUG_IN_CSR_USE_PACKET 0
#define FIFO_DEBUG_IN_CSR_USE_READ_CONTROL 0
#define FIFO_DEBUG_IN_CSR_USE_REGISTER 0
#define FIFO_DEBUG_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'hd6309_rom', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'HD6309_ROM_'.
 * The prefix is the slave descriptor.
 */
#define HD6309_ROM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define HD6309_ROM_COMPONENT_NAME hd6309_rom
#define HD6309_ROM_BASE 0x10800
#define HD6309_ROM_SPAN 2048
#define HD6309_ROM_END 0x10fff
#define HD6309_ROM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define HD6309_ROM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define HD6309_ROM_CONTENTS_INFO ""
#define HD6309_ROM_DUAL_PORT 0
#define HD6309_ROM_GUI_RAM_BLOCK_TYPE AUTO
#define HD6309_ROM_INIT_CONTENTS_FILE rom6809
#define HD6309_ROM_INIT_MEM_CONTENT 1
#define HD6309_ROM_INSTANCE_ID NONE
#define HD6309_ROM_NON_DEFAULT_INIT_FILE_ENABLED 1
#define HD6309_ROM_RAM_BLOCK_TYPE AUTO
#define HD6309_ROM_READ_DURING_WRITE_MODE DONT_CARE
#define HD6309_ROM_SINGLE_CLOCK_OP 0
#define HD6309_ROM_SIZE_MULTIPLE 1
#define HD6309_ROM_SIZE_VALUE 2048
#define HD6309_ROM_WRITABLE 0
#define HD6309_ROM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define HD6309_ROM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define HD6309_ROM_MEMORY_INFO_GENERATE_HEX 1
#define HD6309_ROM_MEMORY_INFO_HAS_BYTE_LANE 0
#define HD6309_ROM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define HD6309_ROM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 8
#define HD6309_ROM_MEMORY_INFO_MEM_INIT_FILENAME rom6809


#endif /* _ALTERA_HPS_H_ */
