OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 972800 971600
[INFO GPL-0006] NumInstances: 61513
[INFO GPL-0007] NumPlaceInstances: 60129
[INFO GPL-0008] NumFixedInstances: 1384
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 60828
[INFO GPL-0011] NumPins: 194625
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 977060 977060
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 972800 971600
[INFO GPL-0016] CoreArea: 935686920000
[INFO GPL-0017] NonPlaceInstsArea: 1472576000
[INFO GPL-0018] PlaceInstsArea: 355137664000
[INFO GPL-0019] Util(%): 38.01
[INFO GPL-0020] StdInstsArea: 355137664000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00155679 HPWL: 1124192772
[InitialPlace]  Iter: 2 CG residual: 0.00129304 HPWL: 562531688
[InitialPlace]  Iter: 3 CG residual: 0.00056284 HPWL: 529952358
[InitialPlace]  Iter: 4 CG residual: 0.00036468 HPWL: 497341080
[InitialPlace]  Iter: 5 CG residual: 0.00023855 HPWL: 476896898
[InitialPlace]  Iter: 6 CG residual: 0.00020501 HPWL: 459149420
[InitialPlace]  Iter: 7 CG residual: 0.00016402 HPWL: 445912168
[InitialPlace]  Iter: 8 CG residual: 0.00012182 HPWL: 436889398
[InitialPlace]  Iter: 9 CG residual: 0.00013185 HPWL: 430694611
[InitialPlace]  Iter: 10 CG residual: 0.00007185 HPWL: 425451646
[InitialPlace]  Iter: 11 CG residual: 0.00006109 HPWL: 422537102
[InitialPlace]  Iter: 12 CG residual: 0.00005406 HPWL: 420889468
[InitialPlace]  Iter: 13 CG residual: 0.00006043 HPWL: 419289377
[InitialPlace]  Iter: 14 CG residual: 0.00409217 HPWL: 418010432
[InitialPlace]  Iter: 15 CG residual: 0.00023099 HPWL: 548518741
[InitialPlace]  Iter: 16 CG residual: 0.00016083 HPWL: 508321168
[InitialPlace]  Iter: 17 CG residual: 0.00011154 HPWL: 494748344
[InitialPlace]  Iter: 18 CG residual: 0.00011929 HPWL: 488840132
[InitialPlace]  Iter: 19 CG residual: 0.00011498 HPWL: 484756465
[InitialPlace]  Iter: 20 CG residual: 0.00010765 HPWL: 480088652
[INFO GPL-0031] FillerInit: NumGCells: 95772
[INFO GPL-0032] FillerInit: NumGNets: 60828
[INFO GPL-0033] FillerInit: NumGPins: 194625
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5906262
[INFO GPL-0025] IdealBinArea: 9843770
[INFO GPL-0026] IdealBinCnt: 95053
[INFO GPL-0027] TotalBinArea: 935686920000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3784 3774
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.983598 HPWL: 110194368
[NesterovSolve] Iter: 10 overflow: 0.971734 HPWL: 143980306
[NesterovSolve] Iter: 20 overflow: 0.967669 HPWL: 167668398
[NesterovSolve] Iter: 30 overflow: 0.965748 HPWL: 182331242
[NesterovSolve] Iter: 40 overflow: 0.965065 HPWL: 187794983
[NesterovSolve] Iter: 50 overflow: 0.965492 HPWL: 186479460
[NesterovSolve] Iter: 60 overflow: 0.965694 HPWL: 182596833
[NesterovSolve] Iter: 70 overflow: 0.965596 HPWL: 180395634
[NesterovSolve] Iter: 80 overflow: 0.965488 HPWL: 180913620
[NesterovSolve] Iter: 90 overflow: 0.965135 HPWL: 181940251
[NesterovSolve] Iter: 100 overflow: 0.965403 HPWL: 181914488
[NesterovSolve] Iter: 110 overflow: 0.965554 HPWL: 181323566
[NesterovSolve] Iter: 120 overflow: 0.965244 HPWL: 181150196
[NesterovSolve] Iter: 130 overflow: 0.965066 HPWL: 181894165
[NesterovSolve] Iter: 140 overflow: 0.964891 HPWL: 183673346
[NesterovSolve] Iter: 150 overflow: 0.964209 HPWL: 186056594
[NesterovSolve] Iter: 160 overflow: 0.963279 HPWL: 188571772
[NesterovSolve] Iter: 170 overflow: 0.961526 HPWL: 191953044
[NesterovSolve] Iter: 180 overflow: 0.95913 HPWL: 197893125
[NesterovSolve] Iter: 190 overflow: 0.956073 HPWL: 205805730
[NesterovSolve] Iter: 200 overflow: 0.951605 HPWL: 214982485
[NesterovSolve] Iter: 210 overflow: 0.946622 HPWL: 226877986
[NesterovSolve] Iter: 220 overflow: 0.940411 HPWL: 245815078
[NesterovSolve] Iter: 230 overflow: 0.931225 HPWL: 275277022
[NesterovSolve] Iter: 240 overflow: 0.920138 HPWL: 315996447
[NesterovSolve] Iter: 250 overflow: 0.907018 HPWL: 369838980
[NesterovSolve] Iter: 260 overflow: 0.891696 HPWL: 427525964
[NesterovSolve] Iter: 270 overflow: 0.873953 HPWL: 471603432
[NesterovSolve] Iter: 280 overflow: 0.852397 HPWL: 506948612
[NesterovSolve] Iter: 290 overflow: 0.82879 HPWL: 579299686
[NesterovSolve] Iter: 300 overflow: 0.803088 HPWL: 634977210
[INFO GPL-0100] worst slack -1.08e-10
[INFO GPL-0103] Weighted 7306 nets.
[NesterovSolve] Iter: 310 overflow: 0.778716 HPWL: 638534489
[NesterovSolve] Iter: 320 overflow: 0.754055 HPWL: 638897171
[NesterovSolve] Iter: 330 overflow: 0.713469 HPWL: 681841718
[NesterovSolve] Iter: 340 overflow: 0.673276 HPWL: 716702540
[INFO GPL-0100] worst slack -4.19e-10
[INFO GPL-0103] Weighted 7308 nets.
[NesterovSolve] Iter: 350 overflow: 0.628785 HPWL: 748890507
[NesterovSolve] Snapshot saved at iter = 355
[NesterovSolve] Iter: 360 overflow: 0.579643 HPWL: 767397988
[NesterovSolve] Iter: 370 overflow: 0.53019 HPWL: 779060977
[INFO GPL-0100] worst slack -3.03e-10
[INFO GPL-0103] Weighted 7307 nets.
[NesterovSolve] Iter: 380 overflow: 0.475758 HPWL: 781333441
[NesterovSolve] Iter: 390 overflow: 0.419428 HPWL: 773114826
[NesterovSolve] Iter: 400 overflow: 0.364392 HPWL: 762032110
[NesterovSolve] Iter: 410 overflow: 0.317719 HPWL: 751541670
[NesterovSolve] Iter: 420 overflow: 0.283993 HPWL: 742728546
[INFO GPL-0100] worst slack -2.29e-10
[INFO GPL-0103] Weighted 7306 nets.
[NesterovSolve] Iter: 430 overflow: 0.252225 HPWL: 736302641
[NesterovSolve] Iter: 440 overflow: 0.223596 HPWL: 730957725
[INFO GPL-0100] worst slack -2.1e-10
[INFO GPL-0103] Weighted 7307 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 232 232
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 53824
[INFO GPL-0063] TotalRouteOverflowH2: 1.8380959033966064
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 14
[INFO GPL-0066] 0.5%RC: 1.0023686802878822
[INFO GPL-0067] 1.0%RC: 1.001184340143941
[INFO GPL-0068] 2.0%RC: 1.0005921700719707
[INFO GPL-0069] 5.0%RC: 1.0002368680287883
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0017765
[NesterovSolve] Iter: 450 overflow: 0.196606 HPWL: 727825200
[NesterovSolve] Iter: 460 overflow: 0.173821 HPWL: 725454530
[NesterovSolve] Iter: 470 overflow: 0.15163 HPWL: 724120866
[INFO GPL-0100] worst slack -2.26e-10
[INFO GPL-0103] Weighted 7308 nets.
[NesterovSolve] Iter: 480 overflow: 0.13249 HPWL: 723998371
[NesterovSolve] Iter: 490 overflow: 0.114642 HPWL: 724909360
[NesterovSolve] Iter: 500 overflow: 0.0989209 HPWL: 727247472
[NesterovSolve] Finished with Overflow: 0.098921

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6124.44

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -11.17

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -11.17

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2413_/G ^
   0.58
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_531_/CK ^
   0.00      0.00       0.58


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  713.38                           rst_ni (net)
                  0.40    0.32    0.62 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X1)
                          0.68    0.68   library removal time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2405_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2371_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2405_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2405_/Q (DLL_X1)
     1    0.98                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[5].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2371_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[3].sub_unit_i/_2371_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/_388_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_389_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_388_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[1].encoder_unit/_388_/QN (DFFR_X1)
     2    2.97                           encoder/gen_encoder_units[1].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[1].encoder_unit/_324_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_324_/ZN (OR2_X1)
     1    1.72                           encoder/gen_encoder_units[1].encoder_unit/_123_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_325_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[1].encoder_unit/_325_/ZN (INV_X1)
     1    1.10                           encoder/gen_encoder_units[1].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[1].encoder_unit/_389_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_389_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  713.38                           rst_ni (net)
                  0.40    0.32    0.62 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X1)
                         -0.03    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   284  521.48                           clk_i (net)
                          0.25    1.75   time given to startpoint
                  0.02    0.00    1.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_/D (DLL_X1)
                  0.01    0.04    1.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_/Q (DLL_X1)
     1    1.26                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.79   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  8.52    9.13    9.13 ^ encoder/_279_/Q (DFFR_X1)
  1874 3929.45                           c_addr_enc_o[0] (net)
                  8.58    0.82    9.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.76    3.39   13.34 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  128.60                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0939_ (net)
                  2.76    0.01   13.35 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1556_/A1 (NAND3_X1)
                  0.42    0.38   13.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1556_/ZN (NAND3_X1)
     1    1.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0033_ (net)
                  0.42    0.00   13.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1557_/A2 (NAND2_X1)
                  0.06    0.02   13.75 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1557_/ZN (NAND2_X1)
     1    2.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0034_ (net)
                  0.06    0.00   13.75 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1558_/A2 (NOR2_X1)
                  0.02    0.05   13.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1558_/ZN (NOR2_X1)
     1    1.83                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0035_ (net)
                  0.02    0.00   13.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1559_/A2 (NAND2_X1)
                  0.01    0.02   13.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1559_/ZN (NAND2_X1)
     1    4.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0036_ (net)
                  0.01    0.00   13.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1560_/A2 (NOR2_X1)
                  0.02    0.03   13.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1560_/ZN (NOR2_X1)
     1    2.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0037_ (net)
                  0.02    0.00   13.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1593_/A1 (NAND3_X1)
                  0.02    0.03   13.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1593_/ZN (NAND3_X1)
     1    5.15                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[147] (net)
                  0.02    0.00   13.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0733_/A2 (NAND2_X1)
                  0.02    0.02   13.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0733_/ZN (NAND2_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0154_ (net)
                  0.02    0.00   13.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0734_/A2 (NAND2_X1)
                  0.01    0.02   13.92 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0734_/ZN (NAND2_X1)
     1    1.69                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0155_ (net)
                  0.01    0.00   13.92 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0735_/A (INV_X1)
                  0.02    0.03   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0735_/ZN (INV_X1)
     1    9.59                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0156_ (net)
                  0.02    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0736_/A2 (NAND2_X1)
                  0.01    0.03   13.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0736_/ZN (NAND2_X1)
     1    6.40                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0157_ (net)
                  0.01    0.00   13.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0746_/A1 (NOR2_X1)
                  0.06    0.07   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0746_/ZN (NOR2_X1)
     1   10.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0167_ (net)
                  0.06    0.00   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/A2 (NAND2_X1)
                  0.02    0.04   14.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/ZN (NAND2_X1)
     1    8.54                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[3] (net)
                  0.02    0.00   14.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_358_/A2 (NAND2_X1)
                  0.04    0.02   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_358_/ZN (NAND2_X1)
     1    1.83                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_085_ (net)
                  0.04    0.00   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_359_/A (INV_X1)
                  0.01    0.01   14.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_359_/ZN (INV_X1)
     1    1.18                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[3] (net)
                  0.01    0.00   14.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_/D (DFFR_X1)
                                 14.13   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.13   data arrival time
-----------------------------------------------------------------------------
                                -11.17   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   290  713.38                           rst_ni (net)
                  0.40    0.32    0.62 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[1].encoder_unit/threshold_memory/_148_/CK (DFFR_X1)
                         -0.03    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v clk_i (in)
   284  521.48                           clk_i (net)
                          0.25    1.75   time given to startpoint
                  0.02    0.00    1.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_/D (DLL_X1)
                  0.01    0.04    1.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2947_/Q (DLL_X1)
     1    1.26                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_/A2 (AND2_X1)
                                  1.79   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[0].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X1)
                  8.52    9.13    9.13 ^ encoder/_279_/Q (DFFR_X1)
  1874 3929.45                           c_addr_enc_o[0] (net)
                  8.58    0.82    9.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1298_/A2 (NOR2_X2)
                  2.76    3.39   13.34 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1298_/ZN (NOR2_X2)
    64  128.60                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0939_ (net)
                  2.76    0.01   13.35 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1556_/A1 (NAND3_X1)
                  0.42    0.38   13.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1556_/ZN (NAND3_X1)
     1    1.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0033_ (net)
                  0.42    0.00   13.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1557_/A2 (NAND2_X1)
                  0.06    0.02   13.75 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1557_/ZN (NAND2_X1)
     1    2.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0034_ (net)
                  0.06    0.00   13.75 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1558_/A2 (NOR2_X1)
                  0.02    0.05   13.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1558_/ZN (NOR2_X1)
     1    1.83                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0035_ (net)
                  0.02    0.00   13.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1559_/A2 (NAND2_X1)
                  0.01    0.02   13.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1559_/ZN (NAND2_X1)
     1    4.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0036_ (net)
                  0.01    0.00   13.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1560_/A2 (NOR2_X1)
                  0.02    0.03   13.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1560_/ZN (NOR2_X1)
     1    2.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_0037_ (net)
                  0.02    0.00   13.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1593_/A1 (NAND3_X1)
                  0.02    0.03   13.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[6].sub_unit_i/_1593_/ZN (NAND3_X1)
     1    5.15                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[147] (net)
                  0.02    0.00   13.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0733_/A2 (NAND2_X1)
                  0.02    0.02   13.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0733_/ZN (NAND2_X1)
     1    1.74                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0154_ (net)
                  0.02    0.00   13.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0734_/A2 (NAND2_X1)
                  0.01    0.02   13.92 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0734_/ZN (NAND2_X1)
     1    1.69                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0155_ (net)
                  0.01    0.00   13.92 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0735_/A (INV_X1)
                  0.02    0.03   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0735_/ZN (INV_X1)
     1    9.59                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0156_ (net)
                  0.02    0.00   13.95 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0736_/A2 (NAND2_X1)
                  0.01    0.03   13.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0736_/ZN (NAND2_X1)
     1    6.40                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0157_ (net)
                  0.01    0.00   13.98 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0746_/A1 (NOR2_X1)
                  0.06    0.07   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0746_/ZN (NOR2_X1)
     1   10.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0167_ (net)
                  0.06    0.00   14.05 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/A2 (NAND2_X1)
                  0.02    0.04   14.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/ZN (NAND2_X1)
     1    8.54                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[3] (net)
                  0.02    0.00   14.09 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_358_/A2 (NAND2_X1)
                  0.04    0.02   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_358_/ZN (NAND2_X1)
     1    1.83                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_085_ (net)
                  0.04    0.00   14.12 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_359_/A (INV_X1)
                  0.01    0.01   14.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_359_/ZN (INV_X1)
     1    1.18                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[3] (net)
                  0.01    0.00   14.13 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_/D (DFFR_X1)
                                 14.13   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_534_/CK (DFFR_X1)
                         -0.04    2.96   library setup time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                -14.13   data arrival time
-----------------------------------------------------------------------------
                                -11.17   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.21e-02   1.97e-03   5.53e-04   2.46e-02  53.4%
Combinational          5.24e-03   1.54e-02   8.98e-04   2.15e-02  46.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.74e-02   1.73e-02   1.45e-03   4.61e-02 100.0%
                          59.3%      37.5%       3.1%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 89153 u^2 38% utilization.

Elapsed time: 3:28.21[h:]min:sec. CPU time: user 207.79 sys 0.39 (99%). Peak memory: 715192KB.
