<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p355" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_355{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_355{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_355{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_355{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_355{left:214px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_355{left:300px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t7_355{left:76px;bottom:1063px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t8_355{left:126px;bottom:1063px;letter-spacing:-0.14px;}
#t9_355{left:203px;bottom:1063px;letter-spacing:-0.12px;}
#ta_355{left:91px;bottom:1039px;}
#tb_355{left:126px;bottom:1039px;letter-spacing:-0.09px;}
#tc_355{left:203px;bottom:1039px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#td_355{left:378px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_355{left:91px;bottom:1014px;}
#tf_355{left:126px;bottom:1014px;letter-spacing:-0.13px;}
#tg_355{left:203px;bottom:1014px;letter-spacing:-0.14px;}
#th_355{left:421px;bottom:1014px;letter-spacing:-0.12px;}
#ti_355{left:203px;bottom:998px;letter-spacing:-0.11px;}
#tj_355{left:203px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_355{left:91px;bottom:956px;}
#tl_355{left:126px;bottom:956px;letter-spacing:-0.08px;}
#tm_355{left:203px;bottom:956px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tn_355{left:348px;bottom:956px;letter-spacing:-0.11px;}
#to_355{left:203px;bottom:940px;letter-spacing:-0.12px;}
#tp_355{left:91px;bottom:915px;}
#tq_355{left:126px;bottom:915px;letter-spacing:-0.09px;}
#tr_355{left:203px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.05px;}
#ts_355{left:335px;bottom:915px;letter-spacing:-0.11px;}
#tt_355{left:203px;bottom:898px;letter-spacing:-0.11px;}
#tu_355{left:203px;bottom:881px;letter-spacing:-0.12px;}
#tv_355{left:91px;bottom:857px;}
#tw_355{left:126px;bottom:857px;letter-spacing:-0.09px;}
#tx_355{left:203px;bottom:857px;letter-spacing:-0.14px;word-spacing:0.06px;}
#ty_355{left:336px;bottom:857px;letter-spacing:-0.11px;}
#tz_355{left:91px;bottom:833px;}
#t10_355{left:126px;bottom:833px;letter-spacing:-0.14px;}
#t11_355{left:203px;bottom:833px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_355{left:563px;bottom:833px;letter-spacing:-0.12px;}
#t13_355{left:203px;bottom:816px;letter-spacing:-0.12px;}
#t14_355{left:91px;bottom:791px;}
#t15_355{left:126px;bottom:791px;letter-spacing:-0.09px;}
#t16_355{left:203px;bottom:791px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t17_355{left:380px;bottom:791px;letter-spacing:-0.12px;}
#t18_355{left:203px;bottom:774px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t19_355{left:203px;bottom:758px;letter-spacing:-0.11px;}
#t1a_355{left:91px;bottom:733px;}
#t1b_355{left:126px;bottom:733px;letter-spacing:-0.13px;}
#t1c_355{left:203px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1d_355{left:366px;bottom:733px;letter-spacing:-0.11px;}
#t1e_355{left:203px;bottom:716px;letter-spacing:-0.11px;}
#t1f_355{left:203px;bottom:700px;letter-spacing:-0.12px;}
#t1g_355{left:203px;bottom:683px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t1h_355{left:91px;bottom:658px;}
#t1i_355{left:126px;bottom:658px;letter-spacing:-0.09px;}
#t1j_355{left:203px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1k_355{left:358px;bottom:658px;letter-spacing:-0.11px;}
#t1l_355{left:203px;bottom:642px;letter-spacing:-0.11px;}
#t1m_355{left:91px;bottom:617px;}
#t1n_355{left:126px;bottom:617px;letter-spacing:-0.08px;}
#t1o_355{left:203px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1p_355{left:289px;bottom:617px;letter-spacing:-0.12px;}
#t1q_355{left:203px;bottom:600px;letter-spacing:-0.12px;}
#t1r_355{left:203px;bottom:584px;letter-spacing:-0.11px;}
#t1s_355{left:87px;bottom:559px;letter-spacing:-0.12px;}
#t1t_355{left:126px;bottom:559px;letter-spacing:-0.11px;}
#t1u_355{left:203px;bottom:559px;letter-spacing:-0.11px;}
#t1v_355{left:87px;bottom:535px;letter-spacing:-0.11px;}
#t1w_355{left:126px;bottom:535px;letter-spacing:-0.12px;}
#t1x_355{left:203px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1y_355{left:433px;bottom:535px;letter-spacing:-0.12px;}
#t1z_355{left:87px;bottom:510px;letter-spacing:-0.09px;}
#t20_355{left:126px;bottom:510px;letter-spacing:-0.11px;}
#t21_355{left:203px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t22_355{left:399px;bottom:510px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t23_355{left:203px;bottom:493px;letter-spacing:-0.12px;}
#t24_355{left:203px;bottom:477px;letter-spacing:-0.11px;}
#t25_355{left:87px;bottom:452px;letter-spacing:-0.08px;}
#t26_355{left:126px;bottom:452px;letter-spacing:-0.09px;}
#t27_355{left:203px;bottom:452px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t28_355{left:303px;bottom:452px;letter-spacing:-0.1px;word-spacing:-0.15px;}
#t29_355{left:203px;bottom:435px;letter-spacing:-0.11px;}
#t2a_355{left:87px;bottom:411px;letter-spacing:-0.06px;}
#t2b_355{left:126px;bottom:411px;letter-spacing:-0.13px;}
#t2c_355{left:203px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2d_355{left:381px;bottom:411px;letter-spacing:-0.11px;}
#t2e_355{left:203px;bottom:394px;letter-spacing:-0.12px;}
#t2f_355{left:203px;bottom:377px;letter-spacing:-0.12px;}
#t2g_355{left:87px;bottom:353px;letter-spacing:-0.07px;}
#t2h_355{left:126px;bottom:353px;letter-spacing:-0.13px;}
#t2i_355{left:203px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2j_355{left:393px;bottom:353px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2k_355{left:203px;bottom:336px;letter-spacing:-0.12px;}
#t2l_355{left:87px;bottom:312px;letter-spacing:-0.1px;}
#t2m_355{left:126px;bottom:312px;letter-spacing:-0.11px;}
#t2n_355{left:203px;bottom:312px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2o_355{left:339px;bottom:312px;letter-spacing:-0.12px;}
#t2p_355{left:203px;bottom:295px;letter-spacing:-0.11px;}
#t2q_355{left:203px;bottom:278px;letter-spacing:-0.12px;}
#t2r_355{left:87px;bottom:254px;letter-spacing:-0.09px;}
#t2s_355{left:126px;bottom:254px;letter-spacing:-0.12px;}
#t2t_355{left:203px;bottom:254px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#t2u_355{left:375px;bottom:254px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t2v_355{left:203px;bottom:237px;letter-spacing:-0.11px;}
#t2w_355{left:203px;bottom:220px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t2x_355{left:203px;bottom:203px;letter-spacing:-0.1px;}
#t2y_355{left:87px;bottom:179px;letter-spacing:-0.1px;}
#t2z_355{left:126px;bottom:179px;letter-spacing:-0.11px;}
#t30_355{left:203px;bottom:179px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t31_355{left:361px;bottom:179px;letter-spacing:-0.11px;}
#t32_355{left:203px;bottom:162px;letter-spacing:-0.11px;}
#t33_355{left:87px;bottom:137px;letter-spacing:-0.08px;}
#t34_355{left:126px;bottom:137px;letter-spacing:-0.14px;}
#t35_355{left:203px;bottom:137px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t36_355{left:336px;bottom:137px;letter-spacing:-0.12px;}
#t37_355{left:87px;bottom:113px;letter-spacing:-0.17px;}
#t38_355{left:126px;bottom:113px;letter-spacing:-0.12px;}
#t39_355{left:203px;bottom:113px;letter-spacing:-0.13px;}

.s1_355{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_355{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_355{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_355{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_355{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts355" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg355Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg355" style="-webkit-user-select: none;"><object width="935" height="1210" data="355/355.svg" type="image/svg+xml" id="pdf355" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_355" class="t s1_355">CPUIDâ€”CPU Identification </span>
<span id="t2_355" class="t s2_355">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_355" class="t s1_355">Vol. 2A </span><span id="t4_355" class="t s1_355">3-245 </span>
<span id="t5_355" class="t s3_355">Table 3-11. </span><span id="t6_355" class="t s3_355">More on Feature Information Returned in the EDX Register </span>
<span id="t7_355" class="t s4_355">Bit # </span><span id="t8_355" class="t s4_355">Mnemonic </span><span id="t9_355" class="t s4_355">Description </span>
<span id="ta_355" class="t s5_355">0 </span><span id="tb_355" class="t s5_355">FPU </span><span id="tc_355" class="t s4_355">Floating-Point Unit On-Chip. </span><span id="td_355" class="t s5_355">The processor contains an x87 FPU. </span>
<span id="te_355" class="t s5_355">1 </span><span id="tf_355" class="t s5_355">VME </span><span id="tg_355" class="t s4_355">Virtual 8086 Mode Enhancements. </span><span id="th_355" class="t s5_355">Virtual 8086 mode enhancements, including CR4.VME for controlling the </span>
<span id="ti_355" class="t s5_355">feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS </span>
<span id="tj_355" class="t s5_355">with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags. </span>
<span id="tk_355" class="t s5_355">2 </span><span id="tl_355" class="t s5_355">DE </span><span id="tm_355" class="t s4_355">Debugging Extensions. </span><span id="tn_355" class="t s5_355">Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional </span>
<span id="to_355" class="t s5_355">trapping of accesses to DR4 and DR5. </span>
<span id="tp_355" class="t s5_355">3 </span><span id="tq_355" class="t s5_355">PSE </span><span id="tr_355" class="t s4_355">Page Size Extension. </span><span id="ts_355" class="t s5_355">Large pages of size 4 MByte are supported, including CR4.PSE for controlling the </span>
<span id="tt_355" class="t s5_355">feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and </span>
<span id="tu_355" class="t s5_355">PTEs. </span>
<span id="tv_355" class="t s5_355">4 </span><span id="tw_355" class="t s5_355">TSC </span><span id="tx_355" class="t s4_355">Time Stamp Counter. </span><span id="ty_355" class="t s5_355">The RDTSC instruction is supported, including CR4.TSD for controlling privilege. </span>
<span id="tz_355" class="t s5_355">5 </span><span id="t10_355" class="t s5_355">MSR </span><span id="t11_355" class="t s4_355">Model Specific Registers RDMSR and WRMSR Instructions. </span><span id="t12_355" class="t s5_355">The RDMSR and WRMSR instructions are </span>
<span id="t13_355" class="t s5_355">supported. Some of the MSRs are implementation dependent. </span>
<span id="t14_355" class="t s5_355">6 </span><span id="t15_355" class="t s5_355">PAE </span><span id="t16_355" class="t s4_355">Physical Address Extension. </span><span id="t17_355" class="t s5_355">Physical addresses greater than 32 bits are supported: extended page table </span>
<span id="t18_355" class="t s5_355">entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of </span>
<span id="t19_355" class="t s5_355">4 Mbyte pages if PAE bit is 1. </span>
<span id="t1a_355" class="t s5_355">7 </span><span id="t1b_355" class="t s5_355">MCE </span><span id="t1c_355" class="t s4_355">Machine Check Exception. </span><span id="t1d_355" class="t s5_355">Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the </span>
<span id="t1e_355" class="t s5_355">feature. This feature does not define the model-specific implementations of machine-check error logging, </span>
<span id="t1f_355" class="t s5_355">reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor </span>
<span id="t1g_355" class="t s5_355">version to do model specific processing of the exception, or test for the presence of the Machine Check feature. </span>
<span id="t1h_355" class="t s5_355">8 </span><span id="t1i_355" class="t s5_355">CX8 </span><span id="t1j_355" class="t s4_355">CMPXCHG8B Instruction. </span><span id="t1k_355" class="t s5_355">The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly </span>
<span id="t1l_355" class="t s5_355">locked and atomic). </span>
<span id="t1m_355" class="t s5_355">9 </span><span id="t1n_355" class="t s5_355">APIC </span><span id="t1o_355" class="t s4_355">APIC On-Chip. </span><span id="t1p_355" class="t s5_355">The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to </span>
<span id="t1q_355" class="t s5_355">memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some </span>
<span id="t1r_355" class="t s5_355">processors permit the APIC to be relocated). </span>
<span id="t1s_355" class="t s5_355">10 </span><span id="t1t_355" class="t s5_355">Reserved </span><span id="t1u_355" class="t s5_355">Reserved </span>
<span id="t1v_355" class="t s5_355">11 </span><span id="t1w_355" class="t s5_355">SEP </span><span id="t1x_355" class="t s4_355">SYSENTER and SYSEXIT Instructions. </span><span id="t1y_355" class="t s5_355">The SYSENTER and SYSEXIT and associated MSRs are supported. </span>
<span id="t1z_355" class="t s5_355">12 </span><span id="t20_355" class="t s5_355">MTRR </span><span id="t21_355" class="t s4_355">Memory Type Range Registers. </span><span id="t22_355" class="t s5_355">MTRRs are supported. The MTRRcap MSR contains feature bits that describe </span>
<span id="t23_355" class="t s5_355">what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are </span>
<span id="t24_355" class="t s5_355">supported. </span>
<span id="t25_355" class="t s5_355">13 </span><span id="t26_355" class="t s5_355">PGE </span><span id="t27_355" class="t s4_355">Page Global Bit. </span><span id="t28_355" class="t s5_355">The global bit is supported in paging-structure entries that map a page, indicating TLB entries </span>
<span id="t29_355" class="t s5_355">that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. </span>
<span id="t2a_355" class="t s5_355">14 </span><span id="t2b_355" class="t s5_355">MCA </span><span id="t2c_355" class="t s4_355">Machine Check Architecture. </span><span id="t2d_355" class="t s5_355">A value of 1 indicates the Machine Check Architecture of reporting machine </span>
<span id="t2e_355" class="t s5_355">errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting </span>
<span id="t2f_355" class="t s5_355">MSRs are supported. </span>
<span id="t2g_355" class="t s5_355">15 </span><span id="t2h_355" class="t s5_355">CMOV </span><span id="t2i_355" class="t s4_355">Conditional Move Instructions. </span><span id="t2j_355" class="t s5_355">The conditional move instruction CMOV is supported. In addition, if x87 FPU is </span>
<span id="t2k_355" class="t s5_355">present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported </span>
<span id="t2l_355" class="t s5_355">16 </span><span id="t2m_355" class="t s5_355">PAT </span><span id="t2n_355" class="t s4_355">Page Attribute Table. </span><span id="t2o_355" class="t s5_355">Page Attribute Table is supported. This feature augments the Memory Type Range </span>
<span id="t2p_355" class="t s5_355">Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear </span>
<span id="t2q_355" class="t s5_355">address on a 4KB granularity. </span>
<span id="t2r_355" class="t s5_355">17 </span><span id="t2s_355" class="t s5_355">PSE-36 </span><span id="t2t_355" class="t s4_355">36-Bit Page Size Extension. </span><span id="t2u_355" class="t s5_355">4-MByte pages addressing physical memory beyond 4 GBytes are supported with </span>
<span id="t2v_355" class="t s5_355">32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in </span>
<span id="t2w_355" class="t s5_355">bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to </span>
<span id="t2x_355" class="t s5_355">40 bits in size. </span>
<span id="t2y_355" class="t s5_355">18 </span><span id="t2z_355" class="t s5_355">PSN </span><span id="t30_355" class="t s4_355">Processor Serial Number. </span><span id="t31_355" class="t s5_355">The processor supports the 96-bit processor identification number feature and the </span>
<span id="t32_355" class="t s5_355">feature is enabled. </span>
<span id="t33_355" class="t s5_355">19 </span><span id="t34_355" class="t s5_355">CLFSH </span><span id="t35_355" class="t s4_355">CLFLUSH Instruction. </span><span id="t36_355" class="t s5_355">CLFLUSH Instruction is supported. </span>
<span id="t37_355" class="t s5_355">20 </span><span id="t38_355" class="t s5_355">Reserved </span><span id="t39_355" class="t s5_355">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
