#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 29 13:24:12 2020
# Process ID: 16440
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_MyAcc_0_0_synth_1
# Command line: vivado.exe -log design_1_MyAcc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MyAcc_0_0.tcl
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_MyAcc_0_0_synth_1/design_1_MyAcc_0_0.vds
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.runs/design_1_MyAcc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MyAcc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Project/MS.CnnAccFPGA/Ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_MyAcc_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.414 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] data_width is not declared [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f89d/hdl/MyAcc_v3_0.vhd:386]
ERROR: [Synth 8-1031] data_width is not declared [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f89d/hdl/MyAcc_v3_0.vhd:406]
ERROR: [Synth 8-1031] data_width is not declared [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f89d/hdl/MyAcc_v3_0.vhd:441]
INFO: [Synth 8-2810] unit arch_imp ignored due to previous errors [d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/dma_test/dma_test.srcs/sources_1/bd/design_1/ipshared/f89d/hdl/MyAcc_v3_0.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.414 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 13:24:33 2020...
