# Generated by Yosys 0.8 (Apio build) (git sha1 ebe5a35, x86_64-w64-mingw32-gcc 5.3.0 -fpermissive -Os)

.model TinyFPGA_BX
.inputs CLK_16mhz ESP32_EN rhd_miso
.outputs ESP32_CS ESP32_SCLK ESP32_DATA0 ESP32_DATA1 ESP32_DATA2 ESP32_DATA3 rhd_mosi rhd_cs rhd_sck LED
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$706167$n1789 I1=$abc$706167$n1922 I2=$abc$706167$n1752_1 I3=$false O=$abc$706167$n1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$706167$n1275 I1=$abc$706167$n1776 I2=$abc$706167$n1788 I3=$abc$706167$n1753 O=$abc$706167$n1752_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$706167$n1774 I1=$abc$706167$n4 I2=$abc$706167$n1772 I3=$abc$706167$n1754 O=$abc$706167$n1753
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1764_1 I2=$abc$706167$n4280 I3=$abc$706167$n1310 O=$abc$706167$n1754
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$706167$n1756 I1=$abc$706167$n4094 I2=$false I3=$false O=$abc$706167$n1310
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1761_1 I1=$abc$706167$n1757 I2=$false I3=$false O=$abc$706167$n1756
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.state[3] I1=RHD_init_inst.state[2] I2=$abc$706167$n1758_1 I3=$false O=$abc$706167$n1757
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$706167$n1759 I1=$abc$706167$n1760 I2=$false I3=$false O=$abc$706167$n1758_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.state[4] I1=RHD_init_inst.state[5] I2=RHD_init_inst.state[6] I3=RHD_init_inst.state[7] O=$abc$706167$n1759
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n6 I1=RHD_init_inst.state[1] I2=$false I3=$false O=$abc$706167$n1760
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1762 I1=$abc$706167$n1763 I2=$false I3=$false O=$abc$706167$n1761_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[4] I1=RHD_init_inst.cnt_idle[7] I2=RHD_init_inst.cnt_idle[6] I3=RHD_init_inst.cnt_idle[5] O=$abc$706167$n1762
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[0] I1=RHD_init_inst.cnt_idle[1] I2=RHD_init_inst.cnt_idle[3] I3=RHD_init_inst.cnt_idle[2] O=$abc$706167$n1763
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n4097 I1=$abc$706167$n1765 I2=$abc$706167$n4075 I3=$false O=$abc$706167$n1764_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[1] I1=RHD_init_inst.cnt_ack_bit[0] I2=RHD_init_inst.cnt_ack_bit[2] I3=$abc$706167$n1766 O=$abc$706167$n1765
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[3] I1=$abc$706167$n1767_1 I2=RHD_init_inst.cnt_ack_bit[4] I3=$false O=$abc$706167$n1766
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[5] I1=RHD_init_inst.cnt_ack_bit[6] I2=RHD_init_inst.cnt_ack_bit[7] I3=$false O=$abc$706167$n1767_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[0] I1=RHD_init_inst.cnt_ack_bit[1] I2=$abc$706167$n1766 I3=RHD_init_inst.cnt_ack_bit[2] O=$abc$706167$n1768
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1771 I2=RHD_init_inst.state[3] I3=$abc$706167$n1770_1 O=$abc$706167$n4280
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.state[5] I1=RHD_init_inst.state[6] I2=RHD_init_inst.state[7] I3=RHD_init_inst.state[4] O=$abc$706167$n1770_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=RHD_init_inst.state[1] I1=$abc$706167$n6 I2=$false I3=$false O=$abc$706167$n1771
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1004 I1=$abc$706167$n6 I2=$false I3=$false O=$abc$706167$n1772
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.state[3] I1=RHD_init_inst.state[2] I2=$abc$706167$n1759 I3=RHD_init_inst.state[1] O=$abc$706167$n1004
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1775 I1=$abc$706167$n4092 I2=$false I3=$false O=$abc$706167$n1774
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[3] I1=RHD_init_inst.cnt_command[0] I2=RHD_init_inst.cnt_command[2] I3=RHD_init_inst.cnt_command[1] O=$abc$706167$n1775
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1777 I2=$abc$706167$n4 I3=$abc$706167$n1289 O=$abc$706167$n1776
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$706167$n4096 I1=$abc$706167$n307 I2=$abc$706167$n4073 I3=$false O=$abc$706167$n1777
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$706167$n1779 I1=$abc$706167$n1782 I2=$abc$706167$n1783 I3=$false O=$abc$706167$n307
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n1780 I1=$abc$706167$n1781 I2=$false I3=$false O=$abc$706167$n1779
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[10] I1=RHD_init_inst.cnt_cmd_bit_C[11] I2=RHD_init_inst.cnt_cmd_bit_C[14] I3=RHD_init_inst.cnt_cmd_bit_C[15] O=$abc$706167$n1780
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[13] I1=RHD_init_inst.cnt_cmd_bit_C[8] I2=RHD_init_inst.cnt_cmd_bit_C[12] I3=RHD_init_inst.cnt_cmd_bit_C[9] O=$abc$706167$n1781
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[6] I1=RHD_init_inst.cnt_cmd_bit_C[5] I2=RHD_init_inst.cnt_cmd_bit_C[7] I3=RHD_init_inst.cnt_cmd_bit_C[4] O=$abc$706167$n1782
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[1] I1=RHD_init_inst.cnt_cmd_bit_C[0] I2=RHD_init_inst.cnt_cmd_bit_C[2] I3=RHD_init_inst.cnt_cmd_bit_C[3] O=$abc$706167$n1783
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n1779 I1=$abc$706167$n1782 I2=$abc$706167$n1785 I3=$false O=$abc$706167$n1784
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[0] I1=RHD_init_inst.cnt_cmd_bit_C[3] I2=RHD_init_inst.cnt_cmd_bit_C[2] I3=RHD_init_inst.cnt_cmd_bit_C[1] O=$abc$706167$n1785
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1787 I1=RHD_init_inst.cnt_command_C[0] I2=RHD_init_inst.cnt_command_C[1] I3=$abc$706167$n4088 O=$abc$706167$n1289
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[2] I1=RHD_init_inst.cnt_command_C[3] I2=RHD_init_inst.cnt_command_C[4] I3=RHD_init_inst.cnt_command_C[5] O=$abc$706167$n1787
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n4 I1=$abc$706167$n1789 I2=$abc$706167$n1365 I3=$abc$706167$n1798 O=$abc$706167$n1788
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n1795 I2=$false I3=$false O=$abc$706167$n1789
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1791 I1=$abc$706167$n1793 I2=$false I3=$false O=$abc$706167$n1790
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[0] I1=$abc$706167$n1792 I2=RHD_init_inst.cnt_cmd_bit[4] I3=$false O=$abc$706167$n1791
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[5] I1=RHD_init_inst.cnt_cmd_bit[6] I2=RHD_init_inst.cnt_cmd_bit[7] I3=$false O=$abc$706167$n1792
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$706167$n1794 I1=RHD_init_inst.cnt_cmd_bit[1] I2=$false I3=$false O=$abc$706167$n1793
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[2] I2=$false I3=$false O=$abc$706167$n1794
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1796 I1=$abc$706167$n1791 I2=$abc$706167$n4098 I3=$abc$706167$n4078 O=$abc$706167$n1795
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=$abc$706167$n1797 I2=$false I3=$false O=$abc$706167$n1796
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=RHD_init_inst.cnt_cmd_bit[3] I2=$false I3=$false O=$abc$706167$n1797
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n6 I1=$abc$706167$n1004 I2=$false I3=$false O=$abc$706167$n1798
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1800 I2=RHD_init_inst.state[3] I3=$abc$706167$n1770_1 O=$abc$706167$n1275
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n6 I1=RHD_init_inst.state[1] I2=$false I3=$false O=$abc$706167$n1800
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1770_1 I1=$abc$706167$n1809_1 I2=$abc$706167$n1803 I3=$false O=$abc$706167$n1802
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$706167$n1804 I1=$abc$706167$n1811_1 I2=$abc$706167$n1824_1 I3=$abc$706167$n1842 O=$abc$706167$n1803
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n1810 I1=$abc$706167$n1805 I2=$false I3=$false O=$abc$706167$n1804
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1806 I1=$abc$706167$n1808_1 I2=$abc$706167$n1807 I3=$false O=$abc$706167$n1805
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$706167$n1759 I1=RHD_init_inst.state[3] I2=RHD_init_inst.state[2] I3=$false O=$abc$706167$n1806
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1800 I2=RHD_init_inst.state[3] I3=$abc$706167$n1759 O=$abc$706167$n1807
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n1759 I1=$abc$706167$n1800 I2=$abc$706167$n1809_1 I3=$false O=$abc$706167$n1808_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RHD_init_inst.state[3] I1=RHD_init_inst.state[2] I2=$false I3=$false O=$abc$706167$n1809_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.state[3] I1=RHD_init_inst.state[2] I2=$abc$706167$n1770_1 I3=$false O=$abc$706167$n1810
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$706167$n1812_1 I1=$abc$706167$n1820_1 I2=$abc$706167$n1817_1 I3=$abc$706167$n1813_1 O=$abc$706167$n1811_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1806 I1=$abc$706167$n1771 I2=$false I3=$false O=$abc$706167$n1812_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1814_1 I1=$abc$706167$n1815_1 I2=$false I3=$false O=$abc$706167$n1813_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1759 I1=$abc$706167$n1809_1 I2=$abc$706167$n1771 I3=$false O=$abc$706167$n1814_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n1816_1 I1=$abc$706167$n1770_1 I2=$abc$706167$n1809_1 I3=$false O=$abc$706167$n1815_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n6 I1=RHD_init_inst.state[1] I2=$false I3=$false O=$abc$706167$n1816_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1818_1 I1=$abc$706167$n1819_1 I2=$false I3=$false O=$abc$706167$n1817_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1759 I1=$abc$706167$n1816_1 I2=$abc$706167$n1809_1 I3=$false O=$abc$706167$n1818_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1771 I2=RHD_init_inst.state[3] I3=$abc$706167$n1759 O=$abc$706167$n1819_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1816_1 I2=RHD_init_inst.state[3] I3=$abc$706167$n1759 O=$abc$706167$n1820_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n1758_1 I1=$abc$706167$n1809_1 I2=$false I3=$false O=$abc$706167$n1822_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=RHD_init_inst.state[3] I2=$abc$706167$n1758_1 I3=$false O=$abc$706167$n1823_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n1809_1 I1=$abc$706167$n1825_1 I2=$abc$706167$n1826_1 I3=$false O=$abc$706167$n1824_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$706167$n1770_1 I1=$abc$706167$n1760 I2=$false I3=$false O=$abc$706167$n1825_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1770_1 I1=$abc$706167$n1809_1 I2=$abc$706167$n1771 I3=$false O=$abc$706167$n1826_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n1828_1 I1=$abc$706167$n1841 I2=$abc$706167$n1831_1 I3=$abc$706167$n1845 O=$abc$706167$n3
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1829_1 I1=$abc$706167$n1811_1 I2=$abc$706167$n1790 I3=$false O=$abc$706167$n1828_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$706167$n1810 I1=$abc$706167$n1806 I2=$abc$706167$n6 I3=$false O=$abc$706167$n1829_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1810 I1=$abc$706167$n1816_1 I2=$false I3=$false O=$abc$706167$n1830_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1756 I1=$abc$706167$n1833_1 I2=$abc$706167$n1840 I3=$abc$706167$n1832_1 O=$abc$706167$n1831_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n1772 I1=$abc$706167$n1775 I2=$abc$706167$n1790 I3=$abc$706167$n1808_1 O=$abc$706167$n1832_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$706167$n1835_1 I1=$abc$706167$n1299 I2=$false I3=$false O=$abc$706167$n1833_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=RHD_init_inst.state[3] I2=$abc$706167$n1825_1 I3=$false O=$abc$706167$n1299
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n1836_1 I1=$abc$706167$n1837_1 I2=$abc$706167$n1838_1 I3=$abc$706167$n1839_1 O=$abc$706167$n1835_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[6] I1=RHD_init_inst.cnt_wait[5] I2=RHD_init_inst.cnt_wait[4] I3=RHD_init_inst.cnt_wait[7] O=$abc$706167$n1836_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[0] I1=RHD_init_inst.cnt_wait[1] I2=RHD_init_inst.cnt_wait[2] I3=RHD_init_inst.cnt_wait[3] O=$abc$706167$n1837_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[13] I1=RHD_init_inst.cnt_wait[12] I2=RHD_init_inst.cnt_wait[14] I3=RHD_init_inst.cnt_wait[15] O=$abc$706167$n1838_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[10] I1=RHD_init_inst.cnt_wait[9] I2=RHD_init_inst.cnt_wait[8] I3=RHD_init_inst.cnt_wait[11] O=$abc$706167$n1839_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1770_1 I2=RHD_init_inst.state[3] I3=$abc$706167$n1816_1 O=$abc$706167$n1840
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n1843 I1=$abc$706167$n1842 I2=$abc$706167$n1844 I3=$abc$706167$n1790 O=$abc$706167$n1841
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=RHD_init_inst.state[2] I1=$abc$706167$n1758_1 I2=$abc$706167$n1825_1 I3=RHD_init_inst.state[3] O=$abc$706167$n1842
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100000111
.gate SB_LUT4 I0=$abc$706167$n1806 I1=$abc$706167$n1800 I2=$false I3=$false O=$abc$706167$n1843
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1800 I1=$abc$706167$n1810 I2=$abc$706167$n1807 I3=$false O=$abc$706167$n1844
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$706167$n1846 I1=$abc$706167$n1798 I2=$abc$706167$n1790 I3=$abc$706167$n1826_1 O=$abc$706167$n1845
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[1] I1=RHD_init_inst.cnt_command[2] I2=RHD_init_inst.cnt_command[3] I3=RHD_init_inst.cnt_command[0] O=$abc$706167$n1846
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1848 I1=$abc$706167$n1853 I2=byte_cnt[2] I3=byte_cnt[3] O=$abc$706167$n11
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n1849 I1=byte_cnt[0] I2=$false I3=$false O=$abc$706167$n1848
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1850 I1=byte_cnt[1] I2=$false I3=$false O=$abc$706167$n1849
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1851 I1=$abc$706167$n1852 I2=$false I3=$false O=$abc$706167$n1850
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[12] I1=byte_cnt[13] I2=byte_cnt[14] I3=byte_cnt[15] O=$abc$706167$n1851
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=byte_cnt[8] I1=byte_cnt[9] I2=byte_cnt[10] I3=byte_cnt[11] O=$abc$706167$n1852
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=byte_cnt[6] I1=byte_cnt[7] I2=byte_cnt[4] I3=byte_cnt[5] O=$abc$706167$n1853
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=spi.spi_state[2] I1=spi.spi_state[1] I2=spi.spi_state[0] I3=$false O=$abc$706167$n512
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$706167$n1835_1 I1=$abc$706167$n1299 I2=$abc$706167$n1812_1 I3=$abc$706167$n1824_1 O=$abc$706167$n1857
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$706167$n6 I1=RHD_init_inst.state[1] I2=$abc$706167$n1806 I3=$false O=$abc$706167$n1860
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n1843 I2=$false I3=$false O=$abc$706167$n1861
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4267 I2=$abc$706167$n1863 I3=spi.csoff_tick[3] O=$abc$706167$n632
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1864 I1=$abc$706167$n1871 I2=$false I3=$false O=$abc$706167$n1863
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1865 I1=spi.sclk I2=$false I3=$false O=$abc$706167$n1864
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1866 I1=$abc$706167$n1868 I2=$abc$706167$n1869 I3=$abc$706167$n1870 O=$abc$706167$n1865
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=spi.tx_cnt[0] I1=spi.tx_cnt[7] I2=$abc$706167$n1867 I3=$false O=$abc$706167$n1866
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_cnt[2] I1=spi.tx_cnt[3] I2=$false I3=$false O=$abc$706167$n1867
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=spi.tx_cnt[1] I1=spi.tx_cnt[4] I2=spi.tx_cnt[6] I3=spi.tx_cnt[5] O=$abc$706167$n1868
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=spi.tx_cnt[13] I1=spi.tx_cnt[14] I2=spi.tx_cnt[15] I3=spi.tx_cnt[10] O=$abc$706167$n1869
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=spi.tx_cnt[8] I1=spi.tx_cnt[9] I2=spi.tx_cnt[11] I3=spi.tx_cnt[12] O=$abc$706167$n1870
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.spi_state[2] I1=spi.spi_state[0] I2=spi.spi_state[1] I3=$false O=$abc$706167$n1871
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.spi_state[2] I1=spi.spi_state[1] I2=spi.spi_state[0] I3=$false O=$abc$706167$n1872
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4268 I2=$abc$706167$n1863 I3=spi.csoff_tick[4] O=$abc$706167$n635
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4269 I2=$abc$706167$n1863 I3=spi.csoff_tick[5] O=$abc$706167$n638
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4270 I2=$abc$706167$n1863 I3=spi.csoff_tick[6] O=$abc$706167$n641
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1808 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[0] O=$abc$706167$n644
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1878 I1=$abc$706167$n1886 I2=$false I3=$false O=$abc$706167$n1877
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1879 I1=$abc$706167$n1885 I2=$false I3=$false O=$abc$706167$n1878
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1880 I1=$abc$706167$n4081 I2=$false I3=$false O=$abc$706167$n1879
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1881 I1=$abc$706167$n1882 I2=$abc$706167$n1883 I3=$abc$706167$n1884 O=$abc$706167$n1880
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=spi.en_tick[4] I1=spi.en_tick[6] I2=spi.en_tick[5] I3=spi.en_tick[7] O=$abc$706167$n1881
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=spi.en_tick[0] I1=spi.en_tick[1] I2=spi.en_tick[2] I3=spi.en_tick[3] O=$abc$706167$n1882
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.en_tick[12] I1=spi.en_tick[13] I2=spi.en_tick[14] I3=spi.en_tick[15] O=$abc$706167$n1883
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.en_tick[8] I1=spi.en_tick[9] I2=spi.en_tick[10] I3=spi.en_tick[11] O=$abc$706167$n1884
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.spi_state[1] I1=spi.spi_state[2] I2=spi.spi_state[0] I3=ESP32_EN O=$abc$706167$n1885
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n1887 I1=$abc$706167$n1872 I2=$abc$706167$n4083 I3=$false O=$abc$706167$n1886
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n1888 I1=$abc$706167$n1889 I2=$abc$706167$n1890 I3=$abc$706167$n1891 O=$abc$706167$n1887
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=spi.csoff_tick[4] I1=spi.csoff_tick[6] I2=spi.csoff_tick[7] I3=spi.csoff_tick[5] O=$abc$706167$n1888
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=spi.csoff_tick[0] I1=spi.csoff_tick[1] I2=spi.csoff_tick[2] I3=spi.csoff_tick[3] O=$abc$706167$n1889
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.csoff_tick[12] I1=spi.csoff_tick[13] I2=spi.csoff_tick[14] I3=spi.csoff_tick[15] O=$abc$706167$n1890
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi.csoff_tick[10] I1=spi.csoff_tick[11] I2=spi.csoff_tick[8] I3=spi.csoff_tick[9] O=$abc$706167$n1891
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1879 I1=$abc$706167$n1885 I2=$false I3=$false O=$abc$706167$n1892
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1877 I1=spi.en_tick[0] I2=$abc$706167$n1892 I3=spi.en_tick[1] O=$abc$706167$n647
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010111000000
.gate SB_LUT4 I0=$abc$706167$n1812 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[2] O=$abc$706167$n650
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1814 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[3] O=$abc$706167$n653
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1816 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[4] O=$abc$706167$n656
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1818 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[5] O=$abc$706167$n659
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1820 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[6] O=$abc$706167$n662
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1822 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[7] O=$abc$706167$n665
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1824 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[8] O=$abc$706167$n668
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1826 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[9] O=$abc$706167$n671
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1828 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[10] O=$abc$706167$n674
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1830 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[11] O=$abc$706167$n677
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1832 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[12] O=$abc$706167$n680
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1834 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[13] O=$abc$706167$n683
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1775 I1=$abc$706167$n1772 I2=$abc$706167$n1908 I3=$abc$706167$n1918 O=$abc$706167$n717
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$706167$n1861 I1=$abc$706167$n1911 I2=$abc$706167$n1912 I3=$abc$706167$n1909 O=$abc$706167$n1908
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n1761_1 I1=$abc$706167$n1757 I2=$abc$706167$n1910 I3=$false O=$abc$706167$n1909
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$706167$n1798 I1=$abc$706167$n1820_1 I2=$abc$706167$n1818_1 I3=$false O=$abc$706167$n1910
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$706167$n1806 I1=$abc$706167$n1816_1 I2=$false I3=$false O=$abc$706167$n1911
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1840 I1=$abc$706167$n1913 I2=$abc$706167$n1916 I3=$abc$706167$n1917 O=$abc$706167$n1912
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n1914 I1=$abc$706167$n1915 I2=$false I3=$false O=$abc$706167$n1913
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.rhd_ack[1] I1=RHD_init_inst.rhd_ack[2] I2=RHD_init_inst.rhd_ack[3] I3=RHD_init_inst.rhd_ack[6] O=$abc$706167$n1914
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=RHD_init_inst.rhd_ack[12] I1=RHD_init_inst.rhd_ack[13] I2=RHD_init_inst.rhd_ack[14] I3=RHD_init_inst.rhd_ack[15] O=$abc$706167$n1915
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=RHD_init_inst.rhd_ack[8] I1=RHD_init_inst.rhd_ack[9] I2=RHD_init_inst.rhd_ack[10] I3=RHD_init_inst.rhd_ack[11] O=$abc$706167$n1916
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=RHD_init_inst.rhd_ack[0] I1=RHD_init_inst.rhd_ack[4] I2=RHD_init_inst.rhd_ack[5] I3=RHD_init_inst.rhd_ack[7] O=$abc$706167$n1917
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n1844 I1=$abc$706167$n1920 I2=$abc$706167$n1790 I3=$abc$706167$n1919 O=$abc$706167$n1918
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$706167$n1814_1 I1=$abc$706167$n1842 I2=$abc$706167$n1790 I3=$abc$706167$n1830_1 O=$abc$706167$n1919
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$706167$n1808_1 I1=$abc$706167$n1815_1 I2=$false I3=$false O=$abc$706167$n1920
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1482 I3=$abc$706167$n1925 O=$abc$706167$n772
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$706167$n1802 I1=$abc$706167$n1923 I2=$false I3=$false O=$abc$706167$n1922
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1365 I1=$abc$706167$n1798 I2=$abc$706167$n1924 I3=$false O=$abc$706167$n1923
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$706167$n1772 I1=$abc$706167$n1774 I2=$false I3=$false O=$abc$706167$n1924
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1798 I1=$abc$706167$n1365 I2=$abc$706167$n1926 I3=RHD_init_inst.cnt_cmd_bit[7] O=$abc$706167$n1925
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$706167$n1774 I1=$abc$706167$n1772 I2=$false I3=$false O=$abc$706167$n1926
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1480 I3=$abc$706167$n1928 O=$abc$706167$n777
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n1929 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[6] I3=$false O=$abc$706167$n1928
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1480 I1=$abc$706167$n1365 I2=$abc$706167$n1798 I3=$false O=$abc$706167$n1929
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1478 I3=$abc$706167$n1931 O=$abc$706167$n782
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n1932 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[5] I3=$false O=$abc$706167$n1931
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1478 I1=$abc$706167$n1365 I2=$abc$706167$n1798 I3=$false O=$abc$706167$n1932
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1476 I3=$abc$706167$n1934 O=$abc$706167$n787
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n1935 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[4] I3=$false O=$abc$706167$n1934
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n1476 I2=$abc$706167$n1365 I3=$abc$706167$n1798 O=$abc$706167$n1935
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1474 I3=$abc$706167$n1937 O=$abc$706167$n792
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n1938 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[3] I3=$false O=$abc$706167$n1937
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1474 I1=$abc$706167$n1365 I2=$abc$706167$n1798 I3=$false O=$abc$706167$n1938
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1472 I3=$abc$706167$n1940 O=$abc$706167$n797
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n1941 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[2] I3=$false O=$abc$706167$n1940
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n1472 I2=$abc$706167$n1365 I3=$abc$706167$n1798 O=$abc$706167$n1941
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$706167$n1004 I1=RHD_init_inst.cnt_cmd_bit[1] I2=$abc$706167$n1944 I3=$abc$706167$n1922 O=$abc$706167$n802
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=RHD_init_inst.cnt_cmd_bit[0] I2=RHD_init_inst.cnt_cmd_bit[1] I3=$false O=$abc$706167$n1944
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$706167$n2897_1 I1=spi.tx_buf[1055] I2=$abc$706167$n1946 I3=$abc$706167$n2896_1 O=$abc$706167$n809
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n3536_1 I1=$abc$706167$n3344_1 I2=$abc$706167$n3989 I3=$abc$706167$n2895_1 O=$abc$706167$n1946
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$706167$n3926 I1=$abc$706167$n1952 I2=$abc$706167$n1958 I3=$abc$706167$n1954 O=$abc$706167$n1951
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[515] I1=$abc$706167$n1953 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n1952
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=spi.tx_buf[3] I1=spi.tx_buf[1027] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n1953
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$706167$n1956 I1=$abc$706167$n1957 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n1954
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_cnt[6] I1=spi.tx_cnt[5] I2=$false I3=$false O=$abc$706167$n1955
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=spi.tx_buf[387] I1=spi.tx_buf[899] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n1956
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[131] I1=spi.tx_buf[643] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n1957
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[259] I1=spi.tx_buf[771] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n1958
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n1962 I1=$abc$706167$n1961 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n1960
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[195] I1=spi.tx_buf[67] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1961
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[707] I1=spi.tx_buf[579] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1962
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n1965 I1=$abc$706167$n1964 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n1963
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[451] I1=spi.tx_buf[323] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1964
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[963] I1=spi.tx_buf[835] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1965
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n1967 I2=$abc$706167$n1973 I3=spi.tx_cnt[4] O=$abc$706167$n1966
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$706167$n1971 I1=$abc$706167$n1972 I2=$abc$706167$n1955 I3=$abc$706167$n1968 O=$abc$706167$n1967
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$706167$n1970 I1=$abc$706167$n1969 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n1968
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[739] I1=spi.tx_buf[611] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1969
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[227] I1=spi.tx_buf[99] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1970
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[675] I1=spi.tx_buf[547] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n1971
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[163] I1=spi.tx_buf[35] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n1972
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n1977 I1=$abc$706167$n1974 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n1973
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n1976 I1=$abc$706167$n1975 I2=$abc$706167$n2741 I3=$abc$706167$n1955 O=$abc$706167$n1974
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[931] I1=spi.tx_buf[803] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1975
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[419] I1=spi.tx_buf[291] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1976
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n1979 I1=$abc$706167$n1978 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n1977
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[483] I1=spi.tx_buf[355] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1978
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[995] I1=spi.tx_buf[867] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1979
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n1988 I1=$abc$706167$n1991 I2=$abc$706167$n1982 I3=$abc$706167$n1985 O=$abc$706167$n1981
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n1984 I1=$abc$706167$n1983 I2=$abc$706167$n1955 I3=$abc$706167$n2741 O=$abc$706167$n1982
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[243] I1=spi.tx_buf[115] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1983
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[755] I1=spi.tx_buf[627] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n1984
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n1986 I1=$abc$706167$n1987 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n1985
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[179] I1=spi.tx_buf[51] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n1986
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[691] I1=spi.tx_buf[563] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n1987
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1989 I1=$abc$706167$n1990 I2=$abc$706167$n1955 I3=$false O=$abc$706167$n1988
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[947] I1=spi.tx_buf[819] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n1989
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[435] I1=spi.tx_buf[307] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n1990
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n1992 I2=$abc$706167$n1993 I3=$abc$706167$n1873 O=$abc$706167$n1991
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[1011] I1=spi.tx_buf[883] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n1992
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[499] I1=spi.tx_buf[371] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n1993
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[467] I1=spi.tx_buf[339] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n1997
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[211] I1=spi.tx_buf[83] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2000
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=spi.tx_cnt[6] I2=$false I3=$false O=$abc$706167$n2001
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi.tx_buf[19] I1=spi.tx_buf[1043] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2005
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2016 I1=$abc$706167$n2023 I2=$abc$706167$n2013 I3=$abc$706167$n2020 O=$abc$706167$n2012
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2014 I1=$abc$706167$n2015 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2013
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[423] I1=spi.tx_buf[295] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2014
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[935] I1=spi.tx_buf[807] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2015
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2018 I1=$abc$706167$n2019 I2=$abc$706167$n2017 I3=$abc$706167$n3926 O=$abc$706167$n2016
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[263] I1=spi.tx_buf[775] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2017
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[7] I1=spi.tx_buf[1031] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2018
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[519] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2019
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$706167$n2022 I1=$abc$706167$n2021 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2020
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=spi.tx_buf[167] I1=spi.tx_buf[39] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2021
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[679] I1=spi.tx_buf[551] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2022
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2025 I1=$abc$706167$n2024 I2=$abc$706167$n3926 I3=spi.tx_cnt[5] O=$abc$706167$n2023
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[391] I1=spi.tx_buf[903] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2024
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[135] I1=spi.tx_buf[647] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2025
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[407] I1=spi.tx_buf[919] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2028
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[151] I1=spi.tx_buf[663] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2029
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[535] I1=$abc$706167$n2741 I2=$abc$706167$n2031 I3=$abc$706167$n1873 O=$abc$706167$n2030
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[23] I1=spi.tx_buf[1047] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2031
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[279] I1=spi.tx_buf[791] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2033
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2038 I1=$abc$706167$n2039 I2=$abc$706167$n1873 I3=$abc$706167$n2035 O=$abc$706167$n2034
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2037 I2=$abc$706167$n2036 I3=spi.tx_cnt[5] O=$abc$706167$n2035
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[695] I1=spi.tx_buf[567] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2036
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[183] I1=spi.tx_buf[55] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2037
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[951] I1=spi.tx_buf[823] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2038
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[439] I1=spi.tx_buf[311] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2039
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[711] I1=spi.tx_buf[583] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2043
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[455] I1=spi.tx_buf[327] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2047
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2054 I1=$abc$706167$n2053 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2052
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[487] I1=spi.tx_buf[359] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2053
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[999] I1=spi.tx_buf[871] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2054
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2059 I2=$abc$706167$n2060 I3=$abc$706167$n2056 O=$abc$706167$n2055
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2058 I1=$abc$706167$n2057 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2056
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[1015] I1=spi.tx_buf[887] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2057
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[503] I1=spi.tx_buf[375] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2058
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[759] I1=spi.tx_buf[631] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2059
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[247] I1=spi.tx_buf[119] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2060
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2065 I1=$abc$706167$n2062 I2=spi.tx_cnt[6] I3=spi.tx_cnt[4] O=$abc$706167$n2061
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$706167$n2064 I1=$abc$706167$n2063 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2062
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[983] I1=spi.tx_buf[855] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2063
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[471] I1=spi.tx_buf[343] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2064
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2067 I1=$abc$706167$n2066 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2065
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[727] I1=spi.tx_buf[599] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2066
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[215] I1=spi.tx_buf[87] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2067
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2085 I1=$abc$706167$n2071 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n2070
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2078 I1=$abc$706167$n2082 I2=$abc$706167$n2072 I3=$abc$706167$n2075 O=$abc$706167$n2071
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2073 I1=$abc$706167$n2074 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2072
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[719] I1=spi.tx_buf[591] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2073
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[207] I1=spi.tx_buf[79] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2074
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2076 I1=$abc$706167$n2077 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2075
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[463] I1=spi.tx_buf[335] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2076
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[975] I1=spi.tx_buf[847] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2077
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2079 I1=$abc$706167$n2080 I2=$abc$706167$n2081 I3=$abc$706167$n3926 O=$abc$706167$n2078
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[15] I1=spi.tx_buf[1039] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2079
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[527] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2080
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.tx_buf[271] I1=spi.tx_buf[783] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2081
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2083 I1=$abc$706167$n2084 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2082
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[399] I1=spi.tx_buf[911] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2083
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[143] I1=spi.tx_buf[655] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2084
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2092 I1=$abc$706167$n2096 I2=$abc$706167$n2086 I3=$abc$706167$n2089 O=$abc$706167$n2085
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2087 I1=$abc$706167$n2088 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2086
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[735] I1=spi.tx_buf[607] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2087
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[223] I1=spi.tx_buf[95] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2088
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2090 I1=$abc$706167$n2091 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2089
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[479] I1=spi.tx_buf[351] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2090
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[991] I1=spi.tx_buf[863] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2091
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2093 I1=$abc$706167$n2094 I2=$abc$706167$n2095 I3=$abc$706167$n3926 O=$abc$706167$n2092
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[31] I1=spi.tx_buf[1055] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2093
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[543] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2094
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.tx_buf[287] I1=spi.tx_buf[799] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2095
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2097 I1=$abc$706167$n2098 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2096
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[415] I1=spi.tx_buf[927] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2097
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[159] I1=spi.tx_buf[671] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2098
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[1007] I1=spi.tx_buf[879] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2102
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[495] I1=spi.tx_buf[367] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2103
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[943] I1=spi.tx_buf[815] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2105
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[431] I1=spi.tx_buf[303] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2106
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[751] I1=spi.tx_buf[623] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2109
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[239] I1=spi.tx_buf[111] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2110
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[175] I1=spi.tx_buf[47] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2113
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1023] I1=spi.tx_buf[895] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2117
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[511] I1=spi.tx_buf[383] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2118
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[959] I1=spi.tx_buf[831] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2120
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[447] I1=spi.tx_buf[319] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2121
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[767] I1=spi.tx_buf[639] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2124
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[255] I1=spi.tx_buf[127] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2125
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[191] I1=spi.tx_buf[63] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2128
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2137 I1=$abc$706167$n2131 I2=$abc$706167$n1955 I3=spi.tx_cnt[5] O=$abc$706167$n2130
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2135 I1=$abc$706167$n2136 I2=$abc$706167$n1873 I3=$abc$706167$n2132 O=$abc$706167$n2131
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2134 I1=$abc$706167$n2133 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2132
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=spi.tx_buf[171] I1=spi.tx_buf[43] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2133
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[683] I1=spi.tx_buf[555] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2134
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[939] I1=spi.tx_buf[811] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2135
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[427] I1=spi.tx_buf[299] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2136
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2141 I1=$abc$706167$n2142 I2=$abc$706167$n1873 I3=$abc$706167$n2138 O=$abc$706167$n2137
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2140 I1=$abc$706167$n2139 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2138
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[747] I1=spi.tx_buf[619] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2139
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[235] I1=spi.tx_buf[107] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2140
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[1003] I1=spi.tx_buf[875] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2141
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[491] I1=spi.tx_buf[363] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2142
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2149 I1=$abc$706167$n2150 I2=$abc$706167$n3926 I3=$abc$706167$n2145 O=$abc$706167$n2144
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2147 I1=$abc$706167$n2146 I2=$abc$706167$n2148 I3=$abc$706167$n3926 O=$abc$706167$n2145
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=spi.tx_buf[11] I1=spi.tx_buf[1035] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2146
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[523] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2147
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[267] I1=spi.tx_buf[779] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2148
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[139] I1=spi.tx_buf[651] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2149
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[395] I1=spi.tx_buf[907] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2150
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[715] I1=spi.tx_buf[587] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2153
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[203] I1=spi.tx_buf[75] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2154
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[971] I1=spi.tx_buf[843] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2156
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[459] I1=spi.tx_buf[331] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2157
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_cnt[3] I1=spi.tx_cnt[2] I2=$false I3=$false O=$abc$706167$n2158
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n2167 I1=$abc$706167$n2161 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2160
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2165 I1=$abc$706167$n2166 I2=$abc$706167$n3383_1 I3=$abc$706167$n1955 O=$abc$706167$n2161
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi.tx_buf[699] I1=spi.tx_buf[571] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2165
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[187] I1=spi.tx_buf[59] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2166
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2171 I1=$abc$706167$n2172 I2=$abc$706167$n1955 I3=$abc$706167$n2168 O=$abc$706167$n2167
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n2169 I2=$abc$706167$n2170 I3=$false O=$abc$706167$n2168
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[507] I1=spi.tx_buf[379] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2169
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1019] I1=spi.tx_buf[891] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2170
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[955] I1=spi.tx_buf[827] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2171
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[443] I1=spi.tx_buf[315] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2172
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2179 I1=$abc$706167$n2180 I2=$abc$706167$n3926 I3=$abc$706167$n2175 O=$abc$706167$n2174
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2177 I1=$abc$706167$n2176 I2=$abc$706167$n2178 I3=$abc$706167$n3926 O=$abc$706167$n2175
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[539] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2176
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[27] I1=spi.tx_buf[1051] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2177
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[283] I1=spi.tx_buf[795] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2178
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[155] I1=spi.tx_buf[667] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2179
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[411] I1=spi.tx_buf[923] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2180
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2184 I1=$abc$706167$n2183 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2182
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[731] I1=spi.tx_buf[603] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2183
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[219] I1=spi.tx_buf[91] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2184
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2187 I1=$abc$706167$n2186 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2185
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[987] I1=spi.tx_buf[859] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2186
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[475] I1=spi.tx_buf[347] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2187
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2218 I1=$abc$706167$n2189 I2=$abc$706167$n3393_1 I3=spi.tx_cnt[3] O=$abc$706167$n2188
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$706167$n2205 I1=$abc$706167$n2190 I2=spi.tx_cnt[5] I3=spi.tx_cnt[6] O=$abc$706167$n2189
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n3389_1 I1=$abc$706167$n3386_1 I2=spi.tx_cnt[4] I3=$false O=$abc$706167$n2190
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[517] I1=$abc$706167$n2196 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2195
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[5] I1=spi.tx_buf[1029] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2196
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[261] I1=spi.tx_buf[773] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2197
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[533] I1=$abc$706167$n2203 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2202
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=spi.tx_buf[21] I1=spi.tx_buf[1045] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2203
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=spi.tx_buf[277] I1=spi.tx_buf[789] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2204
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2212 I1=$abc$706167$n2206 I2=spi.tx_cnt[4] I3=$false O=$abc$706167$n2205
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2210 I2=$abc$706167$n2211 I3=$abc$706167$n2207 O=$abc$706167$n2206
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$706167$n2208 I1=$abc$706167$n2209 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2207
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[965] I1=spi.tx_buf[837] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2208
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[453] I1=spi.tx_buf[325] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2209
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[709] I1=spi.tx_buf[581] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2210
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[197] I1=spi.tx_buf[69] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2211
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2216 I1=$abc$706167$n2217 I2=$abc$706167$n1873 I3=$abc$706167$n2213 O=$abc$706167$n2212
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$706167$n2215 I1=$abc$706167$n2214 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2213
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[981] I1=spi.tx_buf[853] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2214
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[469] I1=spi.tx_buf[341] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2215
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[725] I1=spi.tx_buf[597] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2216
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[213] I1=spi.tx_buf[85] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2217
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2232 I1=$abc$706167$n2219 I2=spi.tx_cnt[5] I3=spi.tx_cnt[2] O=$abc$706167$n2218
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2226 I1=$abc$706167$n2220 I2=spi.tx_cnt[4] I3=$false O=$abc$706167$n2219
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n2225 I1=$abc$706167$n1955 I2=$abc$706167$n2224 I3=$abc$706167$n2221 O=$abc$706167$n2220
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2222 I1=$abc$706167$n2223 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n2221
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[933] I1=spi.tx_buf[805] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2222
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[421] I1=spi.tx_buf[293] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2223
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[997] I1=spi.tx_buf[869] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2224
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[485] I1=spi.tx_buf[357] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2225
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2231 I1=$abc$706167$n1955 I2=$abc$706167$n2230 I3=$abc$706167$n2227 O=$abc$706167$n2226
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2228 I1=$abc$706167$n2229 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n2227
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[165] I1=spi.tx_buf[37] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2228
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[677] I1=spi.tx_buf[549] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2229
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[101] I1=spi.tx_buf[613] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2230
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[229] I1=spi.tx_buf[741] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2231
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2239 I1=$abc$706167$n2233 I2=spi.tx_cnt[4] I3=$abc$706167$n1873 O=$abc$706167$n2232
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2237 I1=$abc$706167$n2238 I2=$abc$706167$n1955 I3=$abc$706167$n2234 O=$abc$706167$n2233
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2236 I1=$abc$706167$n2235 I2=$abc$706167$n1955 I3=$abc$706167$n2741 O=$abc$706167$n2234
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[501] I1=spi.tx_buf[373] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2235
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[1013] I1=spi.tx_buf[885] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2236
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[949] I1=spi.tx_buf[821] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2237
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[437] I1=spi.tx_buf[309] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2238
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2243 I1=$abc$706167$n2244 I2=$abc$706167$n1955 I3=$abc$706167$n2240 O=$abc$706167$n2239
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2242 I1=$abc$706167$n2241 I2=$abc$706167$n1955 I3=$abc$706167$n2741 O=$abc$706167$n2240
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[245] I1=spi.tx_buf[117] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2241
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[757] I1=spi.tx_buf[629] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2242
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[693] I1=spi.tx_buf[565] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2243
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[181] I1=spi.tx_buf[53] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2244
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2260 I1=$abc$706167$n2247 I2=spi.tx_cnt[4] I3=spi.tx_cnt[5] O=$abc$706167$n2246
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2251 I1=$abc$706167$n2257 I2=$abc$706167$n2248 I3=$abc$706167$n2254 O=$abc$706167$n2247
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2249 I1=$abc$706167$n2250 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2248
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[1009] I1=spi.tx_buf[881] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2249
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[497] I1=spi.tx_buf[369] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2250
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2252 I1=$abc$706167$n2253 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2251
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[433] I1=spi.tx_buf[305] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2252
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[945] I1=spi.tx_buf[817] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2253
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2255 I2=$abc$706167$n2256 I3=$abc$706167$n1955 O=$abc$706167$n2254
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[241] I1=spi.tx_buf[113] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2255
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[753] I1=spi.tx_buf[625] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2256
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2258 I2=$abc$706167$n2259 I3=$abc$706167$n1955 O=$abc$706167$n2257
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[177] I1=spi.tx_buf[49] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2258
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[689] I1=spi.tx_buf[561] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2259
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2265 I1=$abc$706167$n2271 I2=$abc$706167$n2261 I3=$abc$706167$n2268 O=$abc$706167$n2260
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2263 I1=$abc$706167$n2262 I2=$abc$706167$n2264 I3=$abc$706167$n3926 O=$abc$706167$n2261
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[529] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2262
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[17] I1=spi.tx_buf[1041] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2263
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[273] I1=spi.tx_buf[785] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2264
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2267 I1=$abc$706167$n2266 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2265
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[977] I1=spi.tx_buf[849] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2266
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[465] I1=spi.tx_buf[337] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2267
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2269 I1=$abc$706167$n2270 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2268
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[401] I1=spi.tx_buf[913] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2269
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[145] I1=spi.tx_buf[657] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2270
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2272 I2=$abc$706167$n2273 I3=$abc$706167$n1955 O=$abc$706167$n2271
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[721] I1=spi.tx_buf[593] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2272
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[209] I1=spi.tx_buf[81] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2273
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2282 I1=$abc$706167$n2275 I2=spi.tx_cnt[5] I3=$abc$706167$n1955 O=$abc$706167$n2274
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2280 I1=$abc$706167$n2281 I2=$abc$706167$n3926 I3=$abc$706167$n2276 O=$abc$706167$n2275
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2278 I1=$abc$706167$n2279 I2=$abc$706167$n2277 I3=$abc$706167$n3926 O=$abc$706167$n2276
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[257] I1=spi.tx_buf[769] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2277
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[1] I1=spi.tx_buf[1025] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2278
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[513] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2279
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.tx_buf[385] I1=spi.tx_buf[897] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2280
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[129] I1=spi.tx_buf[641] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2281
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2286 I1=$abc$706167$n2287 I2=$abc$706167$n3395_1 I3=$abc$706167$n3926 O=$abc$706167$n2282
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=spi.tx_buf[193] I1=spi.tx_buf[449] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2286
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[705] I1=spi.tx_buf[961] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2287
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[737] I1=spi.tx_buf[609] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2291
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[225] I1=spi.tx_buf[97] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2292
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[673] I1=spi.tx_buf[545] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2294
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[161] I1=spi.tx_buf[33] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2295
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[993] I1=spi.tx_buf[865] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2298
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[481] I1=spi.tx_buf[353] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2299
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[929] I1=spi.tx_buf[801] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2301
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[417] I1=spi.tx_buf[289] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2302
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_cnt[3] I1=$abc$706167$n3405_1 I2=$abc$706167$n2304 I3=spi.tx_cnt[1] O=$abc$706167$n2303
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n3401_1 I1=$abc$706167$n2334 I2=$abc$706167$n2305 I3=spi.tx_cnt[2] O=$abc$706167$n2304
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$706167$n2320 I1=$abc$706167$n2306 I2=spi.tx_cnt[4] I3=$abc$706167$n1955 O=$abc$706167$n2305
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2314 I1=$abc$706167$n2317 I2=$abc$706167$n2310 I3=$abc$706167$n2307 O=$abc$706167$n2306
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2309 I1=$abc$706167$n2308 I2=$abc$706167$n3926 I3=spi.tx_cnt[5] O=$abc$706167$n2307
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[157] I1=spi.tx_buf[669] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2308
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[413] I1=spi.tx_buf[925] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2309
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2312 I1=$abc$706167$n2311 I2=$abc$706167$n2313 I3=$abc$706167$n3926 O=$abc$706167$n2310
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[541] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2311
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[29] I1=spi.tx_buf[1053] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2312
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[285] I1=spi.tx_buf[797] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2313
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2315 I1=$abc$706167$n2316 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2314
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[445] I1=spi.tx_buf[317] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2315
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[957] I1=spi.tx_buf[829] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2316
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2319 I2=$abc$706167$n2318 I3=spi.tx_cnt[5] O=$abc$706167$n2317
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[701] I1=spi.tx_buf[573] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2318
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[189] I1=spi.tx_buf[61] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2319
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2328 I1=$abc$706167$n2331 I2=$abc$706167$n2321 I3=$abc$706167$n2325 O=$abc$706167$n2320
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2323 I1=$abc$706167$n2322 I2=$abc$706167$n2324 I3=$abc$706167$n3926 O=$abc$706167$n2321
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[525] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2322
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[13] I1=spi.tx_buf[1037] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2323
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[269] I1=spi.tx_buf[781] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2324
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2327 I1=$abc$706167$n2326 I2=$abc$706167$n3926 I3=spi.tx_cnt[5] O=$abc$706167$n2325
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[141] I1=spi.tx_buf[653] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2326
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[397] I1=spi.tx_buf[909] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2327
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2329 I1=$abc$706167$n2330 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2328
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[941] I1=spi.tx_buf[813] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2329
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[429] I1=spi.tx_buf[301] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2330
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2333 I2=$abc$706167$n2332 I3=spi.tx_cnt[5] O=$abc$706167$n2331
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[685] I1=spi.tx_buf[557] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2332
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[173] I1=spi.tx_buf[45] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2333
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n2335 I2=$abc$706167$n2341 I3=spi.tx_cnt[4] O=$abc$706167$n2334
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2339 I2=$abc$706167$n2340 I3=$abc$706167$n2336 O=$abc$706167$n2335
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$706167$n2338 I1=$abc$706167$n2337 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2336
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[973] I1=spi.tx_buf[845] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2337
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[461] I1=spi.tx_buf[333] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2338
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[205] I1=spi.tx_buf[77] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2339
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[717] I1=spi.tx_buf[589] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2340
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2345 I2=$abc$706167$n2346 I3=$abc$706167$n2342 O=$abc$706167$n2341
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2344 I1=$abc$706167$n2343 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2342
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[493] I1=spi.tx_buf[365] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2343
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1005] I1=spi.tx_buf[877] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2344
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[237] I1=spi.tx_buf[109] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2345
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[749] I1=spi.tx_buf[621] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2346
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2359 I2=$abc$706167$n2360 I3=$abc$706167$n2356 O=$abc$706167$n2355
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2358 I1=$abc$706167$n2357 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2356
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[509] I1=spi.tx_buf[381] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2357
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1021] I1=spi.tx_buf[893] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2358
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[253] I1=spi.tx_buf[125] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2359
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[765] I1=spi.tx_buf[637] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2360
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2377 I1=$abc$706167$n2363 I2=$abc$706167$n1955 I3=spi.tx_cnt[4] O=$abc$706167$n2362
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2370 I1=$abc$706167$n2374 I2=$abc$706167$n2364 I3=$abc$706167$n2367 O=$abc$706167$n2363
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2365 I1=$abc$706167$n2366 I2=$abc$706167$n2741 I3=$false O=$abc$706167$n2364
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[681] I1=spi.tx_buf[937] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n2365
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[553] I1=spi.tx_buf[809] I2=$abc$706167$n3926 I3=$abc$706167$n1873 O=$abc$706167$n2366
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2741 I1=$abc$706167$n2369 I2=$abc$706167$n2368 I3=spi.tx_cnt[5] O=$abc$706167$n2367
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[169] I1=spi.tx_buf[425] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n2368
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[41] I1=spi.tx_buf[297] I2=$abc$706167$n3926 I3=$abc$706167$n1873 O=$abc$706167$n2369
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2372 I1=$abc$706167$n2371 I2=$abc$706167$n2373 I3=$abc$706167$n3926 O=$abc$706167$n2370
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[521] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2371
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[9] I1=spi.tx_buf[1033] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2372
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[265] I1=spi.tx_buf[777] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2373
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2376 I1=$abc$706167$n2375 I2=$abc$706167$n3926 I3=spi.tx_cnt[5] O=$abc$706167$n2374
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=spi.tx_buf[137] I1=spi.tx_buf[649] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2375
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[393] I1=spi.tx_buf[905] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2376
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2384 I1=$abc$706167$n2387 I2=$abc$706167$n2378 I3=$abc$706167$n2381 O=$abc$706167$n2377
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2380 I1=$abc$706167$n2379 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2378
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[201] I1=spi.tx_buf[73] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2379
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[713] I1=spi.tx_buf[585] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2380
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2383 I1=$abc$706167$n2382 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2381
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[457] I1=spi.tx_buf[329] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2382
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[969] I1=spi.tx_buf[841] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2383
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2386 I1=$abc$706167$n2385 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2384
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=spi.tx_buf[745] I1=spi.tx_buf[617] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2385
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[233] I1=spi.tx_buf[105] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2386
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2389 I1=$abc$706167$n2388 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2387
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=spi.tx_buf[1001] I1=spi.tx_buf[873] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2388
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[489] I1=spi.tx_buf[361] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2389
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n3926 I1=$abc$706167$n2392 I2=$abc$706167$n2397 I3=$abc$706167$n2394 O=$abc$706167$n2391
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[537] I1=$abc$706167$n2393 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2392
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=spi.tx_buf[25] I1=spi.tx_buf[1049] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2393
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$706167$n2395 I1=$abc$706167$n2396 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2394
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[153] I1=spi.tx_buf[665] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2395
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[409] I1=spi.tx_buf[921] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2396
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[281] I1=spi.tx_buf[793] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2397
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[473] I1=spi.tx_buf[345] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2400
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[985] I1=spi.tx_buf[857] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2401
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[217] I1=spi.tx_buf[89] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2403
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[729] I1=spi.tx_buf[601] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2404
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2412 I1=$abc$706167$n2406 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n2405
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2410 I1=$abc$706167$n2411 I2=$abc$706167$n1955 I3=$abc$706167$n2407 O=$abc$706167$n2406
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n2408 I2=$abc$706167$n2409 I3=$abc$706167$n1873 O=$abc$706167$n2407
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[505] I1=spi.tx_buf[377] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2408
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[1017] I1=spi.tx_buf[889] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2409
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[953] I1=spi.tx_buf[825] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2410
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[441] I1=spi.tx_buf[313] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2411
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2416 I1=$abc$706167$n2417 I2=$abc$706167$n1955 I3=$abc$706167$n2413 O=$abc$706167$n2412
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n2414 I2=$abc$706167$n2415 I3=$abc$706167$n1873 O=$abc$706167$n2413
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[249] I1=spi.tx_buf[121] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2414
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[761] I1=spi.tx_buf[633] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2415
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[697] I1=spi.tx_buf[569] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2416
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[185] I1=spi.tx_buf[57] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2417
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n3926 I1=$abc$706167$n2423 I2=$abc$706167$n2428 I3=$abc$706167$n2425 O=$abc$706167$n2422
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[538] I1=$abc$706167$n2424 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2423
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[26] I1=spi.tx_buf[1050] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2424
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$706167$n2426 I1=$abc$706167$n2427 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2425
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[154] I1=spi.tx_buf[666] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2426
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[410] I1=spi.tx_buf[922] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2427
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[282] I1=spi.tx_buf[794] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2428
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[986] I1=spi.tx_buf[858] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2431
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[474] I1=spi.tx_buf[346] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2432
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[730] I1=spi.tx_buf[602] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2434
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[218] I1=spi.tx_buf[90] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2435
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2448 I1=$abc$706167$n2449 I2=$abc$706167$n1955 I3=$abc$706167$n2445 O=$abc$706167$n2444
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$706167$n2446 I1=$abc$706167$n2447 I2=spi.tx_cnt[6] I3=$abc$706167$n1873 O=$abc$706167$n2445
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[506] I1=spi.tx_buf[378] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2446
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[1018] I1=spi.tx_buf[890] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2447
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[954] I1=spi.tx_buf[826] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2448
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[442] I1=spi.tx_buf[314] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2449
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[10] I1=spi.tx_buf[1034] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2456
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2466 I1=$abc$706167$n2469 I2=$abc$706167$n2460 I3=$abc$706167$n2463 O=$abc$706167$n2459
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2461 I1=$abc$706167$n2462 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2460
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[938] I1=spi.tx_buf[810] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2461
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[426] I1=spi.tx_buf[298] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2462
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2464 I2=$abc$706167$n2465 I3=$abc$706167$n1955 O=$abc$706167$n2463
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[682] I1=spi.tx_buf[554] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2464
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[170] I1=spi.tx_buf[42] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2465
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2467 I1=$abc$706167$n2468 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2466
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[490] I1=spi.tx_buf[362] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2467
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1002] I1=spi.tx_buf[874] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2468
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2470 I2=$abc$706167$n2471 I3=$abc$706167$n1955 O=$abc$706167$n2469
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[234] I1=spi.tx_buf[106] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2470
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[746] I1=spi.tx_buf[618] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2471
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2477 I1=$abc$706167$n2478 I2=$abc$706167$n1873 I3=$abc$706167$n2001 O=$abc$706167$n2476
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[458] I1=spi.tx_buf[330] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2477
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[970] I1=spi.tx_buf[842] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2478
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[18] I1=spi.tx_buf[1042] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2490
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[1010] I1=spi.tx_buf[882] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2505
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[498] I1=spi.tx_buf[370] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2506
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[754] I1=spi.tx_buf[626] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2508
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[242] I1=spi.tx_buf[114] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2509
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2515 I1=$abc$706167$n2514 I2=$abc$706167$n2516 I3=$abc$706167$n3926 O=$abc$706167$n2513
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[514] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2514
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[2] I1=spi.tx_buf[1026] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2515
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[258] I1=spi.tx_buf[770] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2516
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[130] I1=spi.tx_buf[642] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2518
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[386] I1=spi.tx_buf[898] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2519
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2524 I1=$abc$706167$n2525 I2=$abc$706167$n3442_1 I3=$abc$706167$n1873 O=$abc$706167$n2520
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi.tx_buf[450] I1=spi.tx_buf[322] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2524
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[962] I1=spi.tx_buf[834] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2525
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2534 I1=$abc$706167$n2537 I2=$abc$706167$n2528 I3=$abc$706167$n2531 O=$abc$706167$n2527
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2530 I1=$abc$706167$n2529 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2528
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[738] I1=spi.tx_buf[610] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2529
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[226] I1=spi.tx_buf[98] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2530
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2532 I1=$abc$706167$n2533 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2531
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=spi.tx_buf[994] I1=spi.tx_buf[866] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2532
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[482] I1=spi.tx_buf[354] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2533
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2535 I1=$abc$706167$n2536 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2534
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[674] I1=spi.tx_buf[546] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2535
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[162] I1=spi.tx_buf[34] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2536
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2538 I1=$abc$706167$n2539 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2537
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[930] I1=spi.tx_buf[802] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2538
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[418] I1=spi.tx_buf[290] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2539
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_cnt[2] I1=$abc$706167$n2602 I2=$abc$706167$n3446_1 I3=spi.tx_cnt[1] O=$abc$706167$n2540
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$706167$n2554 I1=$abc$706167$n2551 I2=$abc$706167$n1955 I3=spi.tx_cnt[4] O=$abc$706167$n2550
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2553 I1=$abc$706167$n2552 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2551
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[182] I1=spi.tx_buf[54] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2552
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[694] I1=spi.tx_buf[566] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2553
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2556 I1=$abc$706167$n2555 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2554
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[438] I1=spi.tx_buf[310] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2555
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[950] I1=spi.tx_buf[822] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2556
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2563 I1=$abc$706167$n2562 I2=$abc$706167$n2741 I3=$abc$706167$n1955 O=$abc$706167$n2561
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[934] I1=spi.tx_buf[806] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2562
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[422] I1=spi.tx_buf[294] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2563
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2568 I2=$abc$706167$n2565 I3=spi.tx_cnt[4] O=$abc$706167$n2564
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2567 I1=$abc$706167$n2566 I2=$abc$706167$n2741 I3=$abc$706167$n1955 O=$abc$706167$n2565
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[678] I1=spi.tx_buf[550] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2566
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[166] I1=spi.tx_buf[38] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2567
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2570 I1=$abc$706167$n2569 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2568
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[230] I1=spi.tx_buf[102] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2569
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[742] I1=spi.tx_buf[614] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2570
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[534] I1=$abc$706167$n2574 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2573
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=spi.tx_buf[22] I1=spi.tx_buf[1046] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2574
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=spi.tx_buf[150] I1=spi.tx_buf[662] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2576
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[406] I1=spi.tx_buf[918] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2577
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[278] I1=spi.tx_buf[790] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2579
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2584 I1=$abc$706167$n2581 I2=spi.tx_cnt[6] I3=spi.tx_cnt[4] O=$abc$706167$n2580
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$706167$n2583 I1=$abc$706167$n2582 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2581
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[982] I1=spi.tx_buf[854] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2582
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[470] I1=spi.tx_buf[342] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2583
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2586 I1=$abc$706167$n2585 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2584
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[726] I1=spi.tx_buf[598] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2585
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[214] I1=spi.tx_buf[86] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2586
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2596 I1=$abc$706167$n2599 I2=$abc$706167$n1955 I3=spi.tx_cnt[4] O=$abc$706167$n2595
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2598 I1=$abc$706167$n2597 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2596
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[710] I1=spi.tx_buf[582] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2597
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[198] I1=spi.tx_buf[70] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2598
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2601 I1=$abc$706167$n2600 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2599
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[966] I1=spi.tx_buf[838] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2600
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[454] I1=spi.tx_buf[326] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2601
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2616 I1=$abc$706167$n2603 I2=$abc$706167$n2630 I3=spi.tx_cnt[3] O=$abc$706167$n2602
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$706167$n2610 I1=$abc$706167$n2604 I2=spi.tx_cnt[4] I3=$abc$706167$n1955 O=$abc$706167$n2603
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2608 I1=$abc$706167$n2609 I2=$abc$706167$n3459_1 I3=$abc$706167$n1873 O=$abc$706167$n2604
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[190] I1=spi.tx_buf[62] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2608
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[702] I1=spi.tx_buf[574] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2609
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2614 I1=$abc$706167$n2615 I2=$abc$706167$n3461_1 I3=$abc$706167$n1873 O=$abc$706167$n2610
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[254] I1=spi.tx_buf[126] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2614
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[766] I1=spi.tx_buf[638] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2615
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2624 I1=$abc$706167$n2627 I2=$abc$706167$n2617 I3=spi.tx_cnt[5] O=$abc$706167$n2616
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$706167$n2618 I1=$abc$706167$n2621 I2=$abc$706167$n1955 I3=spi.tx_cnt[4] O=$abc$706167$n2617
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$706167$n2619 I1=$abc$706167$n2620 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2618
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[750] I1=spi.tx_buf[622] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2619
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[238] I1=spi.tx_buf[110] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2620
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2622 I1=$abc$706167$n2623 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2621
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[1006] I1=spi.tx_buf[878] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2622
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[494] I1=spi.tx_buf[366] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2623
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2625 I1=$abc$706167$n2626 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2624
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[942] I1=spi.tx_buf[814] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2625
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[430] I1=spi.tx_buf[302] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2626
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2628 I2=$abc$706167$n2629 I3=$abc$706167$n1955 O=$abc$706167$n2627
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[686] I1=spi.tx_buf[558] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2628
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[174] I1=spi.tx_buf[46] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2629
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2645_1 I1=$abc$706167$n2631 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n2630
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n2639 I1=$abc$706167$n2642_1 I2=$abc$706167$n2632 I3=$abc$706167$n2636 O=$abc$706167$n2631
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2633 I1=$abc$706167$n2634 I2=$abc$706167$n2635 I3=$abc$706167$n3926 O=$abc$706167$n2632
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[30] I1=spi.tx_buf[1054] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2633
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[542] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2634
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.tx_buf[286] I1=spi.tx_buf[798] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2635
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2637 I1=$abc$706167$n2638 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2636
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[158] I1=spi.tx_buf[670] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2637
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[414] I1=spi.tx_buf[926] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2638
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2640 I1=$abc$706167$n2641 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2639
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[734] I1=spi.tx_buf[606] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2640
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[222] I1=spi.tx_buf[94] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2641
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2643_1 I1=$abc$706167$n2644_1 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2642_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[478] I1=spi.tx_buf[350] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2643_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[990] I1=spi.tx_buf[862] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2644_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2653_1 I1=$abc$706167$n2656_1 I2=$abc$706167$n2646 I3=$abc$706167$n2650_1 O=$abc$706167$n2645_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2648_1 I1=$abc$706167$n2647_1 I2=$abc$706167$n2649 I3=$abc$706167$n3926 O=$abc$706167$n2646
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=spi.tx_buf[14] I1=spi.tx_buf[1038] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2647_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[526] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2648_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[270] I1=spi.tx_buf[782] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2649
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2651_1 I1=$abc$706167$n2652 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2650_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[142] I1=spi.tx_buf[654] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2651_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[398] I1=spi.tx_buf[910] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2652
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2654_1 I1=$abc$706167$n2655 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2653_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=spi.tx_buf[462] I1=spi.tx_buf[334] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2654_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[974] I1=spi.tx_buf[846] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2655
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2657_1 I2=$abc$706167$n2658 I3=$abc$706167$n1955 O=$abc$706167$n2656_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[718] I1=spi.tx_buf[590] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2657_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[206] I1=spi.tx_buf[78] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2658
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n3475_1 I1=$abc$706167$n3466_1 I2=$abc$706167$n2720_1 I3=spi.tx_cnt[2] O=$abc$706167$n2659_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$706167$n2668_1 I1=$abc$706167$n2662_1 I2=$abc$706167$n1873 I3=spi.tx_cnt[4] O=$abc$706167$n2661
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2666_1 I1=$abc$706167$n2667 I2=$abc$706167$n1955 I3=$abc$706167$n2663_1 O=$abc$706167$n2662_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n2664 I2=$abc$706167$n2665_1 I3=$false O=$abc$706167$n2663_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[484] I1=spi.tx_buf[356] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2664
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[996] I1=spi.tx_buf[868] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2665_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[932] I1=spi.tx_buf[804] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2666_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[420] I1=spi.tx_buf[292] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2667
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2672_1 I1=$abc$706167$n2673 I2=$abc$706167$n3468_1 I3=$abc$706167$n1955 O=$abc$706167$n2668_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=spi.tx_buf[676] I1=spi.tx_buf[548] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2672_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[164] I1=spi.tx_buf[36] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2673
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[756] I1=spi.tx_buf[628] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2677_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[244] I1=spi.tx_buf[116] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2678_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[500] I1=spi.tx_buf[372] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2679
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[1012] I1=spi.tx_buf[884] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2680_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[948] I1=spi.tx_buf[820] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2683_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[436] I1=spi.tx_buf[308] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2684_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[532] I1=$abc$706167$n2695_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2694
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[20] I1=spi.tx_buf[1044] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2695_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[276] I1=spi.tx_buf[788] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2696_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[4] I1=spi.tx_buf[1028] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2711_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n3491_1 I1=$abc$706167$n2748_1 I2=$abc$706167$n2721 I3=spi.tx_cnt[3] O=$abc$706167$n2720_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$706167$n2735_1 I1=$abc$706167$n2722_1 I2=spi.tx_cnt[4] I3=spi.tx_cnt[5] O=$abc$706167$n2721
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2729_1 I1=$abc$706167$n2732_1 I2=$abc$706167$n2723_1 I3=$abc$706167$n2726_1 O=$abc$706167$n2722_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2725_1 I1=$abc$706167$n2724 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2723_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[1020] I1=spi.tx_buf[892] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2724
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[508] I1=spi.tx_buf[380] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2725_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2727 I1=$abc$706167$n2728_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n2726_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=spi.tx_buf[956] I1=spi.tx_buf[828] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2727
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[444] I1=spi.tx_buf[316] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2728_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2731_1 I1=$abc$706167$n2730 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2729_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[252] I1=spi.tx_buf[124] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2730
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[764] I1=spi.tx_buf[636] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2731_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2733 I1=$abc$706167$n2734_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n2732_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=spi.tx_buf[700] I1=spi.tx_buf[572] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2733
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[188] I1=spi.tx_buf[60] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2734_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2742_1 I1=$abc$706167$n2745_1 I2=$abc$706167$n2736 I3=$abc$706167$n2739 O=$abc$706167$n2735_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2738_1 I1=$abc$706167$n2737_1 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2736
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[236] I1=spi.tx_buf[108] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2737_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[748] I1=spi.tx_buf[620] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2738_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2740_1 I1=$abc$706167$n2741_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n2739
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=spi.tx_buf[172] I1=spi.tx_buf[44] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2740_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[684] I1=spi.tx_buf[556] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2741_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2744_1 I1=$abc$706167$n2743_1 I2=$abc$706167$n1955 I3=$false O=$abc$706167$n2742_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=spi.tx_buf[428] I1=spi.tx_buf[300] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2743_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[940] I1=spi.tx_buf[812] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2744_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2747_1 I1=$abc$706167$n2746_1 I2=spi.tx_cnt[6] I3=$abc$706167$n1873 O=$abc$706167$n2745_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=spi.tx_buf[1004] I1=spi.tx_buf[876] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2746_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[492] I1=spi.tx_buf[364] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2747_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2749_1 I1=$abc$706167$n1955 I2=$abc$706167$n2756_1 I3=spi.tx_cnt[4] O=$abc$706167$n2748_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$706167$n2754_1 I1=$abc$706167$n2755_1 I2=$abc$706167$n3926 I3=$abc$706167$n2750_1 O=$abc$706167$n2749_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2752_1 I1=$abc$706167$n2753_1 I2=$abc$706167$n2751_1 I3=$abc$706167$n3926 O=$abc$706167$n2750_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=spi.tx_buf[284] I1=spi.tx_buf[796] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2751_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[28] I1=spi.tx_buf[1052] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2752_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[540] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2753_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.tx_buf[412] I1=spi.tx_buf[924] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2754_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[156] I1=spi.tx_buf[668] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2755_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2760_1 I1=$abc$706167$n2761_1 I2=$abc$706167$n1873 I3=$abc$706167$n2757_1 O=$abc$706167$n2756_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2758_1 I2=$abc$706167$n2759_1 I3=$abc$706167$n1955 O=$abc$706167$n2757_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[732] I1=spi.tx_buf[604] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2758_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[220] I1=spi.tx_buf[92] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2759_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=spi.tx_buf[988] I1=spi.tx_buf[860] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2760_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=spi.tx_buf[476] I1=spi.tx_buf[348] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2761_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2764_1 I2=$abc$706167$n2769_1 I3=$abc$706167$n2766_1 O=$abc$706167$n2763_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[524] I1=$abc$706167$n2741 I2=$abc$706167$n2765_1 I3=$abc$706167$n3926 O=$abc$706167$n2764_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=spi.tx_buf[12] I1=spi.tx_buf[1036] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2765_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$706167$n2767_1 I1=$abc$706167$n2768_1 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2766_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[396] I1=spi.tx_buf[908] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2767_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[268] I1=spi.tx_buf[780] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2768_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[140] I1=spi.tx_buf[652] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2769_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2865_1 I1=$abc$706167$n3500_1 I2=$abc$706167$n3495_1 I3=spi.tx_cnt[1] O=$abc$706167$n2777_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$706167$n2793_1 I1=$abc$706167$n2780_1 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n2779_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2787_1 I1=$abc$706167$n2790_1 I2=$abc$706167$n2781_1 I3=$abc$706167$n2784_1 O=$abc$706167$n2780_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2782_1 I1=$abc$706167$n2783_1 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2781_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[744] I1=spi.tx_buf[616] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2782_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[232] I1=spi.tx_buf[104] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2783_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2785_1 I1=$abc$706167$n2786_1 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2784_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=spi.tx_buf[1000] I1=spi.tx_buf[872] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2785_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[488] I1=spi.tx_buf[360] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2786_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2788_1 I1=$abc$706167$n2789_1 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2787_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=spi.tx_buf[680] I1=spi.tx_buf[552] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2788_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[168] I1=spi.tx_buf[40] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2789_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2791_1 I1=$abc$706167$n2792_1 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n2790_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[936] I1=spi.tx_buf[808] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2791_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[424] I1=spi.tx_buf[296] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2792_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2797_1 I1=$abc$706167$n2801_1 I2=$abc$706167$n2794_1 I3=$abc$706167$n2804_1 O=$abc$706167$n2793_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n2796_1 I1=$abc$706167$n2795_1 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2794_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[968] I1=spi.tx_buf[840] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2795_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[456] I1=spi.tx_buf[328] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2796_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2799_1 I1=$abc$706167$n2798_1 I2=$abc$706167$n2800_1 I3=$abc$706167$n3926 O=$abc$706167$n2797_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=spi.tx_buf[8] I1=spi.tx_buf[1032] I2=$abc$706167$n2741 I3=$abc$706167$n2645 O=$abc$706167$n2798_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[520] I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n2799_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=spi.tx_buf[264] I1=spi.tx_buf[776] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2800_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n2802_1 I1=$abc$706167$n2803_1 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2801_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[136] I1=spi.tx_buf[648] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2802_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[392] I1=spi.tx_buf[904] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2803_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2805_1 I2=$abc$706167$n2806_1 I3=$abc$706167$n1955 O=$abc$706167$n2804_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=spi.tx_buf[712] I1=spi.tx_buf[584] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2805_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[200] I1=spi.tx_buf[72] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2806_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n3926 I1=$abc$706167$n2809_1 I2=$abc$706167$n2814_1 I3=$abc$706167$n2811_1 O=$abc$706167$n2808_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=spi.tx_buf[536] I1=$abc$706167$n2810_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2809_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=spi.tx_buf[24] I1=spi.tx_buf[1048] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2810_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$706167$n2812_1 I1=$abc$706167$n2813_1 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2811_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[408] I1=spi.tx_buf[920] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2812_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[152] I1=spi.tx_buf[664] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2813_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_buf[280] I1=spi.tx_buf[792] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2814_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[216] I1=spi.tx_buf[88] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2817_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[728] I1=spi.tx_buf[600] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2818_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[472] I1=spi.tx_buf[344] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2820_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[984] I1=spi.tx_buf[856] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2821_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n2823_1 I2=$abc$706167$n2829_1 I3=spi.tx_cnt[4] O=$abc$706167$n2822_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$706167$n2827_1 I1=$abc$706167$n2828_1 I2=$abc$706167$n1955 I3=$abc$706167$n2824_1 O=$abc$706167$n2823_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$706167$n2826_1 I1=$abc$706167$n2825_1 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2824_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[760] I1=spi.tx_buf[632] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2825_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[248] I1=spi.tx_buf[120] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2826_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[696] I1=spi.tx_buf[568] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2827_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[184] I1=spi.tx_buf[56] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2828_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2833_1 I1=$abc$706167$n2830_1 I2=$abc$706167$n1873 I3=spi.tx_cnt[5] O=$abc$706167$n2829_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n2832_1 I1=$abc$706167$n2831_1 I2=$abc$706167$n2741 I3=$abc$706167$n1955 O=$abc$706167$n2830_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[952] I1=spi.tx_buf[824] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2831_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[440] I1=spi.tx_buf[312] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2832_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2835_1 I1=$abc$706167$n2834_1 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n2833_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[504] I1=spi.tx_buf[376] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2834_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[1016] I1=spi.tx_buf[888] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2835_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$706167$n2844_1 I1=$abc$706167$n2838_1 I2=spi.tx_cnt[6] I3=spi.tx_cnt[5] O=$abc$706167$n2837_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2842_1 I1=$abc$706167$n2843_1 I2=$abc$706167$n1873 I3=$abc$706167$n2839_1 O=$abc$706167$n2838_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2841_1 I1=$abc$706167$n2840_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2839_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[752] I1=spi.tx_buf[624] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2840_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[240] I1=spi.tx_buf[112] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2841_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=spi.tx_buf[1008] I1=spi.tx_buf[880] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2842_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[496] I1=spi.tx_buf[368] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2843_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$706167$n2848_1 I1=$abc$706167$n2849_1 I2=$abc$706167$n3502_1 I3=$abc$706167$n2741 O=$abc$706167$n2844_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=spi.tx_buf[560] I1=spi.tx_buf[816] I2=$abc$706167$n3926 I3=$abc$706167$n1873 O=$abc$706167$n2848_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=spi.tx_buf[688] I1=spi.tx_buf[944] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n2849_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[16] I1=spi.tx_buf[1040] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2853_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[272] I1=spi.tx_buf[784] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2854_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[144] I1=spi.tx_buf[656] I2=$abc$706167$n2741 I3=$false O=$abc$706167$n2857_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$706167$n2862_1 I1=$abc$706167$n2859_1 I2=spi.tx_cnt[6] I3=spi.tx_cnt[5] O=$abc$706167$n2858_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n2861_1 I1=$abc$706167$n2860_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2859_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[208] I1=spi.tx_buf[80] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2860_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[720] I1=spi.tx_buf[592] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2861_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n2864_1 I1=$abc$706167$n2863_1 I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2862_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=spi.tx_buf[464] I1=spi.tx_buf[336] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2863_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[976] I1=spi.tx_buf[848] I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2864_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$706167$n3510_1 I1=$abc$706167$n2866_1 I2=spi.tx_cnt[4] I3=$abc$706167$n2894_1 O=$abc$706167$n2865_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$706167$n2873_1 I1=$abc$706167$n2867_1 I2=spi.tx_cnt[6] I3=spi.tx_cnt[5] O=$abc$706167$n2866_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2871_1 I1=$abc$706167$n2872_1 I2=$abc$706167$n3504_1 I3=$abc$706167$n1873 O=$abc$706167$n2867_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[224] I1=spi.tx_buf[96] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2871_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[736] I1=spi.tx_buf[608] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2872_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2877_1 I1=$abc$706167$n2878_1 I2=$abc$706167$n3506_1 I3=$abc$706167$n1873 O=$abc$706167$n2873_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[160] I1=spi.tx_buf[32] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n2877_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[672] I1=spi.tx_buf[544] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n2878_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n2883_1 I1=$abc$706167$n2881_1 I2=$abc$706167$n3926 I3=$false O=$abc$706167$n2880_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=spi.tx_buf[512] I1=$abc$706167$n2882_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2881_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=spi.tx_buf[1024] I1=spi.tx_buf[0] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n2882_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=spi.tx_buf[256] I1=spi.tx_buf[768] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2883_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$706167$n2892_1 I1=$abc$706167$n2893_1 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n2891_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=spi.tx_buf[384] I1=spi.tx_buf[896] I2=$abc$706167$n2741 I3=$abc$706167$n1873 O=$abc$706167$n2892_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=spi.tx_buf[128] I1=spi.tx_buf[640] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n2893_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=spi.tx_cnt[2] I1=spi.tx_cnt[3] I2=$false I3=$false O=$abc$706167$n2894_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1865 I1=spi.sclk I2=$false I3=$false O=$abc$706167$n2895_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi.data0 I1=$abc$706167$n2895_1 I2=$abc$706167$n1871 I3=$false O=$abc$706167$n2896_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=spi.spi_state[1] I1=spi.spi_state[2] I2=spi.spi_state[0] I3=$false O=$abc$706167$n2897_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$706167$n2899_1 I1=$abc$706167$n1712 I2=$abc$706167$n2900_1 I3=$false O=$abc$706167$n811
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$706167$n2895_1 I1=$abc$706167$n1871 I2=$false I3=$false O=$abc$706167$n2899_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=spi.tx_cnt[0] I1=$abc$706167$n4249 I2=$abc$706167$n2897_1 I3=$false O=$abc$706167$n2900_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=spi.sclk I1=$abc$706167$n1871 I2=$false I3=$false O=$abc$706167$n4249
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4265 I2=$abc$706167$n1863 I3=spi.csoff_tick[0] O=$abc$706167$n815
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1863 I1=spi.csoff_tick[0] I2=$abc$706167$n1872 I3=spi.csoff_tick[1] O=$abc$706167$n818
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4266 I2=$abc$706167$n1863 I3=spi.csoff_tick[2] O=$abc$706167$n821
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4271 I2=$abc$706167$n1863 I3=spi.csoff_tick[7] O=$abc$706167$n824
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4272 I2=$abc$706167$n1863 I3=spi.csoff_tick[8] O=$abc$706167$n827
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4273 I2=$abc$706167$n1863 I3=spi.csoff_tick[9] O=$abc$706167$n830
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4274 I2=$abc$706167$n1863 I3=spi.csoff_tick[10] O=$abc$706167$n833
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4275 I2=$abc$706167$n1863 I3=spi.csoff_tick[11] O=$abc$706167$n836
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4276 I2=$abc$706167$n1863 I3=spi.csoff_tick[12] O=$abc$706167$n839
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4277 I2=$abc$706167$n1863 I3=spi.csoff_tick[13] O=$abc$706167$n842
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4278 I2=$abc$706167$n1863 I3=spi.csoff_tick[14] O=$abc$706167$n845
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1872 I1=$abc$706167$n4279 I2=$abc$706167$n1863 I3=spi.csoff_tick[15] O=$abc$706167$n848
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1836 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[14] O=$abc$706167$n851
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$706167$n1838 I1=$abc$706167$n1892 I2=$abc$706167$n1877 I3=spi.en_tick[15] O=$abc$706167$n854
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=spi.prev_frame_id[4] I1=spi_f_cnt[4] I2=$abc$706167$n2920_1 I3=$abc$706167$n2921_1 O=$abc$706167$n2919_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=spi.prev_frame_id[2] I1=spi_f_cnt[2] I2=spi.prev_frame_id[3] I3=spi_f_cnt[3] O=$abc$706167$n2920_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=spi.prev_frame_id[1] I1=spi_f_cnt[1] I2=spi_f_cnt[0] I3=spi.prev_frame_id[0] O=$abc$706167$n2921_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$706167$n861 I1=$abc$706167$n1886 I2=$abc$706167$n1871 I3=$abc$706167$n2897_1 O=$abc$706167$n867
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$706167$n1871 I1=$abc$706167$n1864 I2=$abc$706167$n2925_1 I3=$abc$706167$n861 O=$abc$706167$n874
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=spi.spi_state[0] I1=spi.spi_state[1] I2=spi.spi_state[2] I3=$abc$706167$n1886 O=$abc$706167$n2925_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$706167$n1843 I1=$abc$706167$n1790 I2=$abc$706167$n2927_1 I3=$abc$706167$n2928_1 O=$abc$706167$n891
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$706167$n1846 I1=$abc$706167$n1798 I2=$abc$706167$n1912 I3=$abc$706167$n1833_1 O=$abc$706167$n2927_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$706167$n1810 I1=$abc$706167$n1815_1 I2=$abc$706167$n1824_1 I3=$false O=$abc$706167$n2928_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$706167$n1861 I1=$abc$706167$n1819_1 I2=$abc$706167$n2927_1 I3=$abc$706167$n2930_1 O=$abc$706167$n903
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$706167$n1920 I1=$abc$706167$n1790 I2=$abc$706167$n2931_1 I3=$abc$706167$n2932_1 O=$abc$706167$n2930_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$706167$n1823_1 I1=$abc$706167$n1820_1 I2=$false I3=$false O=$abc$706167$n2931_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1800 I1=$abc$706167$n1806 I2=$abc$706167$n1807 I3=$false O=$abc$706167$n2932_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$706167$n2934_1 I1=$abc$706167$n2937_1 I2=$abc$706167$n2928_1 I3=$abc$706167$n2932_1 O=$abc$706167$n926
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$706167$n1798 I1=$abc$706167$n2936_1 I2=$abc$706167$n2935_1 I3=$abc$706167$n1817_1 O=$abc$706167$n2934_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1843 I1=$abc$706167$n1299 I2=$abc$706167$n1808_1 I3=$abc$706167$n1840 O=$abc$706167$n2935_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n1759 I1=$abc$706167$n1760 I2=$abc$706167$n1809_1 I3=$false O=$abc$706167$n2936_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n1772 I1=$abc$706167$n1757 I2=$abc$706167$n1814_1 I3=$abc$706167$n2931_1 O=$abc$706167$n2937_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n1911 I1=$abc$706167$n1797 I2=$abc$706167$n2943_1 I3=$abc$706167$n2642 O=$abc$706167$n2942_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n1843 O=$abc$706167$n2943_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$706167$n2950_1 I1=$abc$706167$n1830_1 I2=$abc$706167$n2947_1 I3=$false O=$abc$706167$n2946_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$706167$n2948_1 I1=$abc$706167$n1810 I2=$abc$706167$n1800 I3=$abc$706167$n2961_1 O=$abc$706167$n2947_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[3] I3=$abc$706167$n2642 O=$abc$706167$n2948_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n2642 O=$abc$706167$n2950_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001001101110000
.gate SB_LUT4 I0=$abc$706167$n2963_1 I1=$abc$706167$n1807 I2=$abc$706167$n2954_1 I3=$abc$706167$n2957_1 O=$abc$706167$n2953_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$706167$n2956_1 I1=$abc$706167$n1815_1 I2=$abc$706167$n2955_1 I3=$false O=$abc$706167$n2954_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$706167$n1796 I1=$abc$706167$n2642 I2=$abc$706167$n1793 I3=$abc$706167$n1819_1 O=$abc$706167$n2955_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[3] I3=$abc$706167$n2642 O=$abc$706167$n2956_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000011
.gate SB_LUT4 I0=$abc$706167$n2962_1 I1=$abc$706167$n1820_1 I2=$abc$706167$n2958_1 I3=$abc$706167$n2960_1 O=$abc$706167$n2957_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$706167$n1810 I1=$abc$706167$n1771 I2=$abc$706167$n2959_1 I3=$false O=$abc$706167$n2958_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$706167$n2642 I1=RHD_init_inst.cnt_cmd_bit[2] I2=RHD_init_inst.cnt_cmd_bit[3] I3=RHD_init_inst.cnt_cmd_bit[1] O=$abc$706167$n2959_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n1826_1 I1=$abc$706167$n2961_1 I2=$false I3=$false O=$abc$706167$n2960_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n2642 I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[3] I3=RHD_init_inst.cnt_cmd_bit[2] O=$abc$706167$n2961_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=RHD_init_inst.cnt_cmd_bit[2] I2=RHD_init_inst.cnt_cmd_bit[3] I3=$abc$706167$n2642 O=$abc$706167$n2962_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011100011
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[2] I2=RHD_init_inst.cnt_cmd_bit[1] I3=$abc$706167$n2642 O=$abc$706167$n2963_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110011111111
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=$abc$706167$n1807 I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n1814_1 O=$abc$706167$n2968_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$706167$n1823_1 I1=$abc$706167$n2973_1 I2=$abc$706167$n2972_1 I3=$abc$706167$n1822_1 O=$abc$706167$n2971_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n2642 O=$abc$706167$n2972_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110011010101
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=RHD_init_inst.cnt_cmd_bit[2] I2=$abc$706167$n2642 I3=RHD_init_inst.cnt_cmd_bit[1] O=$abc$706167$n2973_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001010111100
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=RHD_init_inst.cnt_cmd_bit[3] I2=$abc$706167$n2642 I3=RHD_init_inst.cnt_cmd_bit[1] O=$abc$706167$n2975_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000010111010
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=$abc$706167$n2642 I2=RHD_init_inst.cnt_cmd_bit[1] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n2977_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001001000001100
.gate SB_LUT4 I0=$abc$706167$n2642 I1=$abc$706167$n1794 I2=$abc$706167$n1809_1 I3=$abc$706167$n1825_1 O=$abc$706167$n2978_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n1795 I2=$false I3=$false O=$abc$706167$n2981_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n2642 I1=RHD_init_inst.cnt_cmd_bit[1] I2=RHD_init_inst.cnt_cmd_bit[2] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n2982_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001101011
.gate SB_LUT4 I0=$abc$706167$n1798 I1=$abc$706167$n1365 I2=$abc$706167$n1926 I3=RHD_init_inst.rhd_mosi O=$abc$706167$n2983_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$706167$n1777 I1=$abc$706167$n2988_1 I2=$false I3=$false O=$abc$706167$n2987_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1289 I2=$false I3=$false O=$abc$706167$n2988_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n3001_1 I1=$abc$706167$n3002_1 I2=RHD_init_inst.cnt_cmd_bit[1] I3=$abc$706167$n2642 O=$abc$706167$n3000_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[12] I1=RHD_init_inst.CMD_C[8] I2=RHD_init_inst.cnt_cmd_bit[3] I3=RHD_init_inst.cnt_cmd_bit[2] O=$abc$706167$n3001_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[4] I1=RHD_init_inst.CMD_C[0] I2=RHD_init_inst.cnt_cmd_bit[2] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n3002_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$706167$n1004 I1=$abc$706167$n1275 I2=$abc$706167$n1803 I3=$false O=$abc$706167$n984
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$706167$n1922 I1=$abc$706167$n1790 I2=$abc$706167$n1468 I3=$abc$706167$n3005_1 O=$abc$706167$n989
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$706167$n3006_1 I1=$abc$706167$n1926 I2=RHD_init_inst.cnt_cmd_bit[0] I3=$false O=$abc$706167$n3005_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1468 I1=$abc$706167$n1365 I2=$abc$706167$n1798 I3=$false O=$abc$706167$n3006_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1004 I1=$abc$706167$n1802 I2=$false I3=$false O=$abc$706167$n991
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[3] I1=$abc$706167$n1529 I2=$abc$706167$n1923 I3=$abc$706167$n1790 O=$abc$706167$n994
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[2] I1=$abc$706167$n1528 I2=$abc$706167$n1923 I3=$abc$706167$n1790 O=$abc$706167$n997
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n1790 I1=RHD_init_inst.cnt_command[0] I2=$abc$706167$n1923 I3=RHD_init_inst.cnt_command[1] O=$abc$706167$n1000
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[0] I1=$abc$706167$n1526 I2=$abc$706167$n1923 I3=$abc$706167$n1790 O=$abc$706167$n1003
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[14] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[15] O=$abc$706167$n1007
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2981_1 I1=$abc$706167$n1822_1 I2=$abc$706167$n3014_1 I3=$abc$706167$n4280 O=$abc$706167$n3013_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n1764_1 I1=$abc$706167$n1768 I2=$false I3=$false O=$abc$706167$n3014_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$706167$n1822_1 I1=$abc$706167$n2981_1 I2=$abc$706167$n3014_1 I3=$abc$706167$n4280 O=$abc$706167$n3015_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[13] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[14] O=$abc$706167$n1010
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[12] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[13] O=$abc$706167$n1013
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[11] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[12] O=$abc$706167$n1016
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[10] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[11] O=$abc$706167$n1019
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[9] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[10] O=$abc$706167$n1022
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[8] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[9] O=$abc$706167$n1025
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[7] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[8] O=$abc$706167$n1028
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[6] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[7] O=$abc$706167$n1031
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[5] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[6] O=$abc$706167$n1034
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[4] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[5] O=$abc$706167$n1037
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[3] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[4] O=$abc$706167$n1040
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[2] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[3] O=$abc$706167$n1043
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[1] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[2] O=$abc$706167$n1046
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=RHD_init_inst.rhd_ack[0] I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[1] O=$abc$706167$n1049
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n3015_1 I1=rhd_miso I2=$abc$706167$n3013_1 I3=RHD_init_inst.rhd_ack[0] O=$abc$706167$n1052
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$706167$n2936_1 I1=$abc$706167$n4280 I2=$false I3=$false O=$abc$706167$n1054
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$706167$n1924 I1=$abc$706167$n1802 I2=$abc$706167$n3038_1 I3=$abc$706167$n3033_1 O=$abc$706167$n1065
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$706167$n3034_1 I1=$abc$706167$n1310 I2=$abc$706167$n3037_1 I3=$abc$706167$n3039_1 O=$abc$706167$n3033_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n3036_1 I1=$abc$706167$n2988_1 I2=$abc$706167$n3035_1 I3=RHD_init_inst.tmp_cs O=$abc$706167$n3034_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111000000
.gate SB_LUT4 I0=$abc$706167$n2987_1 I1=$abc$706167$n1275 I2=$false I3=$false O=$abc$706167$n3035_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1926 I1=$abc$706167$n1757 I2=$false I3=$false O=$abc$706167$n3036_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=RHD_init_inst.tmp_cs I1=$abc$706167$n3038_1 I2=$abc$706167$n1365 I3=$abc$706167$n1798 O=$abc$706167$n3037_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$706167$n1795 I1=RHD_init_inst.tmp_cs I2=$abc$706167$n1790 I3=$false O=$abc$706167$n3038_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=RHD_init_inst.tmp_cs I1=$abc$706167$n1764_1 I2=$abc$706167$n1768 I3=$abc$706167$n4280 O=$abc$706167$n3039_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$706167$n1275 I1=$abc$706167$n4280 I2=$abc$706167$n1802 I3=$abc$706167$n3041_1 O=$abc$706167$n1068
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$706167$n1757 I1=$abc$706167$n1004 I2=$false I3=$false O=$abc$706167$n3041_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=frame_cnt[0] I1=frame_en I2=$false I3=$false O=$abc$706167$n1073
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=frame_en I1=spi_f_cnt[0] I2=$false I3=$false O=$abc$706167$n1076
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3045_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1080
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=byte_cnt[3] I2=$abc$706167$n3046_1 I3=RHD_init_inst.rhd_data_en O=$abc$706167$n3045_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=byte_cnt[0] I1=$abc$706167$n3047_1 I2=$false I3=$false O=$abc$706167$n3046_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=byte_cnt[1] I1=$abc$706167$n1850 I2=$false I3=$false O=$abc$706167$n3047_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=byte_cnt[4] I1=byte_cnt[5] I2=byte_cnt[6] I3=byte_cnt[7] O=$abc$706167$n3048_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$706167$n3050_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1083
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=byte_cnt[3] I2=$abc$706167$n3051_1 I3=RHD_init_inst.rhd_data_en O=$abc$706167$n3050_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n3047_1 I1=byte_cnt[0] I2=$false I3=$false O=$abc$706167$n3051_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3053_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1086
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=byte_cnt[3] I2=$abc$706167$n3054_1 I3=RHD_init_inst.rhd_data_en O=$abc$706167$n3053_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=byte_cnt[0] I1=$abc$706167$n1849 I2=$false I3=$false O=$abc$706167$n3054_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n3056_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1089
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=byte_cnt[3] I2=$abc$706167$n1848 I3=RHD_init_inst.rhd_data_en O=$abc$706167$n3056_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n3058_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1092
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[3] I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=$abc$706167$n3046_1 O=$abc$706167$n3058_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3060_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1095
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[3] I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=$abc$706167$n3051_1 O=$abc$706167$n3060_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3062_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1098
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[3] I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=$abc$706167$n3054_1 O=$abc$706167$n3062_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3064_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1101
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[3] I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=$abc$706167$n1848 O=$abc$706167$n3064_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3066_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1104
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=RHD_init_inst.rhd_data_en I2=$abc$706167$n3046_1 I3=byte_cnt[3] O=$abc$706167$n3066_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3068_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1107
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=RHD_init_inst.rhd_data_en I2=$abc$706167$n3051_1 I3=byte_cnt[3] O=$abc$706167$n3068_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3070_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1110
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=RHD_init_inst.rhd_data_en I2=$abc$706167$n3054_1 I3=byte_cnt[3] O=$abc$706167$n3070_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3072_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1113
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[2] I1=RHD_init_inst.rhd_data_en I2=$abc$706167$n1848 I3=byte_cnt[3] O=$abc$706167$n3072_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$706167$n3074_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1116
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3046_1 I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=byte_cnt[3] O=$abc$706167$n3074_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n3076_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1119
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3051_1 I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=byte_cnt[3] O=$abc$706167$n3076_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n3078_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1122
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3054_1 I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=byte_cnt[3] O=$abc$706167$n3078_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n3080_1 I1=$abc$706167$n3048_1 I2=$false I3=$false O=$abc$706167$n1125
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1848 I1=RHD_init_inst.rhd_data_en I2=byte_cnt[2] I3=byte_cnt[3] O=$abc$706167$n3080_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$706167$n3045_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1128
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[5] I1=byte_cnt[6] I2=byte_cnt[7] I3=byte_cnt[4] O=$abc$706167$n3082_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n3050_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1131
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3053_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1134
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3056_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1137
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3058_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1140
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3060_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1143
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3062_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1146
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3064_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1149
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3066_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1152
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3068_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1155
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3070_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1158
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3072_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1161
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3074_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1164
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3076_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1167
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3078_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1170
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3080_1 I1=$abc$706167$n3082_1 I2=$false I3=$false O=$abc$706167$n1173
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3045_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1176
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=byte_cnt[4] I1=byte_cnt[6] I2=byte_cnt[7] I3=byte_cnt[5] O=$abc$706167$n3099_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$706167$n3050_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1179
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3053_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1182
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3056_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1185
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3058_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1188
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3060_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1191
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3062_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1194
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3064_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1197
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3066_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1200
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3068_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1203
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3070_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1206
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3072_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1208
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3074_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1212
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3076_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1215
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3078_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1218
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3080_1 I1=$abc$706167$n3099_1 I2=$false I3=$false O=$abc$706167$n1221
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3045_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1224
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3050_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1227
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3053_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1230
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3056_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1233
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3058_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1236
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3060_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1239
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3062_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1242
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3064_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1245
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3066_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1248
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3068_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1251
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3070_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1254
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3072_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1257
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3074_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1260
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3076_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1263
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3078_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1266
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3080_1 I1=$abc$706167$n1853 I2=$false I3=$false O=$abc$706167$n1269
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=RHD_init_inst.rhd_data_en I1=byte_cnt[0] I2=$false I3=$false O=$abc$706167$n1272
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1289 I1=$abc$706167$n1275 I2=$false I3=$false O=$abc$706167$n1276
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=RHD_init_inst.cnt_command_C[0] I2=$abc$706167$n1289 I3=$abc$706167$n1275 O=$abc$706167$n1287
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$706167$n2988_1 I1=$abc$706167$n1275 I2=$false I3=$false O=$abc$706167$n1294
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1835_1 I1=$abc$706167$n4090 I2=$false I3=$false O=$abc$706167$n1295
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[0] I1=$abc$706167$n1295 I2=$abc$706167$n1299 I3=$false O=$abc$706167$n1300
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1310 I1=RHD_init_inst.cnt_idle[0] I2=$false I3=$false O=$abc$706167$n1308
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n3139_1 I1=$abc$706167$n4099 I2=$abc$706167$n4084 I3=$abc$706167$n1275 O=$abc$706167$n1313
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[0] I1=$abc$706167$n1787 I2=RHD_init_inst.cnt_command_C[1] I3=$false O=$abc$706167$n3139_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=frame_en I1=spi.spi_en I2=$false I3=$false O=spi.spi_en
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=spi.spi_state[1] I1=spi.spi_state[0] I2=spi.spi_state[2] I3=spi.spi_en O=$abc$706167$n1317
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=spi.spi_state[1] I1=spi.spi_state[0] I2=$abc$706167$n1339 I3=$false O=$abc$706167$n1319
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=spi.spi_state[2] I1=spi.spi_en I2=$false I3=$false O=$abc$706167$n1339
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1339 I1=spi.spi_state[1] I2=$false I3=$false O=$abc$706167$n1321
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n2897_1 I1=$abc$706167$n1871 I2=spi.spi_en I3=$false O=$abc$706167$n1323
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$706167$n1878 I1=spi.spi_en I2=$false I3=$false O=$abc$706167$n1337
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=spi.spi_state[0] I1=spi.spi_state[1] I2=$abc$706167$n1339 I3=$false O=$abc$706167$n1343
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=spi.spi_state[0] I1=spi.spi_state[1] I2=$abc$706167$n1339 I3=$false O=$abc$706167$n1345
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=RHD_init_inst.tmp_cs I1=CLK_16mhz I2=$false I3=$false O=RHD_init_inst.rhd_sck
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1485 I2=$false I3=$false O=$abc$706167$n1486
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[2] I1=$abc$706167$n1766 I2=RHD_init_inst.cnt_ack_bit[0] I3=RHD_init_inst.cnt_ack_bit[1] O=$abc$706167$n1489
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1491 I2=$false I3=$false O=$abc$706167$n1492
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1494 I2=$false I3=$false O=$abc$706167$n1495
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1497 I2=$false I3=$false O=$abc$706167$n1498
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1500 I2=$false I3=$false O=$abc$706167$n1501
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1503 I2=$false I3=$false O=$abc$706167$n1504
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1768 I1=$abc$706167$n1506 I2=$false I3=$false O=$abc$706167$n1507
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1612 I2=$false I3=$false O=$abc$706167$n1613
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=RHD_init_inst.cnt_cmd_bit_C[1] I2=RHD_init_inst.cnt_cmd_bit_C[0] I3=$false O=$abc$706167$n1616
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1618 I2=$false I3=$false O=$abc$706167$n1619
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1621 I2=$false I3=$false O=$abc$706167$n1622
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1624 I2=$false I3=$false O=$abc$706167$n1625
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1627 I2=$false I3=$false O=$abc$706167$n1628
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1630 I2=$false I3=$false O=$abc$706167$n1631
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1633 I2=$false I3=$false O=$abc$706167$n1634
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1636 I2=$false I3=$false O=$abc$706167$n1637
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1639 I2=$false I3=$false O=$abc$706167$n1640
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1642 I2=$false I3=$false O=$abc$706167$n1643
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1645 I2=$false I3=$false O=$abc$706167$n1646
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1648 I2=$false I3=$false O=$abc$706167$n1649
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1651 I2=$false I3=$false O=$abc$706167$n1652
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1654 I2=$false I3=$false O=$abc$706167$n1655
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n1784 I1=$abc$706167$n1657 I2=$false I3=$false O=$abc$706167$n1658
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$706167$n2895_1 I1=$abc$706167$n1871 I2=spi.data3 I3=$false O=$abc$706167$n4246
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n2895_1 I1=$abc$706167$n1871 I2=spi.data2 I3=$false O=$abc$706167$n4247
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$706167$n2895_1 I1=$abc$706167$n1871 I2=spi.data1 I3=$false O=$abc$706167$n4248
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=spi.tx_cnt[0] I1=spi.sclk I2=spi.tx_cnt[1] I3=$abc$706167$n1871 O=$abc$706167$n4250
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=spi.tx_cnt[2] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1714 O=$abc$706167$n4251
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[3] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1715 O=$abc$706167$n4252
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[4] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1716 O=$abc$706167$n4253
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1717 I1=$abc$706167$n2895_1 I2=$abc$706167$n3182_1 I3=$false O=$abc$706167$n4254
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=spi.sclk I2=$abc$706167$n1871 I3=$false O=$abc$706167$n3182_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=spi.tx_cnt[6] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1718 O=$abc$706167$n4255
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[7] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1719 O=$abc$706167$n4256
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[8] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1720 O=$abc$706167$n4257
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[9] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1721 O=$abc$706167$n4258
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n1722 I1=$abc$706167$n2895_1 I2=$abc$706167$n3188_1 I3=$false O=$abc$706167$n4259
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=spi.tx_cnt[10] I1=spi.sclk I2=$abc$706167$n1871 I3=$false O=$abc$706167$n3188_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=spi.tx_cnt[11] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1723 O=$abc$706167$n4260
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[12] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1724 O=$abc$706167$n4261
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[13] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1725 O=$abc$706167$n4262
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[14] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1726 O=$abc$706167$n4263
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=spi.tx_cnt[15] I1=$abc$706167$n4249 I2=$abc$706167$n2899_1 I3=$abc$706167$n1727 O=$abc$706167$n4264
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n4 I1=$false I2=$false I3=$false O=rhd_cs
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.rhd_data_en I1=$false I2=$false I3=$false O=$abc$706167$n9
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[3] I1=$false I2=$false I3=$false O=$abc$706167$n26
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[2] I1=$false I2=$false I3=$false O=$abc$706167$n27
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[0] I1=$false I2=$false I3=$false O=$abc$706167$n30
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[3] I1=$false I2=$false I3=$false O=$abc$706167$n54
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[0] I1=$false I2=$false I3=$false O=$abc$706167$n58
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[15] I1=$false I2=$false I3=$false O=$abc$706167$n135
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[14] I1=$false I2=$false I3=$false O=$abc$706167$n136
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[13] I1=$false I2=$false I3=$false O=$abc$706167$n138
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[12] I1=$false I2=$false I3=$false O=$abc$706167$n139
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[11] I1=$false I2=$false I3=$false O=$abc$706167$n141
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[10] I1=$false I2=$false I3=$false O=$abc$706167$n142
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[9] I1=$false I2=$false I3=$false O=$abc$706167$n144
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[8] I1=$false I2=$false I3=$false O=$abc$706167$n145
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[6] I1=$false I2=$false I3=$false O=$abc$706167$n148
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[4] I1=$false I2=$false I3=$false O=$abc$706167$n151
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[3] I1=$false I2=$false I3=$false O=$abc$706167$n153
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[2] I1=$false I2=$false I3=$false O=$abc$706167$n154
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[1] I1=$false I2=$false I3=$false O=$abc$706167$n156
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[0] I1=$false I2=$false I3=$false O=$abc$706167$n157
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[15] I1=$false I2=$false I3=$false O=$abc$706167$n166
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[14] I1=$false I2=$false I3=$false O=$abc$706167$n167
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[13] I1=$false I2=$false I3=$false O=$abc$706167$n169
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[12] I1=$false I2=$false I3=$false O=$abc$706167$n170
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[11] I1=$false I2=$false I3=$false O=$abc$706167$n172
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[10] I1=$false I2=$false I3=$false O=$abc$706167$n173
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[7] I1=$false I2=$false I3=$false O=$abc$706167$n178
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[6] I1=$false I2=$false I3=$false O=$abc$706167$n179
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[4] I1=$false I2=$false I3=$false O=$abc$706167$n182
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[3] I1=$false I2=$false I3=$false O=$abc$706167$n184
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[2] I1=$false I2=$false I3=$false O=$abc$706167$n185
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[1] I1=$false I2=$false I3=$false O=$abc$706167$n187
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[0] I1=$false I2=$false I3=$false O=$abc$706167$n188
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[0] I1=$false I2=$false I3=$false O=$abc$706167$n200
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[3] I1=$false I2=$false I3=$false O=$abc$706167$n206
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[0] I1=$false I2=$false I3=$false O=$abc$706167$n210
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[4] I1=$false I2=$false I3=$false O=$abc$706167$n218
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[3] I1=$false I2=$false I3=$false O=$abc$706167$n220
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[2] I1=$false I2=$false I3=$false O=$abc$706167$n221
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[15] I1=$false I2=$false I3=$false O=$abc$706167$n226
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[14] I1=$false I2=$false I3=$false O=$abc$706167$n227
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[13] I1=$false I2=$false I3=$false O=$abc$706167$n229
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[12] I1=$false I2=$false I3=$false O=$abc$706167$n230
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[10] I1=$false I2=$false I3=$false O=$abc$706167$n233
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[6] I1=$false I2=$false I3=$false O=$abc$706167$n239
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[2] I1=$false I2=$false I3=$false O=$abc$706167$n245
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[1] I1=$false I2=$false I3=$false O=$abc$706167$n247
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[0] I1=$false I2=$false I3=$false O=$abc$706167$n248
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[3] I1=$false I2=$false I3=$false O=$abc$706167$n257
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[0] I1=$false I2=$false I3=$false O=$abc$706167$n261
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[7] I1=$false I2=$false I3=$false O=$abc$706167$n266
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[4] I1=$false I2=$false I3=$false O=$abc$706167$n270
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[3] I1=$false I2=$false I3=$false O=$abc$706167$n272
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[1] I1=$false I2=$false I3=$false O=$abc$706167$n275
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[0] I1=$false I2=$false I3=$false O=$abc$706167$n276
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[15] I1=$false I2=$false I3=$false O=$abc$706167$n281
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[14] I1=$false I2=$false I3=$false O=$abc$706167$n282
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[13] I1=$false I2=$false I3=$false O=$abc$706167$n284
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[12] I1=$false I2=$false I3=$false O=$abc$706167$n285
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[11] I1=$false I2=$false I3=$false O=$abc$706167$n287
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[10] I1=$false I2=$false I3=$false O=$abc$706167$n288
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[9] I1=$false I2=$false I3=$false O=$abc$706167$n290
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[8] I1=$false I2=$false I3=$false O=$abc$706167$n291
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[7] I1=$false I2=$false I3=$false O=$abc$706167$n293
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[6] I1=$false I2=$false I3=$false O=$abc$706167$n294
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[5] I1=$false I2=$false I3=$false O=$abc$706167$n296
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[2] I1=$false I2=$false I3=$false O=$abc$706167$n299
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[1] I1=$false I2=$false I3=$false O=$abc$706167$n301
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[7] I1=$false I2=$false I3=$false O=$abc$706167$n310
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[6] I1=$false I2=$false I3=$false O=$abc$706167$n311
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[5] I1=$false I2=$false I3=$false O=$abc$706167$n313
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[2] I1=$false I2=$false I3=$false O=$abc$706167$n316
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[1] I1=$false I2=$false I3=$false O=$abc$706167$n318
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[7] I1=$false I2=$false I3=$false O=$abc$706167$n321
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[6] I1=$false I2=$false I3=$false O=$abc$706167$n322
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[5] I1=$false I2=$false I3=$false O=$abc$706167$n324
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[2] I1=$false I2=$false I3=$false O=$abc$706167$n327
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=$false I2=$false I3=$false O=$abc$706167$n329
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$706167$n1360 I1=$false I2=$false I3=$false O=LED
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[1] I1=$false I2=$false I3=$false O=$0\frame_cnt[31:0][1]
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi_f_cnt[1] I1=$false I2=$false I3=$false O=$0\spi_f_cnt[7:0][1]
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=byte_cnt[1] I1=$false I2=$false I3=$false O=$abc$706167$n4059
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command[1] I1=$false I2=$false I3=$false O=$abc$706167$n4061
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[1] I1=$false I2=$false I3=$false O=$abc$706167$n4068
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$false I2=$false I3=$false O=$abc$706167$n4071
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[6] I1=$false I2=$false I3=$false O=$abc$706167$n4072
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_pll_inst.clk_div_inst.clk_div2_r I1=$false I2=$false I3=$false O=$abc$706167$n4102
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[5] I1=$false I2=$false I3=$false O=$abc$706167$n4104
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.en_tick[7] I1=$false I2=$false I3=$false O=$abc$706167$n4105
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[2] I1=$false I2=$false I3=$false O=$abc$706167$n4107
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[5] I1=$false I2=$false I3=$false O=$abc$706167$n4110
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[8] I1=$false I2=$false I3=$false O=$abc$706167$n4111
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.csoff_tick[9] I1=$false I2=$false I3=$false O=$abc$706167$n4112
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[3] I1=$false I2=$false I3=$false O=$abc$706167$n4117
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[4] I1=$false I2=$false I3=$false O=$abc$706167$n4119
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[5] I1=$false I2=$false I3=$false O=$abc$706167$n4121
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[7] I1=$false I2=$false I3=$false O=$abc$706167$n4124
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[8] I1=$false I2=$false I3=$false O=$abc$706167$n4126
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[9] I1=$false I2=$false I3=$false O=$abc$706167$n4128
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_wait[11] I1=$false I2=$false I3=$false O=$abc$706167$n4131
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_ack_bit[4] I1=$false I2=$false I3=$false O=$abc$706167$n4136
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[4] I1=$false I2=$false I3=$false O=$abc$706167$n4140
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[0] I1=$false I2=$false I3=$false O=$abc$706167$n4141
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[7] I1=$false I2=$false I3=$false O=$abc$706167$n4142
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[10] I1=$false I2=$false I3=$false O=$abc$706167$n4143
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[5] I1=$false I2=$false I3=$false O=$abc$706167$n4145
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_idle[6] I1=$false I2=$false I3=$false O=$abc$706167$n4147
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit_C[4] I1=$false I2=$false I3=$false O=$abc$706167$n4150
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[0] I1=$false I2=$false I3=$false O=$abc$706167$n4154
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[3] I1=$false I2=$false I3=$false O=$abc$706167$n4156
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[6] I1=$false I2=$false I3=$false O=$abc$706167$n4158
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[7] I1=$false I2=$false I3=$false O=$abc$706167$n4160
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[9] I1=$false I2=$false I3=$false O=$abc$706167$n4162
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[10] I1=$false I2=$false I3=$false O=$abc$706167$n4164
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[12] I1=$false I2=$false I3=$false O=$abc$706167$n4166
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[15] I1=$false I2=$false I3=$false O=$abc$706167$n4168
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[17] I1=$false I2=$false I3=$false O=$abc$706167$n4170
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[18] I1=$false I2=$false I3=$false O=$abc$706167$n4172
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[25] I1=$false I2=$false I3=$false O=$abc$706167$n4174
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[27] I1=$false I2=$false I3=$false O=$abc$706167$n4176
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[29] I1=$false I2=$false I3=$false O=$abc$706167$n4178
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[2] I1=$false I2=$false I3=$false O=$abc$706167$n4180
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[4] I1=$false I2=$false I3=$false O=$abc$706167$n4182
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[5] I1=$false I2=$false I3=$false O=$abc$706167$n4184
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[8] I1=$false I2=$false I3=$false O=$abc$706167$n4186
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[11] I1=$false I2=$false I3=$false O=$abc$706167$n4188
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[13] I1=$false I2=$false I3=$false O=$abc$706167$n4190
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[14] I1=$false I2=$false I3=$false O=$abc$706167$n4192
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[16] I1=$false I2=$false I3=$false O=$abc$706167$n4194
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[19] I1=$false I2=$false I3=$false O=$abc$706167$n4196
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[20] I1=$false I2=$false I3=$false O=$abc$706167$n4198
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[21] I1=$false I2=$false I3=$false O=$abc$706167$n4200
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[22] I1=$false I2=$false I3=$false O=$abc$706167$n4202
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[23] I1=$false I2=$false I3=$false O=$abc$706167$n4204
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[24] I1=$false I2=$false I3=$false O=$abc$706167$n4206
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[26] I1=$false I2=$false I3=$false O=$abc$706167$n4208
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[28] I1=$false I2=$false I3=$false O=$abc$706167$n4210
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[30] I1=$false I2=$false I3=$false O=$abc$706167$n4212
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=frame_cnt[31] I1=$false I2=$false I3=$false O=$abc$706167$n4214
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RHD_init_inst.cnt_command_C[5] I1=$false I2=$false I3=$false O=$abc$706167$n4229
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[8] I1=$false I2=$false I3=$false O=$abc$706167$n4230
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=spi.tx_cnt[9] I1=$false I2=$false I3=$false O=$abc$706167$n4231
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$706167$n1813_1 I1=$abc$706167$n1844 I2=$abc$706167$n1860 I3=$abc$706167$n1790 O=$abc$706167$n3338_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n1822_1 I1=$abc$706167$n1861 I2=$abc$706167$n1857 I3=$abc$706167$n1832_1 O=$abc$706167$n3339_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n1818_1 I1=$abc$706167$n3338_1 I2=$abc$706167$n3339_1 I3=$false O=$abc$706167$n629
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$706167$n2182 I1=$abc$706167$n2185 I2=$abc$706167$n2174 I3=spi.tx_cnt[6] O=$abc$706167$n3341_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n3341_1 I2=spi.tx_cnt[4] I3=$abc$706167$n2160 O=$abc$706167$n3342_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$706167$n2188 I1=$abc$706167$n2303 I2=$abc$706167$n3347_1 I3=$abc$706167$n3540_1 O=$abc$706167$n3344_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$706167$n1960 I1=$abc$706167$n1963 I2=spi.tx_cnt[6] I3=$abc$706167$n1951 O=$abc$706167$n3345_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n3345_1 I2=$abc$706167$n1966 I3=$abc$706167$n3351_1 O=$abc$706167$n3346_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$706167$n3346_1 I1=spi.tx_cnt[2] I2=$abc$706167$n3359_1 I3=spi.tx_cnt[3] O=$abc$706167$n3347_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=spi.tx_buf[275] I1=spi.tx_buf[787] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3348_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[531] I1=$abc$706167$n2005 I2=$abc$706167$n1873 I3=$abc$706167$n3348_1 O=$abc$706167$n3349_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110100001100
.gate SB_LUT4 I0=$abc$706167$n1981 I1=$abc$706167$n3543_1 I2=spi.tx_cnt[5] I3=$abc$706167$n3355_1 O=$abc$706167$n3351_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$706167$n2000 I1=$abc$706167$n1997 I2=$abc$706167$n1873 I3=$abc$706167$n2001 O=$abc$706167$n3352_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[851] I1=spi.tx_buf[979] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3353_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[595] I1=spi.tx_buf[723] I2=$abc$706167$n1873 I3=$abc$706167$n3353_1 O=$abc$706167$n3354_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2741 I1=$abc$706167$n3354_1 I2=$abc$706167$n3352_1 I3=spi.tx_cnt[4] O=$abc$706167$n3355_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$706167$n2028 I1=$abc$706167$n2029 I2=$abc$706167$n2033 I3=$abc$706167$n3926 O=$abc$706167$n3356_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$706167$n2030 I1=spi.tx_cnt[6] I2=$abc$706167$n3926 I3=$abc$706167$n3356_1 O=$abc$706167$n3357_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111111100
.gate SB_LUT4 I0=$abc$706167$n2034 I1=$abc$706167$n3357_1 I2=$abc$706167$n2012 I3=spi.tx_cnt[4] O=$abc$706167$n3358_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$706167$n3364_1 I1=$abc$706167$n3358_1 I2=spi.tx_cnt[2] I3=$abc$706167$n1955 O=$abc$706167$n3359_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$706167$n2043 I1=$abc$706167$n2047 I2=$abc$706167$n1873 I3=spi.tx_cnt[6] O=$abc$706167$n3360_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[839] I1=spi.tx_buf[967] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3361_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[71] I1=spi.tx_buf[199] I2=$abc$706167$n1873 I3=$abc$706167$n3361_1 O=$abc$706167$n3362_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n3360_1 I1=$abc$706167$n1873 I2=$abc$706167$n2741 I3=$abc$706167$n3362_1 O=$abc$706167$n3363_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011101010101
.gate SB_LUT4 I0=$abc$706167$n2055 I1=$abc$706167$n2061 I2=$abc$706167$n3363_1 I3=$abc$706167$n3367_1 O=$abc$706167$n3364_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=spi.tx_buf[615] I1=spi.tx_buf[743] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3365_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[103] I1=spi.tx_buf[231] I2=$abc$706167$n2741 I3=$abc$706167$n3365_1 O=$abc$706167$n3366_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n3366_1 I2=$abc$706167$n2052 I3=spi.tx_cnt[4] O=$abc$706167$n3367_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$706167$n2102 I1=$abc$706167$n2103 I2=$abc$706167$n2110 I3=$abc$706167$n1873 O=$abc$706167$n3368_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n2105 I1=$abc$706167$n2106 I2=$abc$706167$n2109 I3=$abc$706167$n1873 O=$abc$706167$n3369_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n3369_1 I2=$abc$706167$n3368_1 I3=$abc$706167$n1955 O=$abc$706167$n3370_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100011111
.gate SB_LUT4 I0=$abc$706167$n2117 I1=$abc$706167$n2118 I2=$abc$706167$n2125 I3=$abc$706167$n1873 O=$abc$706167$n3374_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n2120 I1=$abc$706167$n2121 I2=$abc$706167$n2124 I3=$abc$706167$n1873 O=$abc$706167$n3375_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n3375_1 I2=$abc$706167$n3374_1 I3=$abc$706167$n1955 O=$abc$706167$n3376_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100011111
.gate SB_LUT4 I0=$abc$706167$n2157 I1=$abc$706167$n2156 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3378_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$706167$n2154 I1=$abc$706167$n2153 I2=$abc$706167$n1873 I3=$abc$706167$n3378_1 O=$abc$706167$n3379_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2144 I1=$abc$706167$n3379_1 I2=spi.tx_cnt[5] I3=spi.tx_cnt[6] O=$abc$706167$n3380_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$706167$n2130 I1=$abc$706167$n3380_1 I2=spi.tx_cnt[4] I3=$abc$706167$n2158 O=$abc$706167$n3381_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=spi.tx_buf[635] I1=spi.tx_buf[763] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3382_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[123] I1=spi.tx_buf[251] I2=$abc$706167$n2741 I3=$abc$706167$n3382_1 O=$abc$706167$n3383_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[389] I1=spi.tx_buf[901] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3384_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[133] I1=spi.tx_buf[645] I2=$abc$706167$n1873 I3=$abc$706167$n3384_1 O=$abc$706167$n3385_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2195 I1=$abc$706167$n2197 I2=$abc$706167$n3385_1 I3=$abc$706167$n3926 O=$abc$706167$n3386_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[405] I1=spi.tx_buf[917] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3387_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[149] I1=spi.tx_buf[661] I2=$abc$706167$n1873 I3=$abc$706167$n3387_1 O=$abc$706167$n3388_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2202 I1=$abc$706167$n2204 I2=$abc$706167$n3388_1 I3=$abc$706167$n3926 O=$abc$706167$n3389_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$706167$n2294 I1=$abc$706167$n2295 I2=$abc$706167$n2292 I3=$abc$706167$n1955 O=$abc$706167$n3390_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n2291 I1=$abc$706167$n1955 I2=$abc$706167$n1873 I3=$abc$706167$n3390_1 O=$abc$706167$n3391_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$706167$n3397_1 I1=$abc$706167$n3391_1 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n3392_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$706167$n2274 I1=$abc$706167$n3392_1 I2=$abc$706167$n2246 I3=spi.tx_cnt[2] O=$abc$706167$n3393_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=spi.tx_buf[321] I1=spi.tx_buf[833] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3394_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[65] I1=spi.tx_buf[577] I2=$abc$706167$n1873 I3=$abc$706167$n3394_1 O=$abc$706167$n3395_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2301 I1=$abc$706167$n2302 I2=$abc$706167$n2299 I3=$abc$706167$n1955 O=$abc$706167$n3396_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n2298 I1=$abc$706167$n1955 I2=$abc$706167$n1873 I3=$abc$706167$n3396_1 O=$abc$706167$n3397_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=spi.tx_buf[605] I1=spi.tx_buf[733] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3398_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[93] I1=spi.tx_buf[221] I2=$abc$706167$n2741 I3=$abc$706167$n3398_1 O=$abc$706167$n3399_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2355 I1=$abc$706167$n3546_1 I2=spi.tx_cnt[4] I3=$abc$706167$n1955 O=$abc$706167$n3401_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$706167$n2400 I1=$abc$706167$n2401 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3402_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$706167$n2403 I1=$abc$706167$n2404 I2=$abc$706167$n1873 I3=$abc$706167$n3402_1 O=$abc$706167$n3403_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n3403_1 I1=spi.tx_cnt[6] I2=$abc$706167$n2391 I3=spi.tx_cnt[5] O=$abc$706167$n3404_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$706167$n2405 I1=$abc$706167$n3404_1 I2=$abc$706167$n2362 I3=spi.tx_cnt[2] O=$abc$706167$n3405_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$706167$n3434_1 I1=$abc$706167$n3436_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n3406_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101000000111111
.gate SB_LUT4 I0=$abc$706167$n2505 I1=$abc$706167$n2506 I2=$abc$706167$n2509 I3=$abc$706167$n1873 O=$abc$706167$n3407_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$706167$n2508 I1=$abc$706167$n3406_1 I2=$abc$706167$n3407_1 I3=$abc$706167$n1955 O=$abc$706167$n3408_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110001110000
.gate SB_LUT4 I0=$abc$706167$n2432 I1=$abc$706167$n2431 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3411_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$706167$n2435 I1=$abc$706167$n2434 I2=$abc$706167$n1873 I3=$abc$706167$n3411_1 O=$abc$706167$n3412_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n3412_1 I2=$abc$706167$n2422 I3=spi.tx_cnt[5] O=$abc$706167$n3413_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$706167$n3413_1 I1=$abc$706167$n3550_1 I2=$abc$706167$n3422_1 I3=spi.tx_cnt[3] O=$abc$706167$n3414_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=spi.tx_buf[634] I1=spi.tx_buf[762] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3415_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[122] I1=spi.tx_buf[250] I2=$abc$706167$n2741 I3=$abc$706167$n3415_1 O=$abc$706167$n3416_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi.tx_buf[394] I1=spi.tx_buf[906] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3419_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[138] I1=spi.tx_buf[650] I2=$abc$706167$n1873 I3=$abc$706167$n3419_1 O=$abc$706167$n3420_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2459 I1=$abc$706167$n3553_1 I2=spi.tx_cnt[5] I3=$abc$706167$n3425_1 O=$abc$706167$n3422_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=spi.tx_buf[586] I1=spi.tx_buf[714] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3423_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[74] I1=spi.tx_buf[202] I2=$abc$706167$n2741 I3=$abc$706167$n3423_1 O=$abc$706167$n3424_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n1873 I1=$abc$706167$n3424_1 I2=$abc$706167$n2476 I3=spi.tx_cnt[4] O=$abc$706167$n3425_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=spi.tx_buf[850] I1=spi.tx_buf[978] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3426_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[338] I1=spi.tx_buf[466] I2=$abc$706167$n2741 I3=$abc$706167$n3426_1 O=$abc$706167$n3427_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi.tx_buf[274] I1=spi.tx_buf[786] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3430_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[530] I1=$abc$706167$n2490 I2=$abc$706167$n1873 I3=$abc$706167$n3430_1 O=$abc$706167$n3431_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110100001100
.gate SB_LUT4 I0=spi.tx_buf[818] I1=spi.tx_buf[946] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3433_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[306] I1=spi.tx_buf[434] I2=$abc$706167$n2741 I3=$abc$706167$n3433_1 O=$abc$706167$n3434_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi.tx_buf[562] I1=spi.tx_buf[690] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3435_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[50] I1=spi.tx_buf[178] I2=$abc$706167$n2741 I3=$abc$706167$n3435_1 O=$abc$706167$n3436_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2518 I1=$abc$706167$n2519 I2=$abc$706167$n3926 I3=$abc$706167$n2513 O=$abc$706167$n3438_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$706167$n3438_1 I1=$abc$706167$n2520 I2=spi.tx_cnt[6] I3=$false O=$abc$706167$n3439_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[578] I1=spi.tx_buf[706] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3441_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[66] I1=spi.tx_buf[194] I2=$abc$706167$n2741 I3=$abc$706167$n3441_1 O=$abc$706167$n3442_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2576 I1=$abc$706167$n2577 I2=$abc$706167$n2579 I3=$abc$706167$n3926 O=$abc$706167$n3443_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$706167$n2573 I1=$abc$706167$n1955 I2=$abc$706167$n3926 I3=$abc$706167$n3443_1 O=$abc$706167$n3444_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111110011
.gate SB_LUT4 I0=$abc$706167$n3564_1 I1=$abc$706167$n3450_1 I2=spi.tx_cnt[5] I3=spi.tx_cnt[3] O=$abc$706167$n3446_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=spi.tx_buf[630] I1=spi.tx_buf[758] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3447_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[118] I1=spi.tx_buf[246] I2=$abc$706167$n2741 I3=$abc$706167$n3447_1 O=$abc$706167$n3448_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3453_1 I1=$abc$706167$n2564 I2=$abc$706167$n3567_1 I3=$abc$706167$n2550 O=$abc$706167$n3450_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=spi.tx_buf[870] I1=spi.tx_buf[998] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3451_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[358] I1=spi.tx_buf[486] I2=$abc$706167$n2741 I3=$abc$706167$n3451_1 O=$abc$706167$n3452_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3452_1 I1=spi.tx_cnt[6] I2=$abc$706167$n2561 I3=$abc$706167$n1873 O=$abc$706167$n3453_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=spi.tx_buf[6] I1=spi.tx_buf[1030] I2=$abc$706167$n2645 I3=$false O=$abc$706167$n3454_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[262] I1=spi.tx_buf[774] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3455_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=$abc$706167$n3454_1 I1=spi.tx_buf[518] I2=$abc$706167$n1873 I3=$abc$706167$n3455_1 O=$abc$706167$n3456_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[830] I1=spi.tx_buf[958] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3458_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[318] I1=spi.tx_buf[446] I2=$abc$706167$n2741 I3=$abc$706167$n3458_1 O=$abc$706167$n3459_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[894] I1=spi.tx_buf[1022] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3460_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[382] I1=spi.tx_buf[510] I2=$abc$706167$n2741 I3=$abc$706167$n3460_1 O=$abc$706167$n3461_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2684_1 I1=$abc$706167$n2683_1 I2=spi.tx_cnt[6] I3=$abc$706167$n2741 O=$abc$706167$n3462_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$706167$n3470_1 I1=$abc$706167$n3462_1 I2=$abc$706167$n1873 I3=spi.tx_cnt[6] O=$abc$706167$n3463_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000001100
.gate SB_LUT4 I0=$abc$706167$n2679 I1=$abc$706167$n2680_1 I2=$abc$706167$n2678_1 I3=$abc$706167$n1873 O=$abc$706167$n3464_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$706167$n3464_1 I1=$abc$706167$n2677_1 I2=spi.tx_cnt[6] I3=$abc$706167$n3463_1 O=$abc$706167$n3465_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3465_1 I1=spi.tx_cnt[4] I2=$abc$706167$n2661 I3=spi.tx_cnt[5] O=$abc$706167$n3466_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=spi.tx_buf[612] I1=spi.tx_buf[740] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3467_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[100] I1=spi.tx_buf[228] I2=$abc$706167$n2741 I3=$abc$706167$n3467_1 O=$abc$706167$n3468_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[564] I1=spi.tx_buf[692] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3469_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[52] I1=spi.tx_buf[180] I2=$abc$706167$n2741 I3=$abc$706167$n3469_1 O=$abc$706167$n3470_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[852] I1=spi.tx_buf[980] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3471_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$706167$n3478_1 I1=$abc$706167$n3571_1 I2=spi.tx_cnt[4] I3=$abc$706167$n1955 O=$abc$706167$n3474_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$706167$n3578_1 I1=$abc$706167$n3474_1 I2=spi.tx_cnt[3] I3=$false O=$abc$706167$n3475_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=spi.tx_buf[404] I1=spi.tx_buf[916] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3476_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[148] I1=spi.tx_buf[660] I2=$abc$706167$n1873 I3=$abc$706167$n3476_1 O=$abc$706167$n3477_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2694 I1=$abc$706167$n2696_1 I2=$abc$706167$n3477_1 I3=$abc$706167$n3926 O=$abc$706167$n3478_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=spi.tx_buf[132] I1=spi.tx_buf[644] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n3479_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[516] I1=$abc$706167$n3479_1 I2=$abc$706167$n2711_1 I3=$abc$706167$n3926 O=$abc$706167$n3480_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110000001011
.gate SB_LUT4 I0=spi.tx_buf[580] I1=spi.tx_buf[708] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3484_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[68] I1=spi.tx_buf[196] I2=$abc$706167$n2741 I3=$abc$706167$n3484_1 O=$abc$706167$n3485_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi.tx_buf[332] I1=spi.tx_buf[460] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3488_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[76] I1=spi.tx_buf[204] I2=$abc$706167$n1873 I3=$abc$706167$n3488_1 O=$abc$706167$n3489_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2763_1 I1=spi.tx_cnt[4] I2=$abc$706167$n3581_1 I3=spi.tx_cnt[5] O=$abc$706167$n3491_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$706167$n2820_1 I1=$abc$706167$n2821_1 I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3492_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$706167$n2817_1 I1=$abc$706167$n2818_1 I2=$abc$706167$n1873 I3=$abc$706167$n3492_1 O=$abc$706167$n3493_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n1955 I1=$abc$706167$n3493_1 I2=$abc$706167$n2808_1 I3=spi.tx_cnt[5] O=$abc$706167$n3494_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$706167$n2822_1 I1=$abc$706167$n3494_1 I2=$abc$706167$n2779_1 I3=$abc$706167$n2158 O=$abc$706167$n3495_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=spi.tx_buf[400] I1=spi.tx_buf[912] I2=$abc$706167$n3926 I3=$abc$706167$n2741 O=$abc$706167$n3496_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$706167$n2853_1 I1=spi.tx_buf[528] I2=$abc$706167$n3926 I3=$abc$706167$n3496_1 O=$abc$706167$n3497_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n2857_1 I1=$abc$706167$n3497_1 I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3498_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011110011
.gate SB_LUT4 I0=$abc$706167$n2854_1 I1=$abc$706167$n1955 I2=$abc$706167$n3926 I3=$abc$706167$n3498_1 O=$abc$706167$n3499_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111110011
.gate SB_LUT4 I0=$abc$706167$n3499_1 I1=$abc$706167$n2858_1 I2=$abc$706167$n2837_1 I3=spi.tx_cnt[4] O=$abc$706167$n3500_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=spi.tx_buf[304] I1=spi.tx_buf[432] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3501_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[48] I1=spi.tx_buf[176] I2=$abc$706167$n1873 I3=$abc$706167$n3501_1 O=$abc$706167$n3502_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=spi.tx_buf[864] I1=spi.tx_buf[992] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3503_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[352] I1=spi.tx_buf[480] I2=$abc$706167$n2741 I3=$abc$706167$n3503_1 O=$abc$706167$n3504_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[800] I1=spi.tx_buf[928] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3505_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[288] I1=spi.tx_buf[416] I2=$abc$706167$n2741 I3=$abc$706167$n3505_1 O=$abc$706167$n3506_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=spi.tx_buf[576] I1=spi.tx_buf[704] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3507_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=spi.tx_buf[64] I1=spi.tx_buf[192] I2=$abc$706167$n2741 I3=$abc$706167$n3507_1 O=$abc$706167$n3508_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n2880_1 I1=$abc$706167$n2891_1 I2=$abc$706167$n3584_1 I3=spi.tx_cnt[5] O=$abc$706167$n3510_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=spi_f_cnt[1] I1=spi.prev_frame_id[1] I2=spi.prev_frame_id[5] I3=spi_f_cnt[5] O=$abc$706167$n3511_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=spi.prev_frame_id[6] I1=spi_f_cnt[6] I2=spi.prev_frame_id[7] I3=spi_f_cnt[7] O=$abc$706167$n3512_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$706167$n3512_1 I1=$abc$706167$n3511_1 I2=$abc$706167$n2919_1 I3=$abc$706167$n1878 O=$abc$706167$n861
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$706167$n2982_1 I1=$abc$706167$n1803 I2=$abc$706167$n1923 I3=$abc$706167$n2981_1 O=$abc$706167$n3514_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=RHD_init_inst.rhd_mosi I1=$abc$706167$n3514_1 I2=$abc$706167$n3532_1 I3=$abc$706167$n2981_1 O=$abc$706167$n3515_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000111
.gate SB_LUT4 I0=$abc$706167$n3520_1 I1=$abc$706167$n3515_1 I2=$abc$706167$n2983_1 I3=$false O=$abc$706167$n971
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$706167$n2975_1 I1=$abc$706167$n1810 I2=$abc$706167$n1806 I3=$abc$706167$n2977_1 O=$abc$706167$n3517_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$706167$n2956_1 I1=$abc$706167$n2978_1 I2=$abc$706167$n1760 I3=$abc$706167$n3517_1 O=$abc$706167$n3518_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$706167$n3518_1 I1=$abc$706167$n2971_1 I2=$false I3=$false O=$abc$706167$n3519_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$706167$n1790 I1=$abc$706167$n3525_1 I2=$abc$706167$n3519_1 I3=$abc$706167$n1789 O=$abc$706167$n3520_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=RHD_init_inst.cnt_cmd_bit[2] I2=$abc$706167$n2642 I3=$abc$706167$n1808_1 O=$abc$706167$n3521_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001010000000000
.gate SB_LUT4 I0=$abc$706167$n2968_1 I1=$abc$706167$n3521_1 I2=RHD_init_inst.cnt_cmd_bit[3] I3=$abc$706167$n2642 O=$abc$706167$n3522_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100111010
.gate SB_LUT4 I0=$abc$706167$n2642 I1=$abc$706167$n1797 I2=$abc$706167$n1794 I3=$abc$706167$n1812_1 O=$abc$706167$n3523_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011111111111
.gate SB_LUT4 I0=$abc$706167$n2942_1 I1=$abc$706167$n3527_1 I2=$abc$706167$n2953_1 I3=$abc$706167$n2946_1 O=$abc$706167$n3524_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$706167$n3522_1 I1=$abc$706167$n3523_1 I2=$abc$706167$n3524_1 I3=$false O=$abc$706167$n3525_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=RHD_init_inst.cnt_cmd_bit[2] I2=RHD_init_inst.cnt_cmd_bit[3] I3=$abc$706167$n2642 O=$abc$706167$n3526_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000100011000
.gate SB_LUT4 I0=$abc$706167$n2642 I1=$abc$706167$n1911 I2=$abc$706167$n1818_1 I3=$abc$706167$n3526_1 O=$abc$706167$n3527_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[9] I1=RHD_init_inst.CMD_C[1] I2=RHD_init_inst.cnt_cmd_bit[2] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n3528_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[13] I1=RHD_init_inst.CMD_C[5] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n3528_1 O=$abc$706167$n3529_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$706167$n3590_1 I1=RHD_init_inst.rhd_mosi I2=$abc$706167$n2987_1 I3=$abc$706167$n1275 O=$abc$706167$n3532_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n3408_1 I2=$abc$706167$n3560_1 I3=spi.tx_cnt[3] O=$abc$706167$n3533_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$706167$n3439_1 I1=$abc$706167$n2527 I2=spi.tx_cnt[5] I3=spi.tx_cnt[4] O=$abc$706167$n3534_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$706167$n3534_1 I1=$abc$706167$n3533_1 I2=$abc$706167$n3414_1 I3=spi.tx_cnt[2] O=$abc$706167$n3535_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$706167$n2659_1 I1=$abc$706167$n2777_1 I2=$abc$706167$n3535_1 I3=$abc$706167$n2540 O=$abc$706167$n3536_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$706167$n3376_1 I1=$abc$706167$n3370_1 I2=spi.tx_cnt[4] I3=$abc$706167$n3594_1 O=$abc$706167$n3538_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n3538_1 I2=$abc$706167$n2070 I3=$abc$706167$n1867 O=$abc$706167$n3539_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$706167$n3381_1 I1=$abc$706167$n3342_1 I2=spi.tx_cnt[1] I3=$abc$706167$n3539_1 O=$abc$706167$n3540_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=spi.tx_buf[403] I1=spi.tx_buf[915] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3541_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[147] I1=spi.tx_buf[659] I2=$abc$706167$n1873 I3=$abc$706167$n3541_1 O=$abc$706167$n3542_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3349_1 I1=$abc$706167$n3542_1 I2=spi.tx_cnt[6] I3=$abc$706167$n3926 O=$abc$706167$n3543_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=spi.tx_buf[861] I1=spi.tx_buf[989] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3544_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[477] I1=spi.tx_buf[349] I2=$abc$706167$n2741 I3=$abc$706167$n3544_1 O=$abc$706167$n3545_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3399_1 I1=$abc$706167$n3545_1 I2=spi.tx_cnt[5] I3=$abc$706167$n1873 O=$abc$706167$n3546_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=spi.tx_buf[570] I1=spi.tx_buf[698] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3547_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[186] I1=spi.tx_buf[58] I2=$abc$706167$n2741 I3=$abc$706167$n3547_1 O=$abc$706167$n3548_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3416_1 I1=$abc$706167$n3548_1 I2=$abc$706167$n1873 I3=spi.tx_cnt[6] O=$abc$706167$n3549_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$706167$n2444 I1=spi.tx_cnt[5] I2=$abc$706167$n3549_1 I3=spi.tx_cnt[4] O=$abc$706167$n3550_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=spi.tx_buf[266] I1=spi.tx_buf[778] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3551_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[522] I1=$abc$706167$n2456 I2=$abc$706167$n1873 I3=$abc$706167$n3551_1 O=$abc$706167$n3552_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=$abc$706167$n3420_1 I1=$abc$706167$n3552_1 I2=spi.tx_cnt[6] I3=$abc$706167$n3926 O=$abc$706167$n3553_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=spi.tx_buf[594] I1=spi.tx_buf[722] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3554_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[210] I1=spi.tx_buf[82] I2=$abc$706167$n2741 I3=$abc$706167$n3554_1 O=$abc$706167$n3555_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3555_1 I1=$abc$706167$n3427_1 I2=$abc$706167$n1873 I3=spi.tx_cnt[6] O=$abc$706167$n3556_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=spi.tx_buf[402] I1=spi.tx_buf[914] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3557_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[146] I1=spi.tx_buf[658] I2=$abc$706167$n1873 I3=$abc$706167$n3557_1 O=$abc$706167$n3558_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3431_1 I1=$abc$706167$n3558_1 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n3559_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=spi.tx_cnt[5] I1=$abc$706167$n3559_1 I2=$abc$706167$n3556_1 I3=spi.tx_cnt[4] O=$abc$706167$n3560_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=spi.tx_buf[390] I1=spi.tx_buf[902] I2=$abc$706167$n1873 I3=$abc$706167$n2741 O=$abc$706167$n3561_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[134] I1=spi.tx_buf[646] I2=$abc$706167$n1873 I3=$abc$706167$n3561_1 O=$abc$706167$n3562_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3456_1 I1=$abc$706167$n3562_1 I2=$abc$706167$n3926 I3=$abc$706167$n1955 O=$abc$706167$n3563_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$706167$n2580 I1=$abc$706167$n3444_1 I2=$abc$706167$n3563_1 I3=$abc$706167$n2595 O=$abc$706167$n3564_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=spi.tx_buf[886] I1=spi.tx_buf[1014] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3565_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[374] I1=spi.tx_buf[502] I2=$abc$706167$n2741 I3=$abc$706167$n3565_1 O=$abc$706167$n3566_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3448_1 I1=$abc$706167$n3566_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n3567_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=spi.tx_buf[596] I1=spi.tx_buf[724] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3568_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[212] I1=spi.tx_buf[84] I2=$abc$706167$n2741 I3=$abc$706167$n3568_1 O=$abc$706167$n3569_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=spi.tx_buf[468] I1=spi.tx_buf[340] I2=$abc$706167$n2741 I3=$abc$706167$n3471_1 O=$abc$706167$n3570_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3569_1 I1=$abc$706167$n3570_1 I2=$abc$706167$n1873 I3=$false O=$abc$706167$n3571_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=spi.tx_buf[772] I1=spi.tx_buf[900] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3572_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[388] I1=spi.tx_buf[260] I2=$abc$706167$n2741 I3=$abc$706167$n3572_1 O=$abc$706167$n3573_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3480_1 I1=$abc$706167$n3573_1 I2=$abc$706167$n1873 I3=$abc$706167$n1955 O=$abc$706167$n3574_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=spi.tx_buf[836] I1=spi.tx_buf[964] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3575_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[324] I1=spi.tx_buf[452] I2=$abc$706167$n2741 I3=$abc$706167$n3575_1 O=$abc$706167$n3576_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3485_1 I1=$abc$706167$n3576_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n3577_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=spi.tx_cnt[4] I1=$abc$706167$n3577_1 I2=$abc$706167$n3574_1 I3=spi.tx_cnt[5] O=$abc$706167$n3578_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=spi.tx_buf[844] I1=spi.tx_buf[972] I2=$abc$706167$n1873 I3=$abc$706167$n3926 O=$abc$706167$n3579_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[716] I1=spi.tx_buf[588] I2=$abc$706167$n1873 I3=$abc$706167$n3579_1 O=$abc$706167$n3580_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3489_1 I1=$abc$706167$n3580_1 I2=$abc$706167$n2741 I3=spi.tx_cnt[6] O=$abc$706167$n3581_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=spi.tx_buf[832] I1=spi.tx_buf[960] I2=$abc$706167$n2741 I3=$abc$706167$n3926 O=$abc$706167$n3582_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[448] I1=spi.tx_buf[320] I2=$abc$706167$n2741 I3=$abc$706167$n3582_1 O=$abc$706167$n3583_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3508_1 I1=$abc$706167$n3583_1 I2=$abc$706167$n1955 I3=$abc$706167$n1873 O=$abc$706167$n3584_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[11] I1=RHD_init_inst.CMD_C[3] I2=RHD_init_inst.cnt_cmd_bit[2] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n3585_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[7] I1=RHD_init_inst.CMD_C[15] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n3585_1 O=$abc$706167$n3586_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$706167$n3586_1 I1=$abc$706167$n3529_1 I2=RHD_init_inst.cnt_cmd_bit[1] I3=$abc$706167$n2642 O=$abc$706167$n3587_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[10] I1=RHD_init_inst.CMD_C[2] I2=RHD_init_inst.cnt_cmd_bit[2] I3=RHD_init_inst.cnt_cmd_bit[3] O=$abc$706167$n3588_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=RHD_init_inst.CMD_C[14] I1=RHD_init_inst.CMD_C[6] I2=RHD_init_inst.cnt_cmd_bit[2] I3=$abc$706167$n3588_1 O=$abc$706167$n3589_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=RHD_init_inst.cnt_cmd_bit[1] I1=$abc$706167$n3589_1 I2=$abc$706167$n3000_1 I3=$abc$706167$n3587_1 O=$abc$706167$n3590_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$706167$n2128 I1=$abc$706167$n2113 I2=spi.tx_cnt[4] I3=$abc$706167$n1955 O=$abc$706167$n3591_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=spi.tx_buf[559] I1=spi.tx_buf[687] I2=spi.tx_cnt[4] I3=$abc$706167$n3926 O=$abc$706167$n3592_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=spi.tx_buf[575] I1=spi.tx_buf[703] I2=spi.tx_cnt[4] I3=$abc$706167$n3592_1 O=$abc$706167$n3593_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$706167$n3593_1 I1=$abc$706167$n2741 I2=$abc$706167$n1873 I3=$abc$706167$n3591_1 O=$abc$706167$n3594_1
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[10] CO=$auto$alumacc.cc:474:replace_alu$531357.C[11] I0=$false I1=$abc$706167$n142
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[11] CO=$auto$alumacc.cc:474:replace_alu$531357.C[12] I0=$false I1=$abc$706167$n141
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[12] CO=$auto$alumacc.cc:474:replace_alu$531357.C[13] I0=$false I1=$abc$706167$n139
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[13] CO=$auto$alumacc.cc:474:replace_alu$531357.C[14] I0=$false I1=$abc$706167$n138
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[14] CO=$auto$alumacc.cc:474:replace_alu$531357.C[15] I0=$false I1=$abc$706167$n136
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[15] CO=$abc$706167$n4081 I0=$false I1=$abc$706167$n135
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n157 CO=$auto$alumacc.cc:474:replace_alu$531357.C[2] I0=$false I1=$abc$706167$n156
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[2] CO=$auto$alumacc.cc:474:replace_alu$531357.C[3] I0=$false I1=$abc$706167$n154
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[3] CO=$auto$alumacc.cc:474:replace_alu$531357.C[4] I0=$false I1=$abc$706167$n153
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[4] CO=$auto$alumacc.cc:474:replace_alu$531357.C[5] I0=$false I1=$abc$706167$n151
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[5] CO=$auto$alumacc.cc:474:replace_alu$531357.C[6] I0=$true I1=$abc$706167$n4104
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[6] CO=$auto$alumacc.cc:474:replace_alu$531357.C[7] I0=$false I1=$abc$706167$n148
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[7] CO=$auto$alumacc.cc:474:replace_alu$531357.C[8] I0=$true I1=$abc$706167$n4105
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[8] CO=$auto$alumacc.cc:474:replace_alu$531357.C[9] I0=$false I1=$abc$706167$n145
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531357.C[9] CO=$auto$alumacc.cc:474:replace_alu$531357.C[10] I0=$false I1=$abc$706167$n144
.attr src "TinyFPGA_BX.v:126|Spi_master.v:98|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[10] CO=$auto$alumacc.cc:474:replace_alu$531368.C[11] I0=$false I1=$abc$706167$n173
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[11] CO=$auto$alumacc.cc:474:replace_alu$531368.C[12] I0=$false I1=$abc$706167$n172
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[12] CO=$auto$alumacc.cc:474:replace_alu$531368.C[13] I0=$false I1=$abc$706167$n170
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[13] CO=$auto$alumacc.cc:474:replace_alu$531368.C[14] I0=$false I1=$abc$706167$n169
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[14] CO=$auto$alumacc.cc:474:replace_alu$531368.C[15] I0=$false I1=$abc$706167$n167
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[15] CO=$abc$706167$n4083 I0=$false I1=$abc$706167$n166
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n188 CO=$auto$alumacc.cc:474:replace_alu$531368.C[2] I0=$false I1=$abc$706167$n187
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[2] CO=$auto$alumacc.cc:474:replace_alu$531368.C[3] I0=$false I1=$abc$706167$n185
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[3] CO=$auto$alumacc.cc:474:replace_alu$531368.C[4] I0=$false I1=$abc$706167$n184
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[4] CO=$auto$alumacc.cc:474:replace_alu$531368.C[5] I0=$false I1=$abc$706167$n182
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[5] CO=$auto$alumacc.cc:474:replace_alu$531368.C[6] I0=$true I1=$abc$706167$n4110
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[6] CO=$auto$alumacc.cc:474:replace_alu$531368.C[7] I0=$false I1=$abc$706167$n179
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[7] CO=$auto$alumacc.cc:474:replace_alu$531368.C[8] I0=$false I1=$abc$706167$n178
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[8] CO=$auto$alumacc.cc:474:replace_alu$531368.C[9] I0=$true I1=$abc$706167$n4111
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531368.C[9] CO=$auto$alumacc.cc:474:replace_alu$531368.C[10] I0=$true I1=$abc$706167$n4112
.attr src "TinyFPGA_BX.v:126|Spi_master.v:148|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n200 CO=$auto$alumacc.cc:474:replace_alu$531377.C[2] I0=$true I1=$abc$706167$n4068
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531377.C[2] CO=$auto$alumacc.cc:474:replace_alu$531377.C[3] I0=$false I1=$abc$706167$n221
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531377.C[3] CO=$auto$alumacc.cc:474:replace_alu$531377.C[4] I0=$false I1=$abc$706167$n220
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531377.C[4] CO=$auto$alumacc.cc:474:replace_alu$531377.C[5] I0=$false I1=$abc$706167$n218
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531377.C[5] CO=$abc$706167$n4084 I0=$true I1=$abc$706167$n4229
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[10] CO=$auto$alumacc.cc:474:replace_alu$531388.C[11] I0=$false I1=$abc$706167$n288
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[11] CO=$auto$alumacc.cc:474:replace_alu$531388.C[12] I0=$false I1=$abc$706167$n287
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[12] CO=$auto$alumacc.cc:474:replace_alu$531388.C[13] I0=$false I1=$abc$706167$n285
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[13] CO=$auto$alumacc.cc:474:replace_alu$531388.C[14] I0=$false I1=$abc$706167$n284
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[14] CO=$auto$alumacc.cc:474:replace_alu$531388.C[15] I0=$false I1=$abc$706167$n282
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[15] CO=$abc$706167$n4073 I0=$false I1=$abc$706167$n281
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n210 CO=$auto$alumacc.cc:474:replace_alu$531388.C[2] I0=$true I1=$abc$706167$n301
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[2] CO=$auto$alumacc.cc:474:replace_alu$531388.C[3] I0=$true I1=$abc$706167$n299
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[3] CO=$auto$alumacc.cc:474:replace_alu$531388.C[4] I0=$false I1=$abc$706167$n206
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[4] CO=$auto$alumacc.cc:474:replace_alu$531388.C[5] I0=$true I1=$abc$706167$n4150
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[5] CO=$auto$alumacc.cc:474:replace_alu$531388.C[6] I0=$false I1=$abc$706167$n296
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[6] CO=$auto$alumacc.cc:474:replace_alu$531388.C[7] I0=$false I1=$abc$706167$n294
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[7] CO=$auto$alumacc.cc:474:replace_alu$531388.C[8] I0=$false I1=$abc$706167$n293
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[8] CO=$auto$alumacc.cc:474:replace_alu$531388.C[9] I0=$false I1=$abc$706167$n291
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531388.C[9] CO=$auto$alumacc.cc:474:replace_alu$531388.C[10] I0=$false I1=$abc$706167$n290
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n221 CO=$auto$alumacc.cc:474:replace_alu$531399.C[4] I0=$false I1=$abc$706167$n220
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:498|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531399.C[4] CO=$auto$alumacc.cc:474:replace_alu$531399.C[5] I0=$false I1=$abc$706167$n218
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:498|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531399.C[5] CO=$abc$706167$n4088 I0=$true I1=$abc$706167$n4229
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:498|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=RHD_init_inst.cnt_command[0] CO=$auto$alumacc.cc:474:replace_alu$531410.C[2] I0=RHD_init_inst.cnt_command[1] I1=$true
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:476|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531410.C[2] CO=$auto$alumacc.cc:474:replace_alu$531410.C[3] I0=RHD_init_inst.cnt_command[2] I1=$true
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:476|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531410.C[3] CO=$abc$706167$n1365 I0=RHD_init_inst.cnt_command[3] I1=$false
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:476|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n58 CO=$auto$alumacc.cc:474:replace_alu$531417.C[2] I0=$true I1=$abc$706167$n318
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[2] CO=$auto$alumacc.cc:474:replace_alu$531417.C[3] I0=$true I1=$abc$706167$n316
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[3] CO=$auto$alumacc.cc:474:replace_alu$531417.C[4] I0=$false I1=$abc$706167$n54
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[4] CO=$auto$alumacc.cc:474:replace_alu$531417.C[5] I0=$true I1=$abc$706167$n4136
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[5] CO=$auto$alumacc.cc:474:replace_alu$531417.C[6] I0=$false I1=$abc$706167$n313
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[6] CO=$auto$alumacc.cc:474:replace_alu$531417.C[7] I0=$false I1=$abc$706167$n311
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531417.C[7] CO=$abc$706167$n4075 I0=$false I1=$abc$706167$n310
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[10] CO=$auto$alumacc.cc:474:replace_alu$531428.C[11] I0=$false I1=$abc$706167$n233
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[11] CO=$auto$alumacc.cc:474:replace_alu$531428.C[12] I0=$true I1=$abc$706167$n4131
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[12] CO=$auto$alumacc.cc:474:replace_alu$531428.C[13] I0=$false I1=$abc$706167$n230
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[13] CO=$auto$alumacc.cc:474:replace_alu$531428.C[14] I0=$false I1=$abc$706167$n229
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[14] CO=$auto$alumacc.cc:474:replace_alu$531428.C[15] I0=$false I1=$abc$706167$n227
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[15] CO=$abc$706167$n4090 I0=$false I1=$abc$706167$n226
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n248 CO=$auto$alumacc.cc:474:replace_alu$531428.C[2] I0=$false I1=$abc$706167$n247
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[2] CO=$auto$alumacc.cc:474:replace_alu$531428.C[3] I0=$false I1=$abc$706167$n245
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[3] CO=$auto$alumacc.cc:474:replace_alu$531428.C[4] I0=$true I1=$abc$706167$n4117
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[4] CO=$auto$alumacc.cc:474:replace_alu$531428.C[5] I0=$true I1=$abc$706167$n4119
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[5] CO=$auto$alumacc.cc:474:replace_alu$531428.C[6] I0=$true I1=$abc$706167$n4121
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[6] CO=$auto$alumacc.cc:474:replace_alu$531428.C[7] I0=$false I1=$abc$706167$n239
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[7] CO=$auto$alumacc.cc:474:replace_alu$531428.C[8] I0=$true I1=$abc$706167$n4124
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[8] CO=$auto$alumacc.cc:474:replace_alu$531428.C[9] I0=$true I1=$abc$706167$n4126
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531428.C[9] CO=$auto$alumacc.cc:474:replace_alu$531428.C[10] I0=$true I1=$abc$706167$n4128
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:183|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n261 CO=$auto$alumacc.cc:474:replace_alu$531439.C[2] I0=$true I1=$abc$706167$n329
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[2] CO=$auto$alumacc.cc:474:replace_alu$531439.C[3] I0=$true I1=$abc$706167$n327
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[3] CO=$auto$alumacc.cc:474:replace_alu$531439.C[4] I0=$false I1=$abc$706167$n257
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[4] CO=$auto$alumacc.cc:474:replace_alu$531439.C[5] I0=$true I1=$abc$706167$n4140
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[5] CO=$auto$alumacc.cc:474:replace_alu$531439.C[6] I0=$false I1=$abc$706167$n324
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[6] CO=$auto$alumacc.cc:474:replace_alu$531439.C[7] I0=$false I1=$abc$706167$n322
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531439.C[7] CO=$abc$706167$n4078 I0=$false I1=$abc$706167$n321
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n30 CO=$auto$alumacc.cc:474:replace_alu$531450.C[2] I0=$true I1=$abc$706167$n4061
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:132|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531450.C[2] CO=$auto$alumacc.cc:474:replace_alu$531450.C[3] I0=$false I1=$abc$706167$n27
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:132|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531450.C[3] CO=$abc$706167$n4092 I0=$false I1=$abc$706167$n26
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:132|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n276 CO=$auto$alumacc.cc:474:replace_alu$531461.C[2] I0=$false I1=$abc$706167$n275
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[2] CO=$auto$alumacc.cc:474:replace_alu$531461.C[3] I0=$true I1=$abc$706167$n4107
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[3] CO=$auto$alumacc.cc:474:replace_alu$531461.C[4] I0=$false I1=$abc$706167$n272
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[4] CO=$auto$alumacc.cc:474:replace_alu$531461.C[5] I0=$false I1=$abc$706167$n270
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[5] CO=$auto$alumacc.cc:474:replace_alu$531461.C[6] I0=$true I1=$abc$706167$n4145
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[6] CO=$auto$alumacc.cc:474:replace_alu$531461.C[7] I0=$true I1=$abc$706167$n4147
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531461.C[7] CO=$abc$706167$n4094 I0=$false I1=$abc$706167$n266
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:123|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[10] CO=$auto$alumacc.cc:474:replace_alu$531472.C[11] I0=$false I1=$abc$706167$n288
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[11] CO=$auto$alumacc.cc:474:replace_alu$531472.C[12] I0=$false I1=$abc$706167$n287
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[12] CO=$auto$alumacc.cc:474:replace_alu$531472.C[13] I0=$false I1=$abc$706167$n285
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[13] CO=$auto$alumacc.cc:474:replace_alu$531472.C[14] I0=$false I1=$abc$706167$n284
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[14] CO=$auto$alumacc.cc:474:replace_alu$531472.C[15] I0=$false I1=$abc$706167$n282
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[15] CO=$abc$706167$n4096 I0=$false I1=$abc$706167$n281
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n210 CO=$auto$alumacc.cc:474:replace_alu$531472.C[2] I0=$false I1=$abc$706167$n301
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[2] CO=$auto$alumacc.cc:474:replace_alu$531472.C[3] I0=$false I1=$abc$706167$n299
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[3] CO=$auto$alumacc.cc:474:replace_alu$531472.C[4] I0=$false I1=$abc$706167$n206
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[4] CO=$auto$alumacc.cc:474:replace_alu$531472.C[5] I0=$true I1=$abc$706167$n4150
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[5] CO=$auto$alumacc.cc:474:replace_alu$531472.C[6] I0=$false I1=$abc$706167$n296
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[6] CO=$auto$alumacc.cc:474:replace_alu$531472.C[7] I0=$false I1=$abc$706167$n294
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[7] CO=$auto$alumacc.cc:474:replace_alu$531472.C[8] I0=$false I1=$abc$706167$n293
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[8] CO=$auto$alumacc.cc:474:replace_alu$531472.C[9] I0=$false I1=$abc$706167$n291
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531472.C[9] CO=$auto$alumacc.cc:474:replace_alu$531472.C[10] I0=$false I1=$abc$706167$n290
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:500|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n58 CO=$auto$alumacc.cc:474:replace_alu$531481.C[2] I0=$false I1=$abc$706167$n318
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[2] CO=$auto$alumacc.cc:474:replace_alu$531481.C[3] I0=$false I1=$abc$706167$n316
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[3] CO=$auto$alumacc.cc:474:replace_alu$531481.C[4] I0=$false I1=$abc$706167$n54
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[4] CO=$auto$alumacc.cc:474:replace_alu$531481.C[5] I0=$true I1=$abc$706167$n4136
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[5] CO=$auto$alumacc.cc:474:replace_alu$531481.C[6] I0=$false I1=$abc$706167$n313
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[6] CO=$auto$alumacc.cc:474:replace_alu$531481.C[7] I0=$false I1=$abc$706167$n311
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531481.C[7] CO=$abc$706167$n4097 I0=$false I1=$abc$706167$n310
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:189|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n261 CO=$auto$alumacc.cc:474:replace_alu$531490.C[2] I0=$false I1=$abc$706167$n329
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[2] CO=$auto$alumacc.cc:474:replace_alu$531490.C[3] I0=$false I1=$abc$706167$n327
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[3] CO=$auto$alumacc.cc:474:replace_alu$531490.C[4] I0=$false I1=$abc$706167$n257
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[4] CO=$auto$alumacc.cc:474:replace_alu$531490.C[5] I0=$true I1=$abc$706167$n4140
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[5] CO=$auto$alumacc.cc:474:replace_alu$531490.C[6] I0=$false I1=$abc$706167$n324
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[6] CO=$auto$alumacc.cc:474:replace_alu$531490.C[7] I0=$false I1=$abc$706167$n322
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531490.C[7] CO=$abc$706167$n4098 I0=$false I1=$abc$706167$n321
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:133|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[10] CO=$auto$alumacc.cc:474:replace_alu$531499.C[11] I0=$false I1=$abc$706167$n4164
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[11] CO=$auto$alumacc.cc:474:replace_alu$531499.C[12] I0=$false I1=$abc$706167$n4188
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[12] CO=$auto$alumacc.cc:474:replace_alu$531499.C[13] I0=$false I1=$abc$706167$n4166
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[13] CO=$auto$alumacc.cc:474:replace_alu$531499.C[14] I0=$false I1=$abc$706167$n4190
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[14] CO=$auto$alumacc.cc:474:replace_alu$531499.C[15] I0=$true I1=$abc$706167$n4192
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[15] CO=$auto$alumacc.cc:474:replace_alu$531499.C[16] I0=$true I1=$abc$706167$n4168
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[16] CO=$auto$alumacc.cc:474:replace_alu$531499.C[17] I0=$false I1=$abc$706167$n4194
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[17] CO=$auto$alumacc.cc:474:replace_alu$531499.C[18] I0=$false I1=$abc$706167$n4170
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[18] CO=$auto$alumacc.cc:474:replace_alu$531499.C[19] I0=$false I1=$abc$706167$n4172
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[19] CO=$auto$alumacc.cc:474:replace_alu$531499.C[20] I0=$false I1=$abc$706167$n4196
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n4154 CO=$auto$alumacc.cc:474:replace_alu$531499.C[2] I0=$false I1=$0\frame_cnt[31:0][1]
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[20] CO=$auto$alumacc.cc:474:replace_alu$531499.C[21] I0=$false I1=$abc$706167$n4198
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[21] CO=$auto$alumacc.cc:474:replace_alu$531499.C[22] I0=$false I1=$abc$706167$n4200
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[22] CO=$auto$alumacc.cc:474:replace_alu$531499.C[23] I0=$false I1=$abc$706167$n4202
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[23] CO=$auto$alumacc.cc:474:replace_alu$531499.C[24] I0=$false I1=$abc$706167$n4204
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[24] CO=$auto$alumacc.cc:474:replace_alu$531499.C[25] I0=$false I1=$abc$706167$n4206
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[25] CO=$auto$alumacc.cc:474:replace_alu$531499.C[26] I0=$false I1=$abc$706167$n4174
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[26] CO=$auto$alumacc.cc:474:replace_alu$531499.C[27] I0=$false I1=$abc$706167$n4208
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[27] CO=$auto$alumacc.cc:474:replace_alu$531499.C[28] I0=$false I1=$abc$706167$n4176
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[28] CO=$auto$alumacc.cc:474:replace_alu$531499.C[29] I0=$false I1=$abc$706167$n4210
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[29] CO=$auto$alumacc.cc:474:replace_alu$531499.C[30] I0=$false I1=$abc$706167$n4178
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[2] CO=$auto$alumacc.cc:474:replace_alu$531499.C[3] I0=$false I1=$abc$706167$n4180
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[30] CO=$auto$alumacc.cc:474:replace_alu$531499.C[31] I0=$false I1=$abc$706167$n4212
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[31] CO=$abc$706167$n1360 I0=$false I1=$abc$706167$n4214
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[3] CO=$auto$alumacc.cc:474:replace_alu$531499.C[4] I0=$false I1=$abc$706167$n4156
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[4] CO=$auto$alumacc.cc:474:replace_alu$531499.C[5] I0=$true I1=$abc$706167$n4182
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[5] CO=$auto$alumacc.cc:474:replace_alu$531499.C[6] I0=$false I1=$abc$706167$n4184
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[6] CO=$auto$alumacc.cc:474:replace_alu$531499.C[7] I0=$true I1=$abc$706167$n4158
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[7] CO=$auto$alumacc.cc:474:replace_alu$531499.C[8] I0=$false I1=$abc$706167$n4160
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[8] CO=$auto$alumacc.cc:474:replace_alu$531499.C[9] I0=$true I1=$abc$706167$n4186
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531499.C[9] CO=$auto$alumacc.cc:474:replace_alu$531499.C[10] I0=$true I1=$abc$706167$n4162
.attr src "TinyFPGA_BX.v:111|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=frame_cnt[0] I3=$false O=$0\frame_cnt[31:0][0]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$531504.C[10] O=$0\frame_cnt[31:0][10]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[10] CO=$auto$alumacc.cc:474:replace_alu$531504.C[11] I0=$false I1=frame_cnt[10]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$531504.C[11] O=$0\frame_cnt[31:0][11]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[11] CO=$auto$alumacc.cc:474:replace_alu$531504.C[12] I0=$false I1=frame_cnt[11]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$531504.C[12] O=$0\frame_cnt[31:0][12]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[12] CO=$auto$alumacc.cc:474:replace_alu$531504.C[13] I0=$false I1=frame_cnt[12]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$531504.C[13] O=$0\frame_cnt[31:0][13]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[13] CO=$auto$alumacc.cc:474:replace_alu$531504.C[14] I0=$false I1=frame_cnt[13]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$531504.C[14] O=$0\frame_cnt[31:0][14]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[14] CO=$auto$alumacc.cc:474:replace_alu$531504.C[15] I0=$false I1=frame_cnt[14]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[15] I3=$auto$alumacc.cc:474:replace_alu$531504.C[15] O=$0\frame_cnt[31:0][15]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[15] CO=$auto$alumacc.cc:474:replace_alu$531504.C[16] I0=$false I1=frame_cnt[15]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[16] I3=$auto$alumacc.cc:474:replace_alu$531504.C[16] O=$0\frame_cnt[31:0][16]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[16] CO=$auto$alumacc.cc:474:replace_alu$531504.C[17] I0=$false I1=frame_cnt[16]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[17] I3=$auto$alumacc.cc:474:replace_alu$531504.C[17] O=$0\frame_cnt[31:0][17]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[17] CO=$auto$alumacc.cc:474:replace_alu$531504.C[18] I0=$false I1=frame_cnt[17]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[18] I3=$auto$alumacc.cc:474:replace_alu$531504.C[18] O=$0\frame_cnt[31:0][18]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[18] CO=$auto$alumacc.cc:474:replace_alu$531504.C[19] I0=$false I1=frame_cnt[18]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[19] I3=$auto$alumacc.cc:474:replace_alu$531504.C[19] O=$0\frame_cnt[31:0][19]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[19] CO=$auto$alumacc.cc:474:replace_alu$531504.C[20] I0=$false I1=frame_cnt[19]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=frame_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$531504.C[2] I0=$false I1=frame_cnt[1]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[20] I3=$auto$alumacc.cc:474:replace_alu$531504.C[20] O=$0\frame_cnt[31:0][20]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[20] CO=$auto$alumacc.cc:474:replace_alu$531504.C[21] I0=$false I1=frame_cnt[20]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[21] I3=$auto$alumacc.cc:474:replace_alu$531504.C[21] O=$0\frame_cnt[31:0][21]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[21] CO=$auto$alumacc.cc:474:replace_alu$531504.C[22] I0=$false I1=frame_cnt[21]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[22] I3=$auto$alumacc.cc:474:replace_alu$531504.C[22] O=$0\frame_cnt[31:0][22]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[22] CO=$auto$alumacc.cc:474:replace_alu$531504.C[23] I0=$false I1=frame_cnt[22]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[23] I3=$auto$alumacc.cc:474:replace_alu$531504.C[23] O=$0\frame_cnt[31:0][23]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[23] CO=$auto$alumacc.cc:474:replace_alu$531504.C[24] I0=$false I1=frame_cnt[23]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[24] I3=$auto$alumacc.cc:474:replace_alu$531504.C[24] O=$0\frame_cnt[31:0][24]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[24] CO=$auto$alumacc.cc:474:replace_alu$531504.C[25] I0=$false I1=frame_cnt[24]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[25] I3=$auto$alumacc.cc:474:replace_alu$531504.C[25] O=$0\frame_cnt[31:0][25]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[25] CO=$auto$alumacc.cc:474:replace_alu$531504.C[26] I0=$false I1=frame_cnt[25]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[26] I3=$auto$alumacc.cc:474:replace_alu$531504.C[26] O=$0\frame_cnt[31:0][26]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[26] CO=$auto$alumacc.cc:474:replace_alu$531504.C[27] I0=$false I1=frame_cnt[26]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[27] I3=$auto$alumacc.cc:474:replace_alu$531504.C[27] O=$0\frame_cnt[31:0][27]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[27] CO=$auto$alumacc.cc:474:replace_alu$531504.C[28] I0=$false I1=frame_cnt[27]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[28] I3=$auto$alumacc.cc:474:replace_alu$531504.C[28] O=$0\frame_cnt[31:0][28]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[28] CO=$auto$alumacc.cc:474:replace_alu$531504.C[29] I0=$false I1=frame_cnt[28]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[29] I3=$auto$alumacc.cc:474:replace_alu$531504.C[29] O=$0\frame_cnt[31:0][29]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[29] CO=$auto$alumacc.cc:474:replace_alu$531504.C[30] I0=$false I1=frame_cnt[29]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$531504.C[2] O=$0\frame_cnt[31:0][2]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[2] CO=$auto$alumacc.cc:474:replace_alu$531504.C[3] I0=$false I1=frame_cnt[2]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[30] I3=$auto$alumacc.cc:474:replace_alu$531504.C[30] O=$0\frame_cnt[31:0][30]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[30] CO=$auto$alumacc.cc:474:replace_alu$531504.C[31] I0=$false I1=frame_cnt[30]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[31] I3=$auto$alumacc.cc:474:replace_alu$531504.C[31] O=$0\frame_cnt[31:0][31]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$531504.C[3] O=$0\frame_cnt[31:0][3]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[3] CO=$auto$alumacc.cc:474:replace_alu$531504.C[4] I0=$false I1=frame_cnt[3]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$531504.C[4] O=$0\frame_cnt[31:0][4]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[4] CO=$auto$alumacc.cc:474:replace_alu$531504.C[5] I0=$false I1=frame_cnt[4]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$531504.C[5] O=$0\frame_cnt[31:0][5]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[5] CO=$auto$alumacc.cc:474:replace_alu$531504.C[6] I0=$false I1=frame_cnt[5]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$531504.C[6] O=$0\frame_cnt[31:0][6]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[6] CO=$auto$alumacc.cc:474:replace_alu$531504.C[7] I0=$false I1=frame_cnt[6]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$531504.C[7] O=$0\frame_cnt[31:0][7]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[7] CO=$auto$alumacc.cc:474:replace_alu$531504.C[8] I0=$false I1=frame_cnt[7]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$531504.C[8] O=$0\frame_cnt[31:0][8]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[8] CO=$auto$alumacc.cc:474:replace_alu$531504.C[9] I0=$false I1=frame_cnt[8]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=frame_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$531504.C[9] O=$0\frame_cnt[31:0][9]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531504.C[9] CO=$auto$alumacc.cc:474:replace_alu$531504.C[10] I0=$false I1=frame_cnt[9]
.attr src "TinyFPGA_BX.v:106|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=spi_f_cnt[0] I3=$false O=$0\spi_f_cnt[7:0][0]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_f_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$531507.C[2] I0=$false I1=spi_f_cnt[1]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$531507.C[2] O=$0\spi_f_cnt[7:0][2]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531507.C[2] CO=$auto$alumacc.cc:474:replace_alu$531507.C[3] I0=$false I1=spi_f_cnt[2]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$531507.C[3] O=$0\spi_f_cnt[7:0][3]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531507.C[3] CO=$auto$alumacc.cc:474:replace_alu$531507.C[4] I0=$false I1=spi_f_cnt[3]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$531507.C[4] O=$0\spi_f_cnt[7:0][4]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531507.C[4] CO=$auto$alumacc.cc:474:replace_alu$531507.C[5] I0=$false I1=spi_f_cnt[4]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$531507.C[5] O=$0\spi_f_cnt[7:0][5]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531507.C[5] CO=$auto$alumacc.cc:474:replace_alu$531507.C[6] I0=$false I1=spi_f_cnt[5]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$531507.C[6] O=$0\spi_f_cnt[7:0][6]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531507.C[6] CO=$auto$alumacc.cc:474:replace_alu$531507.C[7] I0=$false I1=spi_f_cnt[6]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_f_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$531507.C[7] O=$0\spi_f_cnt[7:0][7]
.attr src "TinyFPGA_BX.v:107|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=byte_cnt[0] I3=$false O=$add$TinyFPGA_BX.v:91$336_Y[0]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$531510.C[10] O=$add$TinyFPGA_BX.v:91$336_Y[10]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[10] CO=$auto$alumacc.cc:474:replace_alu$531510.C[11] I0=$false I1=byte_cnt[10]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$531510.C[11] O=$add$TinyFPGA_BX.v:91$336_Y[11]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[11] CO=$auto$alumacc.cc:474:replace_alu$531510.C[12] I0=$false I1=byte_cnt[11]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$531510.C[12] O=$add$TinyFPGA_BX.v:91$336_Y[12]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[12] CO=$auto$alumacc.cc:474:replace_alu$531510.C[13] I0=$false I1=byte_cnt[12]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$531510.C[13] O=$add$TinyFPGA_BX.v:91$336_Y[13]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[13] CO=$auto$alumacc.cc:474:replace_alu$531510.C[14] I0=$false I1=byte_cnt[13]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$531510.C[14] O=$add$TinyFPGA_BX.v:91$336_Y[14]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[14] CO=$auto$alumacc.cc:474:replace_alu$531510.C[15] I0=$false I1=byte_cnt[14]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[15] I3=$auto$alumacc.cc:474:replace_alu$531510.C[15] O=$add$TinyFPGA_BX.v:91$336_Y[15]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=byte_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$531510.C[2] I0=$false I1=byte_cnt[1]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$531510.C[2] O=$add$TinyFPGA_BX.v:91$336_Y[2]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[2] CO=$auto$alumacc.cc:474:replace_alu$531510.C[3] I0=$false I1=byte_cnt[2]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$531510.C[3] O=$add$TinyFPGA_BX.v:91$336_Y[3]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[3] CO=$auto$alumacc.cc:474:replace_alu$531510.C[4] I0=$false I1=byte_cnt[3]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$531510.C[4] O=$add$TinyFPGA_BX.v:91$336_Y[4]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[4] CO=$auto$alumacc.cc:474:replace_alu$531510.C[5] I0=$false I1=byte_cnt[4]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$531510.C[5] O=$add$TinyFPGA_BX.v:91$336_Y[5]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[5] CO=$auto$alumacc.cc:474:replace_alu$531510.C[6] I0=$false I1=byte_cnt[5]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$531510.C[6] O=$add$TinyFPGA_BX.v:91$336_Y[6]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[6] CO=$auto$alumacc.cc:474:replace_alu$531510.C[7] I0=$false I1=byte_cnt[6]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$531510.C[7] O=$add$TinyFPGA_BX.v:91$336_Y[7]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[7] CO=$auto$alumacc.cc:474:replace_alu$531510.C[8] I0=$false I1=byte_cnt[7]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$531510.C[8] O=$add$TinyFPGA_BX.v:91$336_Y[8]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[8] CO=$auto$alumacc.cc:474:replace_alu$531510.C[9] I0=$false I1=byte_cnt[8]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=byte_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$531510.C[9] O=$add$TinyFPGA_BX.v:91$336_Y[9]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531510.C[9] CO=$auto$alumacc.cc:474:replace_alu$531510.C[10] I0=$false I1=byte_cnt[9]
.attr src "TinyFPGA_BX.v:91|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_idle[0] I3=$false O=$auto$wreduce.cc:347:run$531317[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_idle[0] CO=$auto$alumacc.cc:474:replace_alu$531513.C[2] I0=$false I1=RHD_init_inst.cnt_idle[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[2] I3=$auto$alumacc.cc:474:replace_alu$531513.C[2] O=$auto$wreduce.cc:347:run$531317[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531513.C[2] CO=$auto$alumacc.cc:474:replace_alu$531513.C[3] I0=$false I1=RHD_init_inst.cnt_idle[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[3] I3=$auto$alumacc.cc:474:replace_alu$531513.C[3] O=$auto$wreduce.cc:347:run$531317[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531513.C[3] CO=$auto$alumacc.cc:474:replace_alu$531513.C[4] I0=$false I1=RHD_init_inst.cnt_idle[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[4] I3=$auto$alumacc.cc:474:replace_alu$531513.C[4] O=$auto$wreduce.cc:347:run$531317[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531513.C[4] CO=$auto$alumacc.cc:474:replace_alu$531513.C[5] I0=$false I1=RHD_init_inst.cnt_idle[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[5] I3=$auto$alumacc.cc:474:replace_alu$531513.C[5] O=$auto$wreduce.cc:347:run$531317[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531513.C[5] CO=$auto$alumacc.cc:474:replace_alu$531513.C[6] I0=$false I1=RHD_init_inst.cnt_idle[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[6] I3=$auto$alumacc.cc:474:replace_alu$531513.C[6] O=$auto$wreduce.cc:347:run$531317[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531513.C[6] CO=$auto$alumacc.cc:474:replace_alu$531513.C[7] I0=$false I1=RHD_init_inst.cnt_idle[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_idle[7] I3=$auto$alumacc.cc:474:replace_alu$531513.C[7] O=$auto$wreduce.cc:347:run$531317[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:124|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_cmd_bit[0] I3=$false O=$abc$706167$n1468
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_cmd_bit[0] CO=$auto$alumacc.cc:474:replace_alu$531516.C[2] I0=$false I1=RHD_init_inst.cnt_cmd_bit[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[2] I3=$auto$alumacc.cc:474:replace_alu$531516.C[2] O=$abc$706167$n1472
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531516.C[2] CO=$auto$alumacc.cc:474:replace_alu$531516.C[3] I0=$false I1=RHD_init_inst.cnt_cmd_bit[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[3] I3=$auto$alumacc.cc:474:replace_alu$531516.C[3] O=$abc$706167$n1474
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531516.C[3] CO=$auto$alumacc.cc:474:replace_alu$531516.C[4] I0=$false I1=RHD_init_inst.cnt_cmd_bit[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[4] I3=$auto$alumacc.cc:474:replace_alu$531516.C[4] O=$abc$706167$n1476
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531516.C[4] CO=$auto$alumacc.cc:474:replace_alu$531516.C[5] I0=$false I1=RHD_init_inst.cnt_cmd_bit[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[5] I3=$auto$alumacc.cc:474:replace_alu$531516.C[5] O=$abc$706167$n1478
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531516.C[5] CO=$auto$alumacc.cc:474:replace_alu$531516.C[6] I0=$false I1=RHD_init_inst.cnt_cmd_bit[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[6] I3=$auto$alumacc.cc:474:replace_alu$531516.C[6] O=$abc$706167$n1480
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531516.C[6] CO=$auto$alumacc.cc:474:replace_alu$531516.C[7] I0=$false I1=RHD_init_inst.cnt_cmd_bit[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit[7] I3=$auto$alumacc.cc:474:replace_alu$531516.C[7] O=$abc$706167$n1482
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:134|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_command[0] I3=$false O=$abc$706167$n1526
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:140|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_command[0] CO=$auto$alumacc.cc:474:replace_alu$531519.C[2] I0=$false I1=RHD_init_inst.cnt_command[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:140|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command[2] I3=$auto$alumacc.cc:474:replace_alu$531519.C[2] O=$abc$706167$n1528
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:140|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531519.C[2] CO=$auto$alumacc.cc:474:replace_alu$531519.C[3] I0=$false I1=RHD_init_inst.cnt_command[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:140|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command[3] I3=$auto$alumacc.cc:474:replace_alu$531519.C[3] O=$abc$706167$n1529
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:140|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_wait[0] I3=$false O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[10] I3=$auto$alumacc.cc:474:replace_alu$531522.C[10] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[10] CO=$auto$alumacc.cc:474:replace_alu$531522.C[11] I0=$false I1=RHD_init_inst.cnt_wait[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[11] I3=$auto$alumacc.cc:474:replace_alu$531522.C[11] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[11] CO=$auto$alumacc.cc:474:replace_alu$531522.C[12] I0=$false I1=RHD_init_inst.cnt_wait[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[12] I3=$auto$alumacc.cc:474:replace_alu$531522.C[12] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[12] CO=$auto$alumacc.cc:474:replace_alu$531522.C[13] I0=$false I1=RHD_init_inst.cnt_wait[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[13] I3=$auto$alumacc.cc:474:replace_alu$531522.C[13] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[13] CO=$auto$alumacc.cc:474:replace_alu$531522.C[14] I0=$false I1=RHD_init_inst.cnt_wait[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[14] I3=$auto$alumacc.cc:474:replace_alu$531522.C[14] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[14] CO=$auto$alumacc.cc:474:replace_alu$531522.C[15] I0=$false I1=RHD_init_inst.cnt_wait[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[15] I3=$auto$alumacc.cc:474:replace_alu$531522.C[15] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[15]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_wait[0] CO=$auto$alumacc.cc:474:replace_alu$531522.C[2] I0=$false I1=RHD_init_inst.cnt_wait[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[2] I3=$auto$alumacc.cc:474:replace_alu$531522.C[2] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[2] CO=$auto$alumacc.cc:474:replace_alu$531522.C[3] I0=$false I1=RHD_init_inst.cnt_wait[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[3] I3=$auto$alumacc.cc:474:replace_alu$531522.C[3] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[3] CO=$auto$alumacc.cc:474:replace_alu$531522.C[4] I0=$false I1=RHD_init_inst.cnt_wait[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[4] I3=$auto$alumacc.cc:474:replace_alu$531522.C[4] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[4] CO=$auto$alumacc.cc:474:replace_alu$531522.C[5] I0=$false I1=RHD_init_inst.cnt_wait[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[5] I3=$auto$alumacc.cc:474:replace_alu$531522.C[5] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[5] CO=$auto$alumacc.cc:474:replace_alu$531522.C[6] I0=$false I1=RHD_init_inst.cnt_wait[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[6] I3=$auto$alumacc.cc:474:replace_alu$531522.C[6] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[6] CO=$auto$alumacc.cc:474:replace_alu$531522.C[7] I0=$false I1=RHD_init_inst.cnt_wait[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[7] I3=$auto$alumacc.cc:474:replace_alu$531522.C[7] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[7] CO=$auto$alumacc.cc:474:replace_alu$531522.C[8] I0=$false I1=RHD_init_inst.cnt_wait[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[8] I3=$auto$alumacc.cc:474:replace_alu$531522.C[8] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[8] CO=$auto$alumacc.cc:474:replace_alu$531522.C[9] I0=$false I1=RHD_init_inst.cnt_wait[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_wait[9] I3=$auto$alumacc.cc:474:replace_alu$531522.C[9] O=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531522.C[9] CO=$auto$alumacc.cc:474:replace_alu$531522.C[10] I0=$false I1=RHD_init_inst.cnt_wait[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:184|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_ack_bit[0] I3=$false O=$abc$706167$n1485
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_ack_bit[0] CO=$auto$alumacc.cc:474:replace_alu$531525.C[2] I0=$false I1=RHD_init_inst.cnt_ack_bit[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[2] I3=$auto$alumacc.cc:474:replace_alu$531525.C[2] O=$abc$706167$n1491
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531525.C[2] CO=$auto$alumacc.cc:474:replace_alu$531525.C[3] I0=$false I1=RHD_init_inst.cnt_ack_bit[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[3] I3=$auto$alumacc.cc:474:replace_alu$531525.C[3] O=$abc$706167$n1494
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531525.C[3] CO=$auto$alumacc.cc:474:replace_alu$531525.C[4] I0=$false I1=RHD_init_inst.cnt_ack_bit[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[4] I3=$auto$alumacc.cc:474:replace_alu$531525.C[4] O=$abc$706167$n1497
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531525.C[4] CO=$auto$alumacc.cc:474:replace_alu$531525.C[5] I0=$false I1=RHD_init_inst.cnt_ack_bit[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[5] I3=$auto$alumacc.cc:474:replace_alu$531525.C[5] O=$abc$706167$n1500
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531525.C[5] CO=$auto$alumacc.cc:474:replace_alu$531525.C[6] I0=$false I1=RHD_init_inst.cnt_ack_bit[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[6] I3=$auto$alumacc.cc:474:replace_alu$531525.C[6] O=$abc$706167$n1503
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531525.C[6] CO=$auto$alumacc.cc:474:replace_alu$531525.C[7] I0=$false I1=RHD_init_inst.cnt_ack_bit[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_ack_bit[7] I3=$auto$alumacc.cc:474:replace_alu$531525.C[7] O=$abc$706167$n1506
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:190|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_cmd_bit_C[0] I3=$false O=$abc$706167$n1612
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[10] I3=$auto$alumacc.cc:474:replace_alu$531528.C[10] O=$abc$706167$n1642
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[10] CO=$auto$alumacc.cc:474:replace_alu$531528.C[11] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[11] I3=$auto$alumacc.cc:474:replace_alu$531528.C[11] O=$abc$706167$n1645
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[11] CO=$auto$alumacc.cc:474:replace_alu$531528.C[12] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[12] I3=$auto$alumacc.cc:474:replace_alu$531528.C[12] O=$abc$706167$n1648
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[12] CO=$auto$alumacc.cc:474:replace_alu$531528.C[13] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[13] I3=$auto$alumacc.cc:474:replace_alu$531528.C[13] O=$abc$706167$n1651
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[13] CO=$auto$alumacc.cc:474:replace_alu$531528.C[14] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[14] I3=$auto$alumacc.cc:474:replace_alu$531528.C[14] O=$abc$706167$n1654
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[14] CO=$auto$alumacc.cc:474:replace_alu$531528.C[15] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[15] I3=$auto$alumacc.cc:474:replace_alu$531528.C[15] O=$abc$706167$n1657
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_cmd_bit_C[0] CO=$auto$alumacc.cc:474:replace_alu$531528.C[2] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[2] I3=$auto$alumacc.cc:474:replace_alu$531528.C[2] O=$abc$706167$n1618
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[2] CO=$auto$alumacc.cc:474:replace_alu$531528.C[3] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[3] I3=$auto$alumacc.cc:474:replace_alu$531528.C[3] O=$abc$706167$n1621
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[3] CO=$auto$alumacc.cc:474:replace_alu$531528.C[4] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[4] I3=$auto$alumacc.cc:474:replace_alu$531528.C[4] O=$abc$706167$n1624
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[4] CO=$auto$alumacc.cc:474:replace_alu$531528.C[5] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[5] I3=$auto$alumacc.cc:474:replace_alu$531528.C[5] O=$abc$706167$n1627
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[5] CO=$auto$alumacc.cc:474:replace_alu$531528.C[6] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[6] I3=$auto$alumacc.cc:474:replace_alu$531528.C[6] O=$abc$706167$n1630
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[6] CO=$auto$alumacc.cc:474:replace_alu$531528.C[7] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[7] I3=$auto$alumacc.cc:474:replace_alu$531528.C[7] O=$abc$706167$n1633
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[7] CO=$auto$alumacc.cc:474:replace_alu$531528.C[8] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[8] I3=$auto$alumacc.cc:474:replace_alu$531528.C[8] O=$abc$706167$n1636
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[8] CO=$auto$alumacc.cc:474:replace_alu$531528.C[9] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_cmd_bit_C[9] I3=$auto$alumacc.cc:474:replace_alu$531528.C[9] O=$abc$706167$n1639
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531528.C[9] CO=$auto$alumacc.cc:474:replace_alu$531528.C[10] I0=$false I1=RHD_init_inst.cnt_cmd_bit_C[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:501|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$706167$n4068 CO=$auto$alumacc.cc:474:replace_alu$531531.C[3] I0=$false I1=$abc$706167$n221
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531531.C[3] CO=$auto$alumacc.cc:474:replace_alu$531531.C[4] I0=$false I1=$abc$706167$n220
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531531.C[4] CO=$auto$alumacc.cc:474:replace_alu$531531.C[5] I0=$false I1=$abc$706167$n218
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531531.C[5] CO=$abc$706167$n4099 I0=$false I1=$abc$706167$n4229
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:526|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=RHD_init_inst.cnt_command_C[0] I3=$false O=$auto$wreduce.cc:347:run$531320[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RHD_init_inst.cnt_command_C[0] CO=$auto$alumacc.cc:474:replace_alu$531536.C[2] I0=$false I1=RHD_init_inst.cnt_command_C[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command_C[2] I3=$auto$alumacc.cc:474:replace_alu$531536.C[2] O=$auto$wreduce.cc:347:run$531320[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531536.C[2] CO=$auto$alumacc.cc:474:replace_alu$531536.C[3] I0=$false I1=RHD_init_inst.cnt_command_C[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command_C[3] I3=$auto$alumacc.cc:474:replace_alu$531536.C[3] O=$auto$wreduce.cc:347:run$531320[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531536.C[3] CO=$auto$alumacc.cc:474:replace_alu$531536.C[4] I0=$false I1=RHD_init_inst.cnt_command_C[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command_C[4] I3=$auto$alumacc.cc:474:replace_alu$531536.C[4] O=$auto$wreduce.cc:347:run$531320[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531536.C[4] CO=$auto$alumacc.cc:474:replace_alu$531536.C[5] I0=$false I1=RHD_init_inst.cnt_command_C[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RHD_init_inst.cnt_command_C[5] I3=$auto$alumacc.cc:474:replace_alu$531536.C[5] O=$auto$wreduce.cc:347:run$531320[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:507|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$abc$706167$n261 I3=$true O=$abc$706167$n2642
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:143|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=spi.tx_cnt[0] I3=$false O=$abc$706167$n1712
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$531542.C[10] O=$abc$706167$n1722
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[10] CO=$auto$alumacc.cc:474:replace_alu$531542.C[11] I0=$false I1=spi.tx_cnt[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$531542.C[11] O=$abc$706167$n1723
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[11] CO=$auto$alumacc.cc:474:replace_alu$531542.C[12] I0=$false I1=spi.tx_cnt[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$531542.C[12] O=$abc$706167$n1724
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[12] CO=$auto$alumacc.cc:474:replace_alu$531542.C[13] I0=$false I1=spi.tx_cnt[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$531542.C[13] O=$abc$706167$n1725
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[13] CO=$auto$alumacc.cc:474:replace_alu$531542.C[14] I0=$false I1=spi.tx_cnt[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$531542.C[14] O=$abc$706167$n1726
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[14] CO=$auto$alumacc.cc:474:replace_alu$531542.C[15] I0=$false I1=spi.tx_cnt[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[15] I3=$auto$alumacc.cc:474:replace_alu$531542.C[15] O=$abc$706167$n1727
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi.tx_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$531542.C[2] I0=$false I1=spi.tx_cnt[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$531542.C[2] O=$abc$706167$n1714
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[2] CO=$auto$alumacc.cc:474:replace_alu$531542.C[3] I0=$false I1=spi.tx_cnt[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$531542.C[3] O=$abc$706167$n1715
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[3] CO=$auto$alumacc.cc:474:replace_alu$531542.C[4] I0=$false I1=spi.tx_cnt[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$531542.C[4] O=$abc$706167$n1716
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[4] CO=$auto$alumacc.cc:474:replace_alu$531542.C[5] I0=$false I1=spi.tx_cnt[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$531542.C[5] O=$abc$706167$n1717
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[5] CO=$auto$alumacc.cc:474:replace_alu$531542.C[6] I0=$false I1=spi.tx_cnt[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$531542.C[6] O=$abc$706167$n1718
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[6] CO=$auto$alumacc.cc:474:replace_alu$531542.C[7] I0=$false I1=spi.tx_cnt[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$531542.C[7] O=$abc$706167$n1719
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[7] CO=$auto$alumacc.cc:474:replace_alu$531542.C[8] I0=$false I1=spi.tx_cnt[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$531542.C[8] O=$abc$706167$n1720
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[8] CO=$auto$alumacc.cc:474:replace_alu$531542.C[9] I0=$false I1=spi.tx_cnt[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.tx_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$531542.C[9] O=$abc$706167$n1721
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531542.C[9] CO=$auto$alumacc.cc:474:replace_alu$531542.C[10] I0=$false I1=spi.tx_cnt[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:135|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=spi.csoff_tick[0] I3=$false O=$abc$706167$n4265
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[10] I3=$auto$alumacc.cc:474:replace_alu$531545.C[10] O=$abc$706167$n4274
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[10] CO=$auto$alumacc.cc:474:replace_alu$531545.C[11] I0=$false I1=spi.csoff_tick[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[11] I3=$auto$alumacc.cc:474:replace_alu$531545.C[11] O=$abc$706167$n4275
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[11] CO=$auto$alumacc.cc:474:replace_alu$531545.C[12] I0=$false I1=spi.csoff_tick[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[12] I3=$auto$alumacc.cc:474:replace_alu$531545.C[12] O=$abc$706167$n4276
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[12] CO=$auto$alumacc.cc:474:replace_alu$531545.C[13] I0=$false I1=spi.csoff_tick[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[13] I3=$auto$alumacc.cc:474:replace_alu$531545.C[13] O=$abc$706167$n4277
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[13] CO=$auto$alumacc.cc:474:replace_alu$531545.C[14] I0=$false I1=spi.csoff_tick[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[14] I3=$auto$alumacc.cc:474:replace_alu$531545.C[14] O=$abc$706167$n4278
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[14] CO=$auto$alumacc.cc:474:replace_alu$531545.C[15] I0=$false I1=spi.csoff_tick[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[15] I3=$auto$alumacc.cc:474:replace_alu$531545.C[15] O=$abc$706167$n4279
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi.csoff_tick[0] CO=$auto$alumacc.cc:474:replace_alu$531545.C[2] I0=$false I1=spi.csoff_tick[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[2] I3=$auto$alumacc.cc:474:replace_alu$531545.C[2] O=$abc$706167$n4266
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[2] CO=$auto$alumacc.cc:474:replace_alu$531545.C[3] I0=$false I1=spi.csoff_tick[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[3] I3=$auto$alumacc.cc:474:replace_alu$531545.C[3] O=$abc$706167$n4267
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[3] CO=$auto$alumacc.cc:474:replace_alu$531545.C[4] I0=$false I1=spi.csoff_tick[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[4] I3=$auto$alumacc.cc:474:replace_alu$531545.C[4] O=$abc$706167$n4268
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[4] CO=$auto$alumacc.cc:474:replace_alu$531545.C[5] I0=$false I1=spi.csoff_tick[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[5] I3=$auto$alumacc.cc:474:replace_alu$531545.C[5] O=$abc$706167$n4269
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[5] CO=$auto$alumacc.cc:474:replace_alu$531545.C[6] I0=$false I1=spi.csoff_tick[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[6] I3=$auto$alumacc.cc:474:replace_alu$531545.C[6] O=$abc$706167$n4270
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[6] CO=$auto$alumacc.cc:474:replace_alu$531545.C[7] I0=$false I1=spi.csoff_tick[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[7] I3=$auto$alumacc.cc:474:replace_alu$531545.C[7] O=$abc$706167$n4271
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[7] CO=$auto$alumacc.cc:474:replace_alu$531545.C[8] I0=$false I1=spi.csoff_tick[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[8] I3=$auto$alumacc.cc:474:replace_alu$531545.C[8] O=$abc$706167$n4272
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[8] CO=$auto$alumacc.cc:474:replace_alu$531545.C[9] I0=$false I1=spi.csoff_tick[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.csoff_tick[9] I3=$auto$alumacc.cc:474:replace_alu$531545.C[9] O=$abc$706167$n4273
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531545.C[9] CO=$auto$alumacc.cc:474:replace_alu$531545.C[10] I0=$false I1=spi.csoff_tick[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:147|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=spi.en_tick[0] I3=$false O=$abc$706167$n1808
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[10] I3=$auto$alumacc.cc:474:replace_alu$531548.C[10] O=$abc$706167$n1828
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[10] CO=$auto$alumacc.cc:474:replace_alu$531548.C[11] I0=$false I1=spi.en_tick[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[11] I3=$auto$alumacc.cc:474:replace_alu$531548.C[11] O=$abc$706167$n1830
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[11] CO=$auto$alumacc.cc:474:replace_alu$531548.C[12] I0=$false I1=spi.en_tick[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[12] I3=$auto$alumacc.cc:474:replace_alu$531548.C[12] O=$abc$706167$n1832
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[12] CO=$auto$alumacc.cc:474:replace_alu$531548.C[13] I0=$false I1=spi.en_tick[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[13] I3=$auto$alumacc.cc:474:replace_alu$531548.C[13] O=$abc$706167$n1834
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[13] CO=$auto$alumacc.cc:474:replace_alu$531548.C[14] I0=$false I1=spi.en_tick[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[14] I3=$auto$alumacc.cc:474:replace_alu$531548.C[14] O=$abc$706167$n1836
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[14] CO=$auto$alumacc.cc:474:replace_alu$531548.C[15] I0=$false I1=spi.en_tick[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[15] I3=$auto$alumacc.cc:474:replace_alu$531548.C[15] O=$abc$706167$n1838
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi.en_tick[0] CO=$auto$alumacc.cc:474:replace_alu$531548.C[2] I0=$false I1=spi.en_tick[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[2] I3=$auto$alumacc.cc:474:replace_alu$531548.C[2] O=$abc$706167$n1812
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[2] CO=$auto$alumacc.cc:474:replace_alu$531548.C[3] I0=$false I1=spi.en_tick[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[3] I3=$auto$alumacc.cc:474:replace_alu$531548.C[3] O=$abc$706167$n1814
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[3] CO=$auto$alumacc.cc:474:replace_alu$531548.C[4] I0=$false I1=spi.en_tick[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[4] I3=$auto$alumacc.cc:474:replace_alu$531548.C[4] O=$abc$706167$n1816
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[4] CO=$auto$alumacc.cc:474:replace_alu$531548.C[5] I0=$false I1=spi.en_tick[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[5] I3=$auto$alumacc.cc:474:replace_alu$531548.C[5] O=$abc$706167$n1818
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[5] CO=$auto$alumacc.cc:474:replace_alu$531548.C[6] I0=$false I1=spi.en_tick[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[6] I3=$auto$alumacc.cc:474:replace_alu$531548.C[6] O=$abc$706167$n1820
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[6] CO=$auto$alumacc.cc:474:replace_alu$531548.C[7] I0=$false I1=spi.en_tick[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[7] I3=$auto$alumacc.cc:474:replace_alu$531548.C[7] O=$abc$706167$n1822
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[7] CO=$auto$alumacc.cc:474:replace_alu$531548.C[8] I0=$false I1=spi.en_tick[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[8] I3=$auto$alumacc.cc:474:replace_alu$531548.C[8] O=$abc$706167$n1824
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[8] CO=$auto$alumacc.cc:474:replace_alu$531548.C[9] I0=$false I1=spi.en_tick[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi.en_tick[9] I3=$auto$alumacc.cc:474:replace_alu$531548.C[9] O=$abc$706167$n1826
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$531548.C[9] CO=$auto$alumacc.cc:474:replace_alu$531548.C[10] I0=$false I1=spi.en_tick[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:99|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$706167$n4141 I2=$false I3=$false O=$abc$706167$n3989
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$abc$706167$n4143 I3=$auto$maccmap.cc:240:synth$534728.C[10] O=$abc$706167$n2645
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$706167$n4071 CO=$auto$maccmap.cc:240:synth$534728.C[7] I0=$abc$706167$n4072 I1=$false
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$706167$n4142 I2=$false I3=$auto$maccmap.cc:240:synth$534728.C[7] O=$abc$706167$n3926
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$534728.C[7] CO=$auto$maccmap.cc:240:synth$534728.C[8] I0=$abc$706167$n4142 I1=$false
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$706167$n4230 I2=$false I3=$auto$maccmap.cc:240:synth$534728.C[8] O=$abc$706167$n1873
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$534728.C[8] CO=$auto$maccmap.cc:240:synth$534728.C[9] I0=$abc$706167$n4230 I1=$false
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$706167$n4231 I2=$false I3=$auto$maccmap.cc:240:synth$534728.C[9] O=$abc$706167$n2741
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$534728.C[9] CO=$auto$maccmap.cc:240:synth$534728.C[10] I0=$abc$706167$n4231 I1=$false
.attr src "C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK_16mhz D=frame[0] E=frame_en Q=spi_frame[0]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1] E=frame_en Q=spi_frame[1]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[2] E=frame_en Q=spi_frame[2]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[3] E=frame_en Q=spi_frame[3]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[4] E=frame_en Q=spi_frame[4]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[5] E=frame_en Q=spi_frame[5]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[6] E=frame_en Q=spi_frame[6]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[7] E=frame_en Q=spi_frame[7]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[8] E=frame_en Q=spi_frame[8]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[9] E=frame_en Q=spi_frame[9]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[10] E=frame_en Q=spi_frame[10]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[11] E=frame_en Q=spi_frame[11]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[12] E=frame_en Q=spi_frame[12]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[13] E=frame_en Q=spi_frame[13]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[14] E=frame_en Q=spi_frame[14]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[15] E=frame_en Q=spi_frame[15]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[16] E=frame_en Q=spi_frame[16]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[17] E=frame_en Q=spi_frame[17]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[18] E=frame_en Q=spi_frame[18]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[19] E=frame_en Q=spi_frame[19]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[20] E=frame_en Q=spi_frame[20]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[21] E=frame_en Q=spi_frame[21]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[22] E=frame_en Q=spi_frame[22]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[23] E=frame_en Q=spi_frame[23]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[24] E=frame_en Q=spi_frame[24]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[25] E=frame_en Q=spi_frame[25]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[26] E=frame_en Q=spi_frame[26]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[27] E=frame_en Q=spi_frame[27]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[28] E=frame_en Q=spi_frame[28]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[29] E=frame_en Q=spi_frame[29]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[30] E=frame_en Q=spi_frame[30]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[31] E=frame_en Q=spi_frame[31]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[32] E=frame_en Q=spi_frame[32]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[33] E=frame_en Q=spi_frame[33]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[34] E=frame_en Q=spi_frame[34]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[35] E=frame_en Q=spi_frame[35]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[36] E=frame_en Q=spi_frame[36]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[37] E=frame_en Q=spi_frame[37]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[38] E=frame_en Q=spi_frame[38]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[39] E=frame_en Q=spi_frame[39]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[40] E=frame_en Q=spi_frame[40]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[41] E=frame_en Q=spi_frame[41]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[42] E=frame_en Q=spi_frame[42]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[43] E=frame_en Q=spi_frame[43]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[44] E=frame_en Q=spi_frame[44]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[45] E=frame_en Q=spi_frame[45]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[46] E=frame_en Q=spi_frame[46]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[47] E=frame_en Q=spi_frame[47]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[48] E=frame_en Q=spi_frame[48]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[49] E=frame_en Q=spi_frame[49]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[50] E=frame_en Q=spi_frame[50]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[51] E=frame_en Q=spi_frame[51]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[52] E=frame_en Q=spi_frame[52]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[53] E=frame_en Q=spi_frame[53]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[54] E=frame_en Q=spi_frame[54]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[55] E=frame_en Q=spi_frame[55]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[56] E=frame_en Q=spi_frame[56]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[57] E=frame_en Q=spi_frame[57]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[58] E=frame_en Q=spi_frame[58]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[59] E=frame_en Q=spi_frame[59]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[60] E=frame_en Q=spi_frame[60]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[61] E=frame_en Q=spi_frame[61]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[62] E=frame_en Q=spi_frame[62]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[63] E=frame_en Q=spi_frame[63]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[64] E=frame_en Q=spi_frame[64]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[65] E=frame_en Q=spi_frame[65]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[66] E=frame_en Q=spi_frame[66]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[67] E=frame_en Q=spi_frame[67]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[68] E=frame_en Q=spi_frame[68]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[69] E=frame_en Q=spi_frame[69]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[70] E=frame_en Q=spi_frame[70]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[71] E=frame_en Q=spi_frame[71]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[72] E=frame_en Q=spi_frame[72]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[73] E=frame_en Q=spi_frame[73]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[74] E=frame_en Q=spi_frame[74]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[75] E=frame_en Q=spi_frame[75]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[76] E=frame_en Q=spi_frame[76]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[77] E=frame_en Q=spi_frame[77]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[78] E=frame_en Q=spi_frame[78]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[79] E=frame_en Q=spi_frame[79]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[80] E=frame_en Q=spi_frame[80]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[81] E=frame_en Q=spi_frame[81]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[82] E=frame_en Q=spi_frame[82]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[83] E=frame_en Q=spi_frame[83]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[84] E=frame_en Q=spi_frame[84]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[85] E=frame_en Q=spi_frame[85]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[86] E=frame_en Q=spi_frame[86]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[87] E=frame_en Q=spi_frame[87]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[88] E=frame_en Q=spi_frame[88]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[89] E=frame_en Q=spi_frame[89]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[90] E=frame_en Q=spi_frame[90]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[91] E=frame_en Q=spi_frame[91]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[92] E=frame_en Q=spi_frame[92]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[93] E=frame_en Q=spi_frame[93]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[94] E=frame_en Q=spi_frame[94]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[95] E=frame_en Q=spi_frame[95]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[96] E=frame_en Q=spi_frame[96]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[97] E=frame_en Q=spi_frame[97]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[98] E=frame_en Q=spi_frame[98]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[99] E=frame_en Q=spi_frame[99]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[100] E=frame_en Q=spi_frame[100]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[101] E=frame_en Q=spi_frame[101]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[102] E=frame_en Q=spi_frame[102]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[103] E=frame_en Q=spi_frame[103]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[104] E=frame_en Q=spi_frame[104]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[105] E=frame_en Q=spi_frame[105]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[106] E=frame_en Q=spi_frame[106]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[107] E=frame_en Q=spi_frame[107]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[108] E=frame_en Q=spi_frame[108]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[109] E=frame_en Q=spi_frame[109]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[110] E=frame_en Q=spi_frame[110]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[111] E=frame_en Q=spi_frame[111]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[112] E=frame_en Q=spi_frame[112]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[113] E=frame_en Q=spi_frame[113]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[114] E=frame_en Q=spi_frame[114]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[115] E=frame_en Q=spi_frame[115]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[116] E=frame_en Q=spi_frame[116]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[117] E=frame_en Q=spi_frame[117]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[118] E=frame_en Q=spi_frame[118]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[119] E=frame_en Q=spi_frame[119]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[120] E=frame_en Q=spi_frame[120]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[121] E=frame_en Q=spi_frame[121]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[122] E=frame_en Q=spi_frame[122]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[123] E=frame_en Q=spi_frame[123]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[124] E=frame_en Q=spi_frame[124]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[125] E=frame_en Q=spi_frame[125]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[126] E=frame_en Q=spi_frame[126]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[127] E=frame_en Q=spi_frame[127]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[128] E=frame_en Q=spi_frame[128]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[129] E=frame_en Q=spi_frame[129]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[130] E=frame_en Q=spi_frame[130]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[131] E=frame_en Q=spi_frame[131]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[132] E=frame_en Q=spi_frame[132]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[133] E=frame_en Q=spi_frame[133]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[134] E=frame_en Q=spi_frame[134]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[135] E=frame_en Q=spi_frame[135]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[136] E=frame_en Q=spi_frame[136]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[137] E=frame_en Q=spi_frame[137]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[138] E=frame_en Q=spi_frame[138]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[139] E=frame_en Q=spi_frame[139]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[140] E=frame_en Q=spi_frame[140]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[141] E=frame_en Q=spi_frame[141]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[142] E=frame_en Q=spi_frame[142]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[143] E=frame_en Q=spi_frame[143]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[144] E=frame_en Q=spi_frame[144]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[145] E=frame_en Q=spi_frame[145]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[146] E=frame_en Q=spi_frame[146]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[147] E=frame_en Q=spi_frame[147]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[148] E=frame_en Q=spi_frame[148]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[149] E=frame_en Q=spi_frame[149]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[150] E=frame_en Q=spi_frame[150]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[151] E=frame_en Q=spi_frame[151]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[152] E=frame_en Q=spi_frame[152]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[153] E=frame_en Q=spi_frame[153]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[154] E=frame_en Q=spi_frame[154]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[155] E=frame_en Q=spi_frame[155]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[156] E=frame_en Q=spi_frame[156]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[157] E=frame_en Q=spi_frame[157]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[158] E=frame_en Q=spi_frame[158]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[159] E=frame_en Q=spi_frame[159]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[160] E=frame_en Q=spi_frame[160]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[161] E=frame_en Q=spi_frame[161]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[162] E=frame_en Q=spi_frame[162]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[163] E=frame_en Q=spi_frame[163]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[164] E=frame_en Q=spi_frame[164]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[165] E=frame_en Q=spi_frame[165]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[166] E=frame_en Q=spi_frame[166]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[167] E=frame_en Q=spi_frame[167]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[168] E=frame_en Q=spi_frame[168]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[169] E=frame_en Q=spi_frame[169]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[170] E=frame_en Q=spi_frame[170]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[171] E=frame_en Q=spi_frame[171]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[172] E=frame_en Q=spi_frame[172]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[173] E=frame_en Q=spi_frame[173]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[174] E=frame_en Q=spi_frame[174]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[175] E=frame_en Q=spi_frame[175]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[176] E=frame_en Q=spi_frame[176]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[177] E=frame_en Q=spi_frame[177]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[178] E=frame_en Q=spi_frame[178]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[179] E=frame_en Q=spi_frame[179]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[180] E=frame_en Q=spi_frame[180]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[181] E=frame_en Q=spi_frame[181]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[182] E=frame_en Q=spi_frame[182]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[183] E=frame_en Q=spi_frame[183]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[184] E=frame_en Q=spi_frame[184]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[185] E=frame_en Q=spi_frame[185]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[186] E=frame_en Q=spi_frame[186]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[187] E=frame_en Q=spi_frame[187]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[188] E=frame_en Q=spi_frame[188]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[189] E=frame_en Q=spi_frame[189]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[190] E=frame_en Q=spi_frame[190]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[191] E=frame_en Q=spi_frame[191]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[192] E=frame_en Q=spi_frame[192]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[193] E=frame_en Q=spi_frame[193]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[194] E=frame_en Q=spi_frame[194]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[195] E=frame_en Q=spi_frame[195]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[196] E=frame_en Q=spi_frame[196]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[197] E=frame_en Q=spi_frame[197]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[198] E=frame_en Q=spi_frame[198]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[199] E=frame_en Q=spi_frame[199]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[200] E=frame_en Q=spi_frame[200]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[201] E=frame_en Q=spi_frame[201]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[202] E=frame_en Q=spi_frame[202]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[203] E=frame_en Q=spi_frame[203]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[204] E=frame_en Q=spi_frame[204]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[205] E=frame_en Q=spi_frame[205]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[206] E=frame_en Q=spi_frame[206]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[207] E=frame_en Q=spi_frame[207]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[208] E=frame_en Q=spi_frame[208]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[209] E=frame_en Q=spi_frame[209]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[210] E=frame_en Q=spi_frame[210]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[211] E=frame_en Q=spi_frame[211]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[212] E=frame_en Q=spi_frame[212]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[213] E=frame_en Q=spi_frame[213]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[214] E=frame_en Q=spi_frame[214]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[215] E=frame_en Q=spi_frame[215]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[216] E=frame_en Q=spi_frame[216]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[217] E=frame_en Q=spi_frame[217]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[218] E=frame_en Q=spi_frame[218]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[219] E=frame_en Q=spi_frame[219]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[220] E=frame_en Q=spi_frame[220]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[221] E=frame_en Q=spi_frame[221]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[222] E=frame_en Q=spi_frame[222]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[223] E=frame_en Q=spi_frame[223]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[224] E=frame_en Q=spi_frame[224]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[225] E=frame_en Q=spi_frame[225]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[226] E=frame_en Q=spi_frame[226]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[227] E=frame_en Q=spi_frame[227]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[228] E=frame_en Q=spi_frame[228]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[229] E=frame_en Q=spi_frame[229]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[230] E=frame_en Q=spi_frame[230]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[231] E=frame_en Q=spi_frame[231]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[232] E=frame_en Q=spi_frame[232]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[233] E=frame_en Q=spi_frame[233]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[234] E=frame_en Q=spi_frame[234]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[235] E=frame_en Q=spi_frame[235]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[236] E=frame_en Q=spi_frame[236]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[237] E=frame_en Q=spi_frame[237]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[238] E=frame_en Q=spi_frame[238]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[239] E=frame_en Q=spi_frame[239]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[240] E=frame_en Q=spi_frame[240]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[241] E=frame_en Q=spi_frame[241]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[242] E=frame_en Q=spi_frame[242]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[243] E=frame_en Q=spi_frame[243]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[244] E=frame_en Q=spi_frame[244]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[245] E=frame_en Q=spi_frame[245]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[246] E=frame_en Q=spi_frame[246]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[247] E=frame_en Q=spi_frame[247]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[248] E=frame_en Q=spi_frame[248]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[249] E=frame_en Q=spi_frame[249]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[250] E=frame_en Q=spi_frame[250]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[251] E=frame_en Q=spi_frame[251]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[252] E=frame_en Q=spi_frame[252]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[253] E=frame_en Q=spi_frame[253]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[254] E=frame_en Q=spi_frame[254]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[255] E=frame_en Q=spi_frame[255]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[256] E=frame_en Q=spi_frame[256]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[257] E=frame_en Q=spi_frame[257]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[258] E=frame_en Q=spi_frame[258]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[259] E=frame_en Q=spi_frame[259]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[260] E=frame_en Q=spi_frame[260]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[261] E=frame_en Q=spi_frame[261]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[262] E=frame_en Q=spi_frame[262]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[263] E=frame_en Q=spi_frame[263]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[264] E=frame_en Q=spi_frame[264]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[265] E=frame_en Q=spi_frame[265]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[266] E=frame_en Q=spi_frame[266]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[267] E=frame_en Q=spi_frame[267]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[268] E=frame_en Q=spi_frame[268]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[269] E=frame_en Q=spi_frame[269]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[270] E=frame_en Q=spi_frame[270]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[271] E=frame_en Q=spi_frame[271]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[272] E=frame_en Q=spi_frame[272]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[273] E=frame_en Q=spi_frame[273]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[274] E=frame_en Q=spi_frame[274]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[275] E=frame_en Q=spi_frame[275]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[276] E=frame_en Q=spi_frame[276]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[277] E=frame_en Q=spi_frame[277]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[278] E=frame_en Q=spi_frame[278]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[279] E=frame_en Q=spi_frame[279]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[280] E=frame_en Q=spi_frame[280]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[281] E=frame_en Q=spi_frame[281]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[282] E=frame_en Q=spi_frame[282]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[283] E=frame_en Q=spi_frame[283]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[284] E=frame_en Q=spi_frame[284]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[285] E=frame_en Q=spi_frame[285]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[286] E=frame_en Q=spi_frame[286]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[287] E=frame_en Q=spi_frame[287]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[288] E=frame_en Q=spi_frame[288]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[289] E=frame_en Q=spi_frame[289]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[290] E=frame_en Q=spi_frame[290]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[291] E=frame_en Q=spi_frame[291]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[292] E=frame_en Q=spi_frame[292]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[293] E=frame_en Q=spi_frame[293]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[294] E=frame_en Q=spi_frame[294]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[295] E=frame_en Q=spi_frame[295]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[296] E=frame_en Q=spi_frame[296]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[297] E=frame_en Q=spi_frame[297]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[298] E=frame_en Q=spi_frame[298]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[299] E=frame_en Q=spi_frame[299]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[300] E=frame_en Q=spi_frame[300]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[301] E=frame_en Q=spi_frame[301]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[302] E=frame_en Q=spi_frame[302]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[303] E=frame_en Q=spi_frame[303]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[304] E=frame_en Q=spi_frame[304]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[305] E=frame_en Q=spi_frame[305]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[306] E=frame_en Q=spi_frame[306]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[307] E=frame_en Q=spi_frame[307]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[308] E=frame_en Q=spi_frame[308]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[309] E=frame_en Q=spi_frame[309]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[310] E=frame_en Q=spi_frame[310]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[311] E=frame_en Q=spi_frame[311]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[312] E=frame_en Q=spi_frame[312]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[313] E=frame_en Q=spi_frame[313]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[314] E=frame_en Q=spi_frame[314]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[315] E=frame_en Q=spi_frame[315]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[316] E=frame_en Q=spi_frame[316]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[317] E=frame_en Q=spi_frame[317]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[318] E=frame_en Q=spi_frame[318]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[319] E=frame_en Q=spi_frame[319]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[320] E=frame_en Q=spi_frame[320]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[321] E=frame_en Q=spi_frame[321]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[322] E=frame_en Q=spi_frame[322]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[323] E=frame_en Q=spi_frame[323]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[324] E=frame_en Q=spi_frame[324]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[325] E=frame_en Q=spi_frame[325]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[326] E=frame_en Q=spi_frame[326]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[327] E=frame_en Q=spi_frame[327]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[328] E=frame_en Q=spi_frame[328]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[329] E=frame_en Q=spi_frame[329]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[330] E=frame_en Q=spi_frame[330]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[331] E=frame_en Q=spi_frame[331]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[332] E=frame_en Q=spi_frame[332]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[333] E=frame_en Q=spi_frame[333]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[334] E=frame_en Q=spi_frame[334]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[335] E=frame_en Q=spi_frame[335]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[336] E=frame_en Q=spi_frame[336]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[337] E=frame_en Q=spi_frame[337]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[338] E=frame_en Q=spi_frame[338]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[339] E=frame_en Q=spi_frame[339]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[340] E=frame_en Q=spi_frame[340]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[341] E=frame_en Q=spi_frame[341]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[342] E=frame_en Q=spi_frame[342]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[343] E=frame_en Q=spi_frame[343]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[344] E=frame_en Q=spi_frame[344]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[345] E=frame_en Q=spi_frame[345]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[346] E=frame_en Q=spi_frame[346]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[347] E=frame_en Q=spi_frame[347]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[348] E=frame_en Q=spi_frame[348]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[349] E=frame_en Q=spi_frame[349]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[350] E=frame_en Q=spi_frame[350]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[351] E=frame_en Q=spi_frame[351]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[352] E=frame_en Q=spi_frame[352]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[353] E=frame_en Q=spi_frame[353]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[354] E=frame_en Q=spi_frame[354]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[355] E=frame_en Q=spi_frame[355]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[356] E=frame_en Q=spi_frame[356]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[357] E=frame_en Q=spi_frame[357]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[358] E=frame_en Q=spi_frame[358]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[359] E=frame_en Q=spi_frame[359]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[360] E=frame_en Q=spi_frame[360]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[361] E=frame_en Q=spi_frame[361]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[362] E=frame_en Q=spi_frame[362]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[363] E=frame_en Q=spi_frame[363]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[364] E=frame_en Q=spi_frame[364]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[365] E=frame_en Q=spi_frame[365]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[366] E=frame_en Q=spi_frame[366]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[367] E=frame_en Q=spi_frame[367]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[368] E=frame_en Q=spi_frame[368]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[369] E=frame_en Q=spi_frame[369]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[370] E=frame_en Q=spi_frame[370]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[371] E=frame_en Q=spi_frame[371]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[372] E=frame_en Q=spi_frame[372]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[373] E=frame_en Q=spi_frame[373]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[374] E=frame_en Q=spi_frame[374]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[375] E=frame_en Q=spi_frame[375]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[376] E=frame_en Q=spi_frame[376]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[377] E=frame_en Q=spi_frame[377]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[378] E=frame_en Q=spi_frame[378]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[379] E=frame_en Q=spi_frame[379]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[380] E=frame_en Q=spi_frame[380]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[381] E=frame_en Q=spi_frame[381]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[382] E=frame_en Q=spi_frame[382]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[383] E=frame_en Q=spi_frame[383]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[384] E=frame_en Q=spi_frame[384]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[385] E=frame_en Q=spi_frame[385]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[386] E=frame_en Q=spi_frame[386]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[387] E=frame_en Q=spi_frame[387]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[388] E=frame_en Q=spi_frame[388]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[389] E=frame_en Q=spi_frame[389]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[390] E=frame_en Q=spi_frame[390]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[391] E=frame_en Q=spi_frame[391]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[392] E=frame_en Q=spi_frame[392]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[393] E=frame_en Q=spi_frame[393]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[394] E=frame_en Q=spi_frame[394]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[395] E=frame_en Q=spi_frame[395]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[396] E=frame_en Q=spi_frame[396]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[397] E=frame_en Q=spi_frame[397]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[398] E=frame_en Q=spi_frame[398]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[399] E=frame_en Q=spi_frame[399]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[400] E=frame_en Q=spi_frame[400]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[401] E=frame_en Q=spi_frame[401]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[402] E=frame_en Q=spi_frame[402]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[403] E=frame_en Q=spi_frame[403]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[404] E=frame_en Q=spi_frame[404]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[405] E=frame_en Q=spi_frame[405]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[406] E=frame_en Q=spi_frame[406]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[407] E=frame_en Q=spi_frame[407]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[408] E=frame_en Q=spi_frame[408]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[409] E=frame_en Q=spi_frame[409]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[410] E=frame_en Q=spi_frame[410]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[411] E=frame_en Q=spi_frame[411]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[412] E=frame_en Q=spi_frame[412]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[413] E=frame_en Q=spi_frame[413]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[414] E=frame_en Q=spi_frame[414]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[415] E=frame_en Q=spi_frame[415]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[416] E=frame_en Q=spi_frame[416]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[417] E=frame_en Q=spi_frame[417]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[418] E=frame_en Q=spi_frame[418]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[419] E=frame_en Q=spi_frame[419]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[420] E=frame_en Q=spi_frame[420]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[421] E=frame_en Q=spi_frame[421]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[422] E=frame_en Q=spi_frame[422]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[423] E=frame_en Q=spi_frame[423]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[424] E=frame_en Q=spi_frame[424]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[425] E=frame_en Q=spi_frame[425]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[426] E=frame_en Q=spi_frame[426]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[427] E=frame_en Q=spi_frame[427]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[428] E=frame_en Q=spi_frame[428]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[429] E=frame_en Q=spi_frame[429]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[430] E=frame_en Q=spi_frame[430]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[431] E=frame_en Q=spi_frame[431]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[432] E=frame_en Q=spi_frame[432]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[433] E=frame_en Q=spi_frame[433]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[434] E=frame_en Q=spi_frame[434]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[435] E=frame_en Q=spi_frame[435]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[436] E=frame_en Q=spi_frame[436]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[437] E=frame_en Q=spi_frame[437]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[438] E=frame_en Q=spi_frame[438]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[439] E=frame_en Q=spi_frame[439]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[440] E=frame_en Q=spi_frame[440]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[441] E=frame_en Q=spi_frame[441]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[442] E=frame_en Q=spi_frame[442]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[443] E=frame_en Q=spi_frame[443]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[444] E=frame_en Q=spi_frame[444]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[445] E=frame_en Q=spi_frame[445]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[446] E=frame_en Q=spi_frame[446]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[447] E=frame_en Q=spi_frame[447]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[448] E=frame_en Q=spi_frame[448]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[449] E=frame_en Q=spi_frame[449]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[450] E=frame_en Q=spi_frame[450]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[451] E=frame_en Q=spi_frame[451]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[452] E=frame_en Q=spi_frame[452]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[453] E=frame_en Q=spi_frame[453]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[454] E=frame_en Q=spi_frame[454]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[455] E=frame_en Q=spi_frame[455]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[456] E=frame_en Q=spi_frame[456]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[457] E=frame_en Q=spi_frame[457]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[458] E=frame_en Q=spi_frame[458]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[459] E=frame_en Q=spi_frame[459]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[460] E=frame_en Q=spi_frame[460]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[461] E=frame_en Q=spi_frame[461]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[462] E=frame_en Q=spi_frame[462]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[463] E=frame_en Q=spi_frame[463]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[464] E=frame_en Q=spi_frame[464]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[465] E=frame_en Q=spi_frame[465]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[466] E=frame_en Q=spi_frame[466]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[467] E=frame_en Q=spi_frame[467]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[468] E=frame_en Q=spi_frame[468]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[469] E=frame_en Q=spi_frame[469]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[470] E=frame_en Q=spi_frame[470]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[471] E=frame_en Q=spi_frame[471]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[472] E=frame_en Q=spi_frame[472]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[473] E=frame_en Q=spi_frame[473]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[474] E=frame_en Q=spi_frame[474]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[475] E=frame_en Q=spi_frame[475]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[476] E=frame_en Q=spi_frame[476]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[477] E=frame_en Q=spi_frame[477]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[478] E=frame_en Q=spi_frame[478]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[479] E=frame_en Q=spi_frame[479]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[480] E=frame_en Q=spi_frame[480]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[481] E=frame_en Q=spi_frame[481]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[482] E=frame_en Q=spi_frame[482]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[483] E=frame_en Q=spi_frame[483]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[484] E=frame_en Q=spi_frame[484]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[485] E=frame_en Q=spi_frame[485]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[486] E=frame_en Q=spi_frame[486]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[487] E=frame_en Q=spi_frame[487]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[488] E=frame_en Q=spi_frame[488]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[489] E=frame_en Q=spi_frame[489]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[490] E=frame_en Q=spi_frame[490]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[491] E=frame_en Q=spi_frame[491]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[492] E=frame_en Q=spi_frame[492]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[493] E=frame_en Q=spi_frame[493]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[494] E=frame_en Q=spi_frame[494]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[495] E=frame_en Q=spi_frame[495]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[496] E=frame_en Q=spi_frame[496]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[497] E=frame_en Q=spi_frame[497]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[498] E=frame_en Q=spi_frame[498]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[499] E=frame_en Q=spi_frame[499]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[500] E=frame_en Q=spi_frame[500]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[501] E=frame_en Q=spi_frame[501]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[502] E=frame_en Q=spi_frame[502]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[503] E=frame_en Q=spi_frame[503]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[504] E=frame_en Q=spi_frame[504]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[505] E=frame_en Q=spi_frame[505]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[506] E=frame_en Q=spi_frame[506]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[507] E=frame_en Q=spi_frame[507]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[508] E=frame_en Q=spi_frame[508]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[509] E=frame_en Q=spi_frame[509]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[510] E=frame_en Q=spi_frame[510]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[511] E=frame_en Q=spi_frame[511]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[512] E=frame_en Q=spi_frame[512]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[513] E=frame_en Q=spi_frame[513]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[514] E=frame_en Q=spi_frame[514]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[515] E=frame_en Q=spi_frame[515]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[516] E=frame_en Q=spi_frame[516]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[517] E=frame_en Q=spi_frame[517]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[518] E=frame_en Q=spi_frame[518]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[519] E=frame_en Q=spi_frame[519]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[520] E=frame_en Q=spi_frame[520]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[521] E=frame_en Q=spi_frame[521]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[522] E=frame_en Q=spi_frame[522]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[523] E=frame_en Q=spi_frame[523]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[524] E=frame_en Q=spi_frame[524]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[525] E=frame_en Q=spi_frame[525]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[526] E=frame_en Q=spi_frame[526]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[527] E=frame_en Q=spi_frame[527]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[528] E=frame_en Q=spi_frame[528]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[529] E=frame_en Q=spi_frame[529]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[530] E=frame_en Q=spi_frame[530]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[531] E=frame_en Q=spi_frame[531]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[532] E=frame_en Q=spi_frame[532]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[533] E=frame_en Q=spi_frame[533]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[534] E=frame_en Q=spi_frame[534]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[535] E=frame_en Q=spi_frame[535]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[536] E=frame_en Q=spi_frame[536]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[537] E=frame_en Q=spi_frame[537]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[538] E=frame_en Q=spi_frame[538]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[539] E=frame_en Q=spi_frame[539]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[540] E=frame_en Q=spi_frame[540]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[541] E=frame_en Q=spi_frame[541]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[542] E=frame_en Q=spi_frame[542]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[543] E=frame_en Q=spi_frame[543]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[544] E=frame_en Q=spi_frame[544]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[545] E=frame_en Q=spi_frame[545]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[546] E=frame_en Q=spi_frame[546]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[547] E=frame_en Q=spi_frame[547]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[548] E=frame_en Q=spi_frame[548]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[549] E=frame_en Q=spi_frame[549]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[550] E=frame_en Q=spi_frame[550]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[551] E=frame_en Q=spi_frame[551]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[552] E=frame_en Q=spi_frame[552]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[553] E=frame_en Q=spi_frame[553]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[554] E=frame_en Q=spi_frame[554]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[555] E=frame_en Q=spi_frame[555]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[556] E=frame_en Q=spi_frame[556]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[557] E=frame_en Q=spi_frame[557]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[558] E=frame_en Q=spi_frame[558]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[559] E=frame_en Q=spi_frame[559]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[560] E=frame_en Q=spi_frame[560]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[561] E=frame_en Q=spi_frame[561]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[562] E=frame_en Q=spi_frame[562]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[563] E=frame_en Q=spi_frame[563]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[564] E=frame_en Q=spi_frame[564]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[565] E=frame_en Q=spi_frame[565]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[566] E=frame_en Q=spi_frame[566]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[567] E=frame_en Q=spi_frame[567]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[568] E=frame_en Q=spi_frame[568]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[569] E=frame_en Q=spi_frame[569]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[570] E=frame_en Q=spi_frame[570]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[571] E=frame_en Q=spi_frame[571]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[572] E=frame_en Q=spi_frame[572]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[573] E=frame_en Q=spi_frame[573]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[574] E=frame_en Q=spi_frame[574]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[575] E=frame_en Q=spi_frame[575]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[576] E=frame_en Q=spi_frame[576]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[577] E=frame_en Q=spi_frame[577]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[578] E=frame_en Q=spi_frame[578]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[579] E=frame_en Q=spi_frame[579]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[580] E=frame_en Q=spi_frame[580]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[581] E=frame_en Q=spi_frame[581]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[582] E=frame_en Q=spi_frame[582]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[583] E=frame_en Q=spi_frame[583]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[584] E=frame_en Q=spi_frame[584]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[585] E=frame_en Q=spi_frame[585]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[586] E=frame_en Q=spi_frame[586]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[587] E=frame_en Q=spi_frame[587]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[588] E=frame_en Q=spi_frame[588]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[589] E=frame_en Q=spi_frame[589]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[590] E=frame_en Q=spi_frame[590]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[591] E=frame_en Q=spi_frame[591]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[592] E=frame_en Q=spi_frame[592]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[593] E=frame_en Q=spi_frame[593]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[594] E=frame_en Q=spi_frame[594]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[595] E=frame_en Q=spi_frame[595]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[596] E=frame_en Q=spi_frame[596]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[597] E=frame_en Q=spi_frame[597]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[598] E=frame_en Q=spi_frame[598]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[599] E=frame_en Q=spi_frame[599]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[600] E=frame_en Q=spi_frame[600]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[601] E=frame_en Q=spi_frame[601]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[602] E=frame_en Q=spi_frame[602]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[603] E=frame_en Q=spi_frame[603]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[604] E=frame_en Q=spi_frame[604]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[605] E=frame_en Q=spi_frame[605]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[606] E=frame_en Q=spi_frame[606]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[607] E=frame_en Q=spi_frame[607]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[608] E=frame_en Q=spi_frame[608]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[609] E=frame_en Q=spi_frame[609]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[610] E=frame_en Q=spi_frame[610]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[611] E=frame_en Q=spi_frame[611]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[612] E=frame_en Q=spi_frame[612]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[613] E=frame_en Q=spi_frame[613]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[614] E=frame_en Q=spi_frame[614]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[615] E=frame_en Q=spi_frame[615]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[616] E=frame_en Q=spi_frame[616]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[617] E=frame_en Q=spi_frame[617]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[618] E=frame_en Q=spi_frame[618]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[619] E=frame_en Q=spi_frame[619]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[620] E=frame_en Q=spi_frame[620]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[621] E=frame_en Q=spi_frame[621]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[622] E=frame_en Q=spi_frame[622]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[623] E=frame_en Q=spi_frame[623]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[624] E=frame_en Q=spi_frame[624]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[625] E=frame_en Q=spi_frame[625]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[626] E=frame_en Q=spi_frame[626]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[627] E=frame_en Q=spi_frame[627]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[628] E=frame_en Q=spi_frame[628]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[629] E=frame_en Q=spi_frame[629]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[630] E=frame_en Q=spi_frame[630]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[631] E=frame_en Q=spi_frame[631]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[632] E=frame_en Q=spi_frame[632]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[633] E=frame_en Q=spi_frame[633]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[634] E=frame_en Q=spi_frame[634]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[635] E=frame_en Q=spi_frame[635]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[636] E=frame_en Q=spi_frame[636]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[637] E=frame_en Q=spi_frame[637]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[638] E=frame_en Q=spi_frame[638]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[639] E=frame_en Q=spi_frame[639]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[640] E=frame_en Q=spi_frame[640]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[641] E=frame_en Q=spi_frame[641]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[642] E=frame_en Q=spi_frame[642]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[643] E=frame_en Q=spi_frame[643]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[644] E=frame_en Q=spi_frame[644]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[645] E=frame_en Q=spi_frame[645]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[646] E=frame_en Q=spi_frame[646]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[647] E=frame_en Q=spi_frame[647]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[648] E=frame_en Q=spi_frame[648]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[649] E=frame_en Q=spi_frame[649]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[650] E=frame_en Q=spi_frame[650]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[651] E=frame_en Q=spi_frame[651]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[652] E=frame_en Q=spi_frame[652]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[653] E=frame_en Q=spi_frame[653]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[654] E=frame_en Q=spi_frame[654]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[655] E=frame_en Q=spi_frame[655]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[656] E=frame_en Q=spi_frame[656]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[657] E=frame_en Q=spi_frame[657]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[658] E=frame_en Q=spi_frame[658]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[659] E=frame_en Q=spi_frame[659]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[660] E=frame_en Q=spi_frame[660]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[661] E=frame_en Q=spi_frame[661]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[662] E=frame_en Q=spi_frame[662]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[663] E=frame_en Q=spi_frame[663]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[664] E=frame_en Q=spi_frame[664]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[665] E=frame_en Q=spi_frame[665]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[666] E=frame_en Q=spi_frame[666]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[667] E=frame_en Q=spi_frame[667]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[668] E=frame_en Q=spi_frame[668]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[669] E=frame_en Q=spi_frame[669]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[670] E=frame_en Q=spi_frame[670]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[671] E=frame_en Q=spi_frame[671]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[672] E=frame_en Q=spi_frame[672]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[673] E=frame_en Q=spi_frame[673]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[674] E=frame_en Q=spi_frame[674]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[675] E=frame_en Q=spi_frame[675]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[676] E=frame_en Q=spi_frame[676]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[677] E=frame_en Q=spi_frame[677]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[678] E=frame_en Q=spi_frame[678]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[679] E=frame_en Q=spi_frame[679]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[680] E=frame_en Q=spi_frame[680]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[681] E=frame_en Q=spi_frame[681]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[682] E=frame_en Q=spi_frame[682]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[683] E=frame_en Q=spi_frame[683]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[684] E=frame_en Q=spi_frame[684]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[685] E=frame_en Q=spi_frame[685]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[686] E=frame_en Q=spi_frame[686]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[687] E=frame_en Q=spi_frame[687]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[688] E=frame_en Q=spi_frame[688]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[689] E=frame_en Q=spi_frame[689]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[690] E=frame_en Q=spi_frame[690]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[691] E=frame_en Q=spi_frame[691]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[692] E=frame_en Q=spi_frame[692]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[693] E=frame_en Q=spi_frame[693]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[694] E=frame_en Q=spi_frame[694]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[695] E=frame_en Q=spi_frame[695]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[696] E=frame_en Q=spi_frame[696]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[697] E=frame_en Q=spi_frame[697]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[698] E=frame_en Q=spi_frame[698]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[699] E=frame_en Q=spi_frame[699]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[700] E=frame_en Q=spi_frame[700]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[701] E=frame_en Q=spi_frame[701]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[702] E=frame_en Q=spi_frame[702]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[703] E=frame_en Q=spi_frame[703]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[704] E=frame_en Q=spi_frame[704]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[705] E=frame_en Q=spi_frame[705]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[706] E=frame_en Q=spi_frame[706]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[707] E=frame_en Q=spi_frame[707]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[708] E=frame_en Q=spi_frame[708]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[709] E=frame_en Q=spi_frame[709]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[710] E=frame_en Q=spi_frame[710]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[711] E=frame_en Q=spi_frame[711]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[712] E=frame_en Q=spi_frame[712]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[713] E=frame_en Q=spi_frame[713]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[714] E=frame_en Q=spi_frame[714]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[715] E=frame_en Q=spi_frame[715]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[716] E=frame_en Q=spi_frame[716]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[717] E=frame_en Q=spi_frame[717]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[718] E=frame_en Q=spi_frame[718]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[719] E=frame_en Q=spi_frame[719]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[720] E=frame_en Q=spi_frame[720]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[721] E=frame_en Q=spi_frame[721]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[722] E=frame_en Q=spi_frame[722]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[723] E=frame_en Q=spi_frame[723]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[724] E=frame_en Q=spi_frame[724]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[725] E=frame_en Q=spi_frame[725]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[726] E=frame_en Q=spi_frame[726]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[727] E=frame_en Q=spi_frame[727]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[728] E=frame_en Q=spi_frame[728]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[729] E=frame_en Q=spi_frame[729]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[730] E=frame_en Q=spi_frame[730]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[731] E=frame_en Q=spi_frame[731]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[732] E=frame_en Q=spi_frame[732]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[733] E=frame_en Q=spi_frame[733]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[734] E=frame_en Q=spi_frame[734]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[735] E=frame_en Q=spi_frame[735]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[736] E=frame_en Q=spi_frame[736]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[737] E=frame_en Q=spi_frame[737]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[738] E=frame_en Q=spi_frame[738]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[739] E=frame_en Q=spi_frame[739]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[740] E=frame_en Q=spi_frame[740]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[741] E=frame_en Q=spi_frame[741]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[742] E=frame_en Q=spi_frame[742]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[743] E=frame_en Q=spi_frame[743]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[744] E=frame_en Q=spi_frame[744]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[745] E=frame_en Q=spi_frame[745]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[746] E=frame_en Q=spi_frame[746]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[747] E=frame_en Q=spi_frame[747]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[748] E=frame_en Q=spi_frame[748]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[749] E=frame_en Q=spi_frame[749]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[750] E=frame_en Q=spi_frame[750]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[751] E=frame_en Q=spi_frame[751]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[752] E=frame_en Q=spi_frame[752]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[753] E=frame_en Q=spi_frame[753]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[754] E=frame_en Q=spi_frame[754]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[755] E=frame_en Q=spi_frame[755]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[756] E=frame_en Q=spi_frame[756]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[757] E=frame_en Q=spi_frame[757]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[758] E=frame_en Q=spi_frame[758]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[759] E=frame_en Q=spi_frame[759]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[760] E=frame_en Q=spi_frame[760]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[761] E=frame_en Q=spi_frame[761]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[762] E=frame_en Q=spi_frame[762]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[763] E=frame_en Q=spi_frame[763]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[764] E=frame_en Q=spi_frame[764]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[765] E=frame_en Q=spi_frame[765]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[766] E=frame_en Q=spi_frame[766]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[767] E=frame_en Q=spi_frame[767]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[768] E=frame_en Q=spi_frame[768]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[769] E=frame_en Q=spi_frame[769]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[770] E=frame_en Q=spi_frame[770]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[771] E=frame_en Q=spi_frame[771]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[772] E=frame_en Q=spi_frame[772]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[773] E=frame_en Q=spi_frame[773]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[774] E=frame_en Q=spi_frame[774]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[775] E=frame_en Q=spi_frame[775]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[776] E=frame_en Q=spi_frame[776]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[777] E=frame_en Q=spi_frame[777]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[778] E=frame_en Q=spi_frame[778]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[779] E=frame_en Q=spi_frame[779]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[780] E=frame_en Q=spi_frame[780]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[781] E=frame_en Q=spi_frame[781]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[782] E=frame_en Q=spi_frame[782]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[783] E=frame_en Q=spi_frame[783]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[784] E=frame_en Q=spi_frame[784]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[785] E=frame_en Q=spi_frame[785]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[786] E=frame_en Q=spi_frame[786]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[787] E=frame_en Q=spi_frame[787]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[788] E=frame_en Q=spi_frame[788]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[789] E=frame_en Q=spi_frame[789]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[790] E=frame_en Q=spi_frame[790]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[791] E=frame_en Q=spi_frame[791]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[792] E=frame_en Q=spi_frame[792]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[793] E=frame_en Q=spi_frame[793]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[794] E=frame_en Q=spi_frame[794]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[795] E=frame_en Q=spi_frame[795]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[796] E=frame_en Q=spi_frame[796]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[797] E=frame_en Q=spi_frame[797]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[798] E=frame_en Q=spi_frame[798]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[799] E=frame_en Q=spi_frame[799]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[800] E=frame_en Q=spi_frame[800]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[801] E=frame_en Q=spi_frame[801]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[802] E=frame_en Q=spi_frame[802]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[803] E=frame_en Q=spi_frame[803]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[804] E=frame_en Q=spi_frame[804]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[805] E=frame_en Q=spi_frame[805]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[806] E=frame_en Q=spi_frame[806]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[807] E=frame_en Q=spi_frame[807]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[808] E=frame_en Q=spi_frame[808]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[809] E=frame_en Q=spi_frame[809]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[810] E=frame_en Q=spi_frame[810]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[811] E=frame_en Q=spi_frame[811]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[812] E=frame_en Q=spi_frame[812]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[813] E=frame_en Q=spi_frame[813]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[814] E=frame_en Q=spi_frame[814]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[815] E=frame_en Q=spi_frame[815]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[816] E=frame_en Q=spi_frame[816]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[817] E=frame_en Q=spi_frame[817]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[818] E=frame_en Q=spi_frame[818]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[819] E=frame_en Q=spi_frame[819]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[820] E=frame_en Q=spi_frame[820]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[821] E=frame_en Q=spi_frame[821]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[822] E=frame_en Q=spi_frame[822]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[823] E=frame_en Q=spi_frame[823]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[824] E=frame_en Q=spi_frame[824]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[825] E=frame_en Q=spi_frame[825]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[826] E=frame_en Q=spi_frame[826]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[827] E=frame_en Q=spi_frame[827]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[828] E=frame_en Q=spi_frame[828]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[829] E=frame_en Q=spi_frame[829]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[830] E=frame_en Q=spi_frame[830]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[831] E=frame_en Q=spi_frame[831]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[832] E=frame_en Q=spi_frame[832]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[833] E=frame_en Q=spi_frame[833]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[834] E=frame_en Q=spi_frame[834]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[835] E=frame_en Q=spi_frame[835]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[836] E=frame_en Q=spi_frame[836]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[837] E=frame_en Q=spi_frame[837]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[838] E=frame_en Q=spi_frame[838]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[839] E=frame_en Q=spi_frame[839]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[840] E=frame_en Q=spi_frame[840]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[841] E=frame_en Q=spi_frame[841]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[842] E=frame_en Q=spi_frame[842]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[843] E=frame_en Q=spi_frame[843]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[844] E=frame_en Q=spi_frame[844]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[845] E=frame_en Q=spi_frame[845]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[846] E=frame_en Q=spi_frame[846]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[847] E=frame_en Q=spi_frame[847]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[848] E=frame_en Q=spi_frame[848]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[849] E=frame_en Q=spi_frame[849]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[850] E=frame_en Q=spi_frame[850]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[851] E=frame_en Q=spi_frame[851]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[852] E=frame_en Q=spi_frame[852]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[853] E=frame_en Q=spi_frame[853]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[854] E=frame_en Q=spi_frame[854]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[855] E=frame_en Q=spi_frame[855]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[856] E=frame_en Q=spi_frame[856]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[857] E=frame_en Q=spi_frame[857]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[858] E=frame_en Q=spi_frame[858]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[859] E=frame_en Q=spi_frame[859]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[860] E=frame_en Q=spi_frame[860]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[861] E=frame_en Q=spi_frame[861]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[862] E=frame_en Q=spi_frame[862]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[863] E=frame_en Q=spi_frame[863]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[864] E=frame_en Q=spi_frame[864]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[865] E=frame_en Q=spi_frame[865]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[866] E=frame_en Q=spi_frame[866]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[867] E=frame_en Q=spi_frame[867]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[868] E=frame_en Q=spi_frame[868]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[869] E=frame_en Q=spi_frame[869]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[870] E=frame_en Q=spi_frame[870]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[871] E=frame_en Q=spi_frame[871]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[872] E=frame_en Q=spi_frame[872]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[873] E=frame_en Q=spi_frame[873]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[874] E=frame_en Q=spi_frame[874]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[875] E=frame_en Q=spi_frame[875]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[876] E=frame_en Q=spi_frame[876]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[877] E=frame_en Q=spi_frame[877]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[878] E=frame_en Q=spi_frame[878]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[879] E=frame_en Q=spi_frame[879]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[880] E=frame_en Q=spi_frame[880]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[881] E=frame_en Q=spi_frame[881]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[882] E=frame_en Q=spi_frame[882]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[883] E=frame_en Q=spi_frame[883]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[884] E=frame_en Q=spi_frame[884]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[885] E=frame_en Q=spi_frame[885]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[886] E=frame_en Q=spi_frame[886]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[887] E=frame_en Q=spi_frame[887]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[888] E=frame_en Q=spi_frame[888]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[889] E=frame_en Q=spi_frame[889]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[890] E=frame_en Q=spi_frame[890]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[891] E=frame_en Q=spi_frame[891]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[892] E=frame_en Q=spi_frame[892]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[893] E=frame_en Q=spi_frame[893]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[894] E=frame_en Q=spi_frame[894]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[895] E=frame_en Q=spi_frame[895]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[896] E=frame_en Q=spi_frame[896]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[897] E=frame_en Q=spi_frame[897]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[898] E=frame_en Q=spi_frame[898]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[899] E=frame_en Q=spi_frame[899]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[900] E=frame_en Q=spi_frame[900]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[901] E=frame_en Q=spi_frame[901]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[902] E=frame_en Q=spi_frame[902]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[903] E=frame_en Q=spi_frame[903]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[904] E=frame_en Q=spi_frame[904]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[905] E=frame_en Q=spi_frame[905]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[906] E=frame_en Q=spi_frame[906]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[907] E=frame_en Q=spi_frame[907]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[908] E=frame_en Q=spi_frame[908]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[909] E=frame_en Q=spi_frame[909]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[910] E=frame_en Q=spi_frame[910]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[911] E=frame_en Q=spi_frame[911]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[912] E=frame_en Q=spi_frame[912]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[913] E=frame_en Q=spi_frame[913]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[914] E=frame_en Q=spi_frame[914]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[915] E=frame_en Q=spi_frame[915]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[916] E=frame_en Q=spi_frame[916]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[917] E=frame_en Q=spi_frame[917]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[918] E=frame_en Q=spi_frame[918]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[919] E=frame_en Q=spi_frame[919]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[920] E=frame_en Q=spi_frame[920]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[921] E=frame_en Q=spi_frame[921]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[922] E=frame_en Q=spi_frame[922]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[923] E=frame_en Q=spi_frame[923]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[924] E=frame_en Q=spi_frame[924]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[925] E=frame_en Q=spi_frame[925]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[926] E=frame_en Q=spi_frame[926]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[927] E=frame_en Q=spi_frame[927]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[928] E=frame_en Q=spi_frame[928]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[929] E=frame_en Q=spi_frame[929]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[930] E=frame_en Q=spi_frame[930]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[931] E=frame_en Q=spi_frame[931]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[932] E=frame_en Q=spi_frame[932]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[933] E=frame_en Q=spi_frame[933]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[934] E=frame_en Q=spi_frame[934]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[935] E=frame_en Q=spi_frame[935]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[936] E=frame_en Q=spi_frame[936]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[937] E=frame_en Q=spi_frame[937]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[938] E=frame_en Q=spi_frame[938]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[939] E=frame_en Q=spi_frame[939]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[940] E=frame_en Q=spi_frame[940]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[941] E=frame_en Q=spi_frame[941]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[942] E=frame_en Q=spi_frame[942]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[943] E=frame_en Q=spi_frame[943]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[944] E=frame_en Q=spi_frame[944]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[945] E=frame_en Q=spi_frame[945]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[946] E=frame_en Q=spi_frame[946]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[947] E=frame_en Q=spi_frame[947]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[948] E=frame_en Q=spi_frame[948]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[949] E=frame_en Q=spi_frame[949]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[950] E=frame_en Q=spi_frame[950]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[951] E=frame_en Q=spi_frame[951]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[952] E=frame_en Q=spi_frame[952]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[953] E=frame_en Q=spi_frame[953]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[954] E=frame_en Q=spi_frame[954]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[955] E=frame_en Q=spi_frame[955]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[956] E=frame_en Q=spi_frame[956]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[957] E=frame_en Q=spi_frame[957]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[958] E=frame_en Q=spi_frame[958]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[959] E=frame_en Q=spi_frame[959]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[960] E=frame_en Q=spi_frame[960]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[961] E=frame_en Q=spi_frame[961]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[962] E=frame_en Q=spi_frame[962]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[963] E=frame_en Q=spi_frame[963]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[964] E=frame_en Q=spi_frame[964]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[965] E=frame_en Q=spi_frame[965]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[966] E=frame_en Q=spi_frame[966]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[967] E=frame_en Q=spi_frame[967]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[968] E=frame_en Q=spi_frame[968]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[969] E=frame_en Q=spi_frame[969]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[970] E=frame_en Q=spi_frame[970]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[971] E=frame_en Q=spi_frame[971]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[972] E=frame_en Q=spi_frame[972]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[973] E=frame_en Q=spi_frame[973]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[974] E=frame_en Q=spi_frame[974]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[975] E=frame_en Q=spi_frame[975]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[976] E=frame_en Q=spi_frame[976]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[977] E=frame_en Q=spi_frame[977]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[978] E=frame_en Q=spi_frame[978]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[979] E=frame_en Q=spi_frame[979]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[980] E=frame_en Q=spi_frame[980]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[981] E=frame_en Q=spi_frame[981]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[982] E=frame_en Q=spi_frame[982]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[983] E=frame_en Q=spi_frame[983]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[984] E=frame_en Q=spi_frame[984]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[985] E=frame_en Q=spi_frame[985]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[986] E=frame_en Q=spi_frame[986]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[987] E=frame_en Q=spi_frame[987]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[988] E=frame_en Q=spi_frame[988]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[989] E=frame_en Q=spi_frame[989]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[990] E=frame_en Q=spi_frame[990]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[991] E=frame_en Q=spi_frame[991]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[992] E=frame_en Q=spi_frame[992]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[993] E=frame_en Q=spi_frame[993]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[994] E=frame_en Q=spi_frame[994]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[995] E=frame_en Q=spi_frame[995]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[996] E=frame_en Q=spi_frame[996]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[997] E=frame_en Q=spi_frame[997]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[998] E=frame_en Q=spi_frame[998]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[999] E=frame_en Q=spi_frame[999]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1000] E=frame_en Q=spi_frame[1000]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1001] E=frame_en Q=spi_frame[1001]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1002] E=frame_en Q=spi_frame[1002]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1003] E=frame_en Q=spi_frame[1003]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1004] E=frame_en Q=spi_frame[1004]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1005] E=frame_en Q=spi_frame[1005]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1006] E=frame_en Q=spi_frame[1006]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1007] E=frame_en Q=spi_frame[1007]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1008] E=frame_en Q=spi_frame[1008]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1009] E=frame_en Q=spi_frame[1009]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1010] E=frame_en Q=spi_frame[1010]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1011] E=frame_en Q=spi_frame[1011]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1012] E=frame_en Q=spi_frame[1012]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1013] E=frame_en Q=spi_frame[1013]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1014] E=frame_en Q=spi_frame[1014]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1015] E=frame_en Q=spi_frame[1015]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1016] E=frame_en Q=spi_frame[1016]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1017] E=frame_en Q=spi_frame[1017]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1018] E=frame_en Q=spi_frame[1018]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1019] E=frame_en Q=spi_frame[1019]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1020] E=frame_en Q=spi_frame[1020]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1021] E=frame_en Q=spi_frame[1021]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1022] E=frame_en Q=spi_frame[1022]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=frame[1023] E=frame_en Q=spi_frame[1023]
.attr src "TinyFPGA_BX.v:117|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][0] E=frame_en Q=frame_cnt[0]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][1] E=$abc$706167$n1073 Q=frame_cnt[1]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][2] E=frame_en Q=frame_cnt[2]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][3] E=frame_en Q=frame_cnt[3]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][4] E=frame_en Q=frame_cnt[4]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][5] E=frame_en Q=frame_cnt[5]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][6] E=frame_en Q=frame_cnt[6]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][7] E=frame_en Q=frame_cnt[7]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][8] E=frame_en Q=frame_cnt[8]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][9] E=frame_en Q=frame_cnt[9]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][10] E=frame_en Q=frame_cnt[10]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][11] E=frame_en Q=frame_cnt[11]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][12] E=frame_en Q=frame_cnt[12]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][13] E=frame_en Q=frame_cnt[13]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][14] E=frame_en Q=frame_cnt[14]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][15] E=frame_en Q=frame_cnt[15]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][16] E=frame_en Q=frame_cnt[16]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][17] E=frame_en Q=frame_cnt[17]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][18] E=frame_en Q=frame_cnt[18]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][19] E=frame_en Q=frame_cnt[19]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][20] E=frame_en Q=frame_cnt[20]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][21] E=frame_en Q=frame_cnt[21]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][22] E=frame_en Q=frame_cnt[22]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][23] E=frame_en Q=frame_cnt[23]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][24] E=frame_en Q=frame_cnt[24]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][25] E=frame_en Q=frame_cnt[25]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][26] E=frame_en Q=frame_cnt[26]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][27] E=frame_en Q=frame_cnt[27]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][28] E=frame_en Q=frame_cnt[28]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][29] E=frame_en Q=frame_cnt[29]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][30] E=frame_en Q=frame_cnt[30]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\frame_cnt[31:0][31] E=frame_en Q=frame_cnt[31]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][0] E=frame_en Q=spi_f_cnt[0]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][1] E=$abc$706167$n1076 Q=spi_f_cnt[1]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][2] E=frame_en Q=spi_f_cnt[2]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][3] E=frame_en Q=spi_f_cnt[3]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][4] E=frame_en Q=spi_f_cnt[4]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][5] E=frame_en Q=spi_f_cnt[5]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][6] E=frame_en Q=spi_f_cnt[6]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$0\spi_f_cnt[7:0][7] E=frame_en Q=spi_f_cnt[7]
.attr src "TinyFPGA_BX.v:104|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1080 Q=frame[0]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1080 Q=frame[1]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1080 Q=frame[2]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1080 Q=frame[3]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1080 Q=frame[4]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1080 Q=frame[5]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1080 Q=frame[6]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1080 Q=frame[7]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1080 Q=frame[8]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1080 Q=frame[9]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1080 Q=frame[10]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1080 Q=frame[11]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1080 Q=frame[12]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1080 Q=frame[13]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1080 Q=frame[14]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1080 Q=frame[15]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1083 Q=frame[16]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1083 Q=frame[17]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1083 Q=frame[18]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1083 Q=frame[19]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1083 Q=frame[20]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1083 Q=frame[21]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1083 Q=frame[22]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1083 Q=frame[23]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1083 Q=frame[24]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1083 Q=frame[25]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1083 Q=frame[26]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1083 Q=frame[27]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1083 Q=frame[28]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1083 Q=frame[29]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1083 Q=frame[30]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1083 Q=frame[31]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1086 Q=frame[32]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1086 Q=frame[33]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1086 Q=frame[34]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1086 Q=frame[35]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1086 Q=frame[36]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1086 Q=frame[37]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1086 Q=frame[38]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1086 Q=frame[39]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1086 Q=frame[40]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1086 Q=frame[41]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1086 Q=frame[42]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1086 Q=frame[43]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1086 Q=frame[44]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1086 Q=frame[45]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1086 Q=frame[46]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1086 Q=frame[47]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1089 Q=frame[48]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1089 Q=frame[49]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1089 Q=frame[50]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1089 Q=frame[51]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1089 Q=frame[52]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1089 Q=frame[53]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1089 Q=frame[54]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1089 Q=frame[55]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1089 Q=frame[56]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1089 Q=frame[57]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1089 Q=frame[58]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1089 Q=frame[59]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1089 Q=frame[60]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1089 Q=frame[61]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1089 Q=frame[62]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1089 Q=frame[63]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1092 Q=frame[64]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1092 Q=frame[65]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1092 Q=frame[66]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1092 Q=frame[67]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1092 Q=frame[68]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1092 Q=frame[69]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1092 Q=frame[70]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1092 Q=frame[71]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1092 Q=frame[72]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1092 Q=frame[73]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1092 Q=frame[74]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1092 Q=frame[75]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1092 Q=frame[76]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1092 Q=frame[77]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1092 Q=frame[78]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1092 Q=frame[79]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1095 Q=frame[80]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1095 Q=frame[81]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1095 Q=frame[82]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1095 Q=frame[83]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1095 Q=frame[84]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1095 Q=frame[85]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1095 Q=frame[86]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1095 Q=frame[87]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1095 Q=frame[88]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1095 Q=frame[89]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1095 Q=frame[90]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1095 Q=frame[91]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1095 Q=frame[92]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1095 Q=frame[93]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1095 Q=frame[94]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1095 Q=frame[95]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1098 Q=frame[96]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1098 Q=frame[97]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1098 Q=frame[98]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1098 Q=frame[99]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1098 Q=frame[100]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1098 Q=frame[101]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1098 Q=frame[102]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1098 Q=frame[103]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1098 Q=frame[104]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1098 Q=frame[105]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1098 Q=frame[106]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1098 Q=frame[107]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1098 Q=frame[108]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1098 Q=frame[109]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1098 Q=frame[110]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1098 Q=frame[111]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1101 Q=frame[112]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1101 Q=frame[113]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1101 Q=frame[114]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1101 Q=frame[115]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1101 Q=frame[116]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1101 Q=frame[117]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1101 Q=frame[118]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1101 Q=frame[119]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1101 Q=frame[120]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1101 Q=frame[121]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1101 Q=frame[122]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1101 Q=frame[123]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1101 Q=frame[124]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1101 Q=frame[125]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1101 Q=frame[126]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1101 Q=frame[127]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1104 Q=frame[128]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1104 Q=frame[129]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1104 Q=frame[130]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1104 Q=frame[131]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1104 Q=frame[132]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1104 Q=frame[133]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1104 Q=frame[134]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1104 Q=frame[135]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1104 Q=frame[136]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1104 Q=frame[137]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1104 Q=frame[138]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1104 Q=frame[139]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1104 Q=frame[140]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1104 Q=frame[141]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1104 Q=frame[142]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1104 Q=frame[143]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1107 Q=frame[144]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1107 Q=frame[145]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1107 Q=frame[146]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1107 Q=frame[147]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1107 Q=frame[148]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1107 Q=frame[149]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1107 Q=frame[150]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1107 Q=frame[151]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1107 Q=frame[152]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1107 Q=frame[153]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1107 Q=frame[154]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1107 Q=frame[155]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1107 Q=frame[156]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1107 Q=frame[157]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1107 Q=frame[158]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1107 Q=frame[159]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1110 Q=frame[160]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1110 Q=frame[161]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1110 Q=frame[162]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1110 Q=frame[163]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1110 Q=frame[164]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1110 Q=frame[165]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1110 Q=frame[166]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1110 Q=frame[167]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1110 Q=frame[168]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1110 Q=frame[169]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1110 Q=frame[170]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1110 Q=frame[171]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1110 Q=frame[172]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1110 Q=frame[173]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1110 Q=frame[174]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1110 Q=frame[175]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1113 Q=frame[176]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1113 Q=frame[177]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1113 Q=frame[178]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1113 Q=frame[179]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1113 Q=frame[180]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1113 Q=frame[181]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1113 Q=frame[182]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1113 Q=frame[183]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1113 Q=frame[184]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1113 Q=frame[185]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1113 Q=frame[186]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1113 Q=frame[187]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1113 Q=frame[188]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1113 Q=frame[189]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1113 Q=frame[190]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1113 Q=frame[191]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1116 Q=frame[192]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1116 Q=frame[193]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1116 Q=frame[194]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1116 Q=frame[195]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1116 Q=frame[196]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1116 Q=frame[197]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1116 Q=frame[198]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1116 Q=frame[199]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1116 Q=frame[200]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1116 Q=frame[201]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1116 Q=frame[202]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1116 Q=frame[203]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1116 Q=frame[204]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1116 Q=frame[205]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1116 Q=frame[206]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1116 Q=frame[207]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1119 Q=frame[208]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1119 Q=frame[209]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1119 Q=frame[210]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1119 Q=frame[211]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1119 Q=frame[212]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1119 Q=frame[213]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1119 Q=frame[214]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1119 Q=frame[215]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1119 Q=frame[216]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1119 Q=frame[217]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1119 Q=frame[218]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1119 Q=frame[219]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1119 Q=frame[220]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1119 Q=frame[221]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1119 Q=frame[222]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1119 Q=frame[223]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1122 Q=frame[224]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1122 Q=frame[225]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1122 Q=frame[226]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1122 Q=frame[227]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1122 Q=frame[228]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1122 Q=frame[229]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1122 Q=frame[230]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1122 Q=frame[231]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1122 Q=frame[232]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1122 Q=frame[233]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1122 Q=frame[234]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1122 Q=frame[235]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1122 Q=frame[236]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1122 Q=frame[237]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1122 Q=frame[238]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1122 Q=frame[239]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1125 Q=frame[240]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1125 Q=frame[241]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1125 Q=frame[242]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1125 Q=frame[243]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1125 Q=frame[244]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1125 Q=frame[245]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1125 Q=frame[246]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1125 Q=frame[247]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1125 Q=frame[248]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1125 Q=frame[249]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1125 Q=frame[250]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1125 Q=frame[251]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1125 Q=frame[252]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1125 Q=frame[253]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1125 Q=frame[254]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1125 Q=frame[255]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1128 Q=frame[256]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1128 Q=frame[257]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1128 Q=frame[258]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1128 Q=frame[259]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1128 Q=frame[260]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1128 Q=frame[261]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1128 Q=frame[262]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1128 Q=frame[263]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1128 Q=frame[264]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1128 Q=frame[265]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1128 Q=frame[266]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1128 Q=frame[267]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1128 Q=frame[268]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1128 Q=frame[269]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1128 Q=frame[270]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1128 Q=frame[271]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1131 Q=frame[272]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1131 Q=frame[273]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1131 Q=frame[274]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1131 Q=frame[275]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1131 Q=frame[276]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1131 Q=frame[277]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1131 Q=frame[278]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1131 Q=frame[279]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1131 Q=frame[280]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1131 Q=frame[281]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1131 Q=frame[282]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1131 Q=frame[283]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1131 Q=frame[284]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1131 Q=frame[285]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1131 Q=frame[286]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1131 Q=frame[287]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1134 Q=frame[288]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1134 Q=frame[289]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1134 Q=frame[290]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1134 Q=frame[291]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1134 Q=frame[292]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1134 Q=frame[293]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1134 Q=frame[294]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1134 Q=frame[295]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1134 Q=frame[296]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1134 Q=frame[297]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1134 Q=frame[298]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1134 Q=frame[299]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1134 Q=frame[300]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1134 Q=frame[301]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1134 Q=frame[302]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1134 Q=frame[303]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1137 Q=frame[304]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1137 Q=frame[305]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1137 Q=frame[306]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1137 Q=frame[307]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1137 Q=frame[308]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1137 Q=frame[309]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1137 Q=frame[310]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1137 Q=frame[311]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1137 Q=frame[312]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1137 Q=frame[313]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1137 Q=frame[314]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1137 Q=frame[315]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1137 Q=frame[316]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1137 Q=frame[317]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1137 Q=frame[318]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1137 Q=frame[319]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1140 Q=frame[320]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1140 Q=frame[321]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1140 Q=frame[322]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1140 Q=frame[323]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1140 Q=frame[324]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1140 Q=frame[325]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1140 Q=frame[326]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1140 Q=frame[327]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1140 Q=frame[328]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1140 Q=frame[329]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1140 Q=frame[330]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1140 Q=frame[331]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1140 Q=frame[332]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1140 Q=frame[333]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1140 Q=frame[334]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1140 Q=frame[335]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1143 Q=frame[336]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1143 Q=frame[337]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1143 Q=frame[338]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1143 Q=frame[339]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1143 Q=frame[340]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1143 Q=frame[341]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1143 Q=frame[342]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1143 Q=frame[343]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1143 Q=frame[344]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1143 Q=frame[345]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1143 Q=frame[346]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1143 Q=frame[347]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1143 Q=frame[348]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1143 Q=frame[349]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1143 Q=frame[350]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1143 Q=frame[351]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1146 Q=frame[352]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1146 Q=frame[353]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1146 Q=frame[354]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1146 Q=frame[355]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1146 Q=frame[356]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1146 Q=frame[357]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1146 Q=frame[358]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1146 Q=frame[359]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1146 Q=frame[360]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1146 Q=frame[361]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1146 Q=frame[362]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1146 Q=frame[363]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1146 Q=frame[364]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1146 Q=frame[365]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1146 Q=frame[366]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1146 Q=frame[367]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1149 Q=frame[368]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1149 Q=frame[369]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1149 Q=frame[370]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1149 Q=frame[371]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1149 Q=frame[372]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1149 Q=frame[373]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1149 Q=frame[374]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1149 Q=frame[375]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1149 Q=frame[376]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1149 Q=frame[377]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1149 Q=frame[378]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1149 Q=frame[379]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1149 Q=frame[380]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1149 Q=frame[381]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1149 Q=frame[382]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1149 Q=frame[383]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1152 Q=frame[384]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1152 Q=frame[385]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1152 Q=frame[386]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1152 Q=frame[387]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1152 Q=frame[388]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1152 Q=frame[389]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1152 Q=frame[390]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1152 Q=frame[391]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1152 Q=frame[392]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1152 Q=frame[393]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1152 Q=frame[394]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1152 Q=frame[395]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1152 Q=frame[396]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1152 Q=frame[397]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1152 Q=frame[398]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1152 Q=frame[399]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1155 Q=frame[400]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1155 Q=frame[401]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1155 Q=frame[402]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1155 Q=frame[403]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1155 Q=frame[404]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1155 Q=frame[405]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1155 Q=frame[406]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1155 Q=frame[407]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1155 Q=frame[408]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1155 Q=frame[409]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1155 Q=frame[410]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1155 Q=frame[411]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1155 Q=frame[412]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1155 Q=frame[413]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1155 Q=frame[414]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1155 Q=frame[415]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1158 Q=frame[416]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1158 Q=frame[417]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1158 Q=frame[418]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1158 Q=frame[419]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1158 Q=frame[420]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1158 Q=frame[421]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1158 Q=frame[422]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1158 Q=frame[423]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1158 Q=frame[424]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1158 Q=frame[425]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1158 Q=frame[426]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1158 Q=frame[427]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1158 Q=frame[428]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1158 Q=frame[429]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1158 Q=frame[430]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1158 Q=frame[431]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1161 Q=frame[432]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1161 Q=frame[433]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1161 Q=frame[434]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1161 Q=frame[435]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1161 Q=frame[436]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1161 Q=frame[437]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1161 Q=frame[438]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1161 Q=frame[439]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1161 Q=frame[440]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1161 Q=frame[441]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1161 Q=frame[442]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1161 Q=frame[443]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1161 Q=frame[444]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1161 Q=frame[445]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1161 Q=frame[446]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1161 Q=frame[447]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1164 Q=frame[448]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1164 Q=frame[449]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1164 Q=frame[450]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1164 Q=frame[451]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1164 Q=frame[452]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1164 Q=frame[453]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1164 Q=frame[454]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1164 Q=frame[455]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1164 Q=frame[456]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1164 Q=frame[457]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1164 Q=frame[458]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1164 Q=frame[459]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1164 Q=frame[460]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1164 Q=frame[461]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1164 Q=frame[462]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1164 Q=frame[463]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1167 Q=frame[464]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1167 Q=frame[465]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1167 Q=frame[466]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1167 Q=frame[467]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1167 Q=frame[468]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1167 Q=frame[469]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1167 Q=frame[470]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1167 Q=frame[471]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1167 Q=frame[472]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1167 Q=frame[473]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1167 Q=frame[474]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1167 Q=frame[475]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1167 Q=frame[476]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1167 Q=frame[477]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1167 Q=frame[478]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1167 Q=frame[479]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1170 Q=frame[480]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1170 Q=frame[481]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1170 Q=frame[482]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1170 Q=frame[483]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1170 Q=frame[484]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1170 Q=frame[485]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1170 Q=frame[486]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1170 Q=frame[487]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1170 Q=frame[488]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1170 Q=frame[489]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1170 Q=frame[490]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1170 Q=frame[491]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1170 Q=frame[492]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1170 Q=frame[493]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1170 Q=frame[494]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1170 Q=frame[495]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1173 Q=frame[496]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1173 Q=frame[497]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1173 Q=frame[498]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1173 Q=frame[499]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1173 Q=frame[500]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1173 Q=frame[501]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1173 Q=frame[502]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1173 Q=frame[503]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1173 Q=frame[504]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1173 Q=frame[505]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1173 Q=frame[506]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1173 Q=frame[507]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1173 Q=frame[508]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1173 Q=frame[509]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1173 Q=frame[510]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1173 Q=frame[511]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1176 Q=frame[512]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1176 Q=frame[513]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1176 Q=frame[514]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1176 Q=frame[515]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1176 Q=frame[516]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1176 Q=frame[517]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1176 Q=frame[518]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1176 Q=frame[519]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1176 Q=frame[520]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1176 Q=frame[521]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1176 Q=frame[522]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1176 Q=frame[523]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1176 Q=frame[524]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1176 Q=frame[525]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1176 Q=frame[526]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1176 Q=frame[527]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1179 Q=frame[528]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1179 Q=frame[529]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1179 Q=frame[530]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1179 Q=frame[531]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1179 Q=frame[532]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1179 Q=frame[533]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1179 Q=frame[534]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1179 Q=frame[535]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1179 Q=frame[536]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1179 Q=frame[537]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1179 Q=frame[538]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1179 Q=frame[539]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1179 Q=frame[540]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1179 Q=frame[541]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1179 Q=frame[542]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1179 Q=frame[543]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1182 Q=frame[544]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1182 Q=frame[545]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1182 Q=frame[546]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1182 Q=frame[547]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1182 Q=frame[548]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1182 Q=frame[549]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1182 Q=frame[550]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1182 Q=frame[551]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1182 Q=frame[552]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1182 Q=frame[553]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1182 Q=frame[554]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1182 Q=frame[555]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1182 Q=frame[556]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1182 Q=frame[557]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1182 Q=frame[558]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1182 Q=frame[559]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1185 Q=frame[560]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1185 Q=frame[561]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1185 Q=frame[562]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1185 Q=frame[563]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1185 Q=frame[564]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1185 Q=frame[565]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1185 Q=frame[566]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1185 Q=frame[567]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1185 Q=frame[568]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1185 Q=frame[569]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1185 Q=frame[570]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1185 Q=frame[571]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1185 Q=frame[572]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1185 Q=frame[573]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1185 Q=frame[574]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1185 Q=frame[575]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1188 Q=frame[576]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1188 Q=frame[577]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1188 Q=frame[578]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1188 Q=frame[579]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1188 Q=frame[580]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1188 Q=frame[581]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1188 Q=frame[582]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1188 Q=frame[583]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1188 Q=frame[584]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1188 Q=frame[585]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1188 Q=frame[586]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1188 Q=frame[587]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1188 Q=frame[588]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1188 Q=frame[589]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1188 Q=frame[590]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1188 Q=frame[591]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1191 Q=frame[592]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1191 Q=frame[593]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1191 Q=frame[594]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1191 Q=frame[595]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1191 Q=frame[596]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1191 Q=frame[597]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1191 Q=frame[598]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1191 Q=frame[599]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1191 Q=frame[600]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1191 Q=frame[601]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1191 Q=frame[602]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1191 Q=frame[603]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1191 Q=frame[604]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1191 Q=frame[605]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1191 Q=frame[606]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1191 Q=frame[607]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1194 Q=frame[608]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1194 Q=frame[609]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1194 Q=frame[610]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1194 Q=frame[611]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1194 Q=frame[612]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1194 Q=frame[613]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1194 Q=frame[614]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1194 Q=frame[615]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1194 Q=frame[616]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1194 Q=frame[617]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1194 Q=frame[618]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1194 Q=frame[619]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1194 Q=frame[620]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1194 Q=frame[621]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1194 Q=frame[622]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1194 Q=frame[623]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1197 Q=frame[624]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1197 Q=frame[625]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1197 Q=frame[626]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1197 Q=frame[627]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1197 Q=frame[628]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1197 Q=frame[629]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1197 Q=frame[630]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1197 Q=frame[631]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1197 Q=frame[632]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1197 Q=frame[633]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1197 Q=frame[634]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1197 Q=frame[635]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1197 Q=frame[636]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1197 Q=frame[637]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1197 Q=frame[638]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1197 Q=frame[639]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1200 Q=frame[640]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1200 Q=frame[641]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1200 Q=frame[642]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1200 Q=frame[643]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1200 Q=frame[644]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1200 Q=frame[645]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1200 Q=frame[646]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1200 Q=frame[647]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1200 Q=frame[648]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1200 Q=frame[649]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1200 Q=frame[650]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1200 Q=frame[651]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1200 Q=frame[652]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1200 Q=frame[653]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1200 Q=frame[654]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1200 Q=frame[655]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1203 Q=frame[656]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1203 Q=frame[657]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1203 Q=frame[658]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1203 Q=frame[659]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1203 Q=frame[660]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1203 Q=frame[661]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1203 Q=frame[662]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1203 Q=frame[663]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1203 Q=frame[664]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1203 Q=frame[665]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1203 Q=frame[666]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1203 Q=frame[667]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1203 Q=frame[668]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1203 Q=frame[669]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1203 Q=frame[670]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1203 Q=frame[671]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1206 Q=frame[672]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1206 Q=frame[673]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1206 Q=frame[674]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1206 Q=frame[675]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1206 Q=frame[676]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1206 Q=frame[677]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1206 Q=frame[678]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1206 Q=frame[679]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1206 Q=frame[680]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1206 Q=frame[681]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1206 Q=frame[682]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1206 Q=frame[683]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1206 Q=frame[684]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1206 Q=frame[685]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1206 Q=frame[686]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1206 Q=frame[687]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1208 Q=frame[688]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1208 Q=frame[689]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1208 Q=frame[690]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1208 Q=frame[691]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1208 Q=frame[692]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1208 Q=frame[693]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1208 Q=frame[694]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1208 Q=frame[695]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1208 Q=frame[696]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1208 Q=frame[697]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1208 Q=frame[698]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1208 Q=frame[699]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1208 Q=frame[700]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1208 Q=frame[701]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1208 Q=frame[702]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1208 Q=frame[703]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1212 Q=frame[704]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1212 Q=frame[705]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1212 Q=frame[706]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1212 Q=frame[707]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1212 Q=frame[708]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1212 Q=frame[709]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1212 Q=frame[710]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1212 Q=frame[711]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1212 Q=frame[712]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1212 Q=frame[713]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1212 Q=frame[714]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1212 Q=frame[715]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1212 Q=frame[716]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1212 Q=frame[717]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1212 Q=frame[718]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1212 Q=frame[719]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1215 Q=frame[720]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1215 Q=frame[721]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1215 Q=frame[722]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1215 Q=frame[723]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1215 Q=frame[724]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1215 Q=frame[725]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1215 Q=frame[726]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1215 Q=frame[727]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1215 Q=frame[728]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1215 Q=frame[729]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1215 Q=frame[730]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1215 Q=frame[731]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1215 Q=frame[732]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1215 Q=frame[733]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1215 Q=frame[734]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1215 Q=frame[735]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1218 Q=frame[736]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1218 Q=frame[737]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1218 Q=frame[738]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1218 Q=frame[739]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1218 Q=frame[740]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1218 Q=frame[741]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1218 Q=frame[742]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1218 Q=frame[743]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1218 Q=frame[744]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1218 Q=frame[745]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1218 Q=frame[746]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1218 Q=frame[747]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1218 Q=frame[748]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1218 Q=frame[749]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1218 Q=frame[750]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1218 Q=frame[751]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1221 Q=frame[752]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1221 Q=frame[753]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1221 Q=frame[754]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1221 Q=frame[755]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1221 Q=frame[756]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1221 Q=frame[757]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1221 Q=frame[758]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1221 Q=frame[759]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1221 Q=frame[760]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1221 Q=frame[761]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1221 Q=frame[762]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1221 Q=frame[763]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1221 Q=frame[764]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1221 Q=frame[765]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1221 Q=frame[766]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1221 Q=frame[767]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1224 Q=frame[768]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1224 Q=frame[769]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1224 Q=frame[770]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1224 Q=frame[771]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1224 Q=frame[772]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1224 Q=frame[773]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1224 Q=frame[774]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1224 Q=frame[775]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1224 Q=frame[776]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1224 Q=frame[777]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1224 Q=frame[778]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1224 Q=frame[779]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1224 Q=frame[780]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1224 Q=frame[781]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1224 Q=frame[782]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1224 Q=frame[783]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1227 Q=frame[784]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1227 Q=frame[785]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1227 Q=frame[786]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1227 Q=frame[787]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1227 Q=frame[788]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1227 Q=frame[789]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1227 Q=frame[790]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1227 Q=frame[791]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1227 Q=frame[792]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1227 Q=frame[793]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1227 Q=frame[794]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1227 Q=frame[795]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1227 Q=frame[796]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1227 Q=frame[797]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1227 Q=frame[798]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1227 Q=frame[799]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1230 Q=frame[800]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1230 Q=frame[801]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1230 Q=frame[802]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1230 Q=frame[803]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1230 Q=frame[804]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1230 Q=frame[805]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1230 Q=frame[806]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1230 Q=frame[807]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1230 Q=frame[808]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1230 Q=frame[809]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1230 Q=frame[810]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1230 Q=frame[811]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1230 Q=frame[812]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1230 Q=frame[813]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1230 Q=frame[814]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1230 Q=frame[815]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1233 Q=frame[816]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1233 Q=frame[817]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1233 Q=frame[818]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1233 Q=frame[819]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1233 Q=frame[820]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1233 Q=frame[821]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1233 Q=frame[822]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1233 Q=frame[823]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1233 Q=frame[824]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1233 Q=frame[825]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1233 Q=frame[826]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1233 Q=frame[827]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1233 Q=frame[828]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1233 Q=frame[829]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1233 Q=frame[830]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1233 Q=frame[831]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1236 Q=frame[832]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1236 Q=frame[833]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1236 Q=frame[834]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1236 Q=frame[835]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1236 Q=frame[836]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1236 Q=frame[837]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1236 Q=frame[838]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1236 Q=frame[839]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1236 Q=frame[840]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1236 Q=frame[841]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1236 Q=frame[842]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1236 Q=frame[843]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1236 Q=frame[844]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1236 Q=frame[845]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1236 Q=frame[846]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1236 Q=frame[847]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1239 Q=frame[848]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1239 Q=frame[849]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1239 Q=frame[850]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1239 Q=frame[851]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1239 Q=frame[852]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1239 Q=frame[853]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1239 Q=frame[854]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1239 Q=frame[855]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1239 Q=frame[856]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1239 Q=frame[857]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1239 Q=frame[858]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1239 Q=frame[859]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1239 Q=frame[860]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1239 Q=frame[861]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1239 Q=frame[862]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1239 Q=frame[863]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1242 Q=frame[864]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1242 Q=frame[865]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1242 Q=frame[866]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1242 Q=frame[867]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1242 Q=frame[868]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1242 Q=frame[869]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1242 Q=frame[870]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1242 Q=frame[871]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1242 Q=frame[872]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1242 Q=frame[873]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1242 Q=frame[874]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1242 Q=frame[875]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1242 Q=frame[876]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1242 Q=frame[877]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1242 Q=frame[878]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1242 Q=frame[879]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1245 Q=frame[880]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1245 Q=frame[881]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1245 Q=frame[882]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1245 Q=frame[883]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1245 Q=frame[884]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1245 Q=frame[885]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1245 Q=frame[886]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1245 Q=frame[887]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1245 Q=frame[888]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1245 Q=frame[889]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1245 Q=frame[890]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1245 Q=frame[891]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1245 Q=frame[892]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1245 Q=frame[893]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1245 Q=frame[894]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1245 Q=frame[895]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1248 Q=frame[896]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1248 Q=frame[897]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1248 Q=frame[898]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1248 Q=frame[899]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1248 Q=frame[900]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1248 Q=frame[901]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1248 Q=frame[902]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1248 Q=frame[903]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1248 Q=frame[904]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1248 Q=frame[905]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1248 Q=frame[906]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1248 Q=frame[907]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1248 Q=frame[908]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1248 Q=frame[909]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1248 Q=frame[910]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1248 Q=frame[911]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1251 Q=frame[912]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1251 Q=frame[913]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1251 Q=frame[914]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1251 Q=frame[915]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1251 Q=frame[916]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1251 Q=frame[917]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1251 Q=frame[918]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1251 Q=frame[919]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1251 Q=frame[920]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1251 Q=frame[921]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1251 Q=frame[922]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1251 Q=frame[923]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1251 Q=frame[924]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1251 Q=frame[925]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1251 Q=frame[926]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1251 Q=frame[927]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1254 Q=frame[928]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1254 Q=frame[929]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1254 Q=frame[930]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1254 Q=frame[931]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1254 Q=frame[932]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1254 Q=frame[933]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1254 Q=frame[934]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1254 Q=frame[935]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1254 Q=frame[936]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1254 Q=frame[937]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1254 Q=frame[938]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1254 Q=frame[939]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1254 Q=frame[940]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1254 Q=frame[941]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1254 Q=frame[942]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1254 Q=frame[943]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1257 Q=frame[944]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1257 Q=frame[945]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1257 Q=frame[946]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1257 Q=frame[947]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1257 Q=frame[948]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1257 Q=frame[949]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1257 Q=frame[950]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1257 Q=frame[951]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1257 Q=frame[952]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1257 Q=frame[953]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1257 Q=frame[954]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1257 Q=frame[955]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1257 Q=frame[956]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1257 Q=frame[957]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1257 Q=frame[958]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1257 Q=frame[959]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1260 Q=frame[960]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1260 Q=frame[961]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1260 Q=frame[962]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1260 Q=frame[963]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1260 Q=frame[964]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1260 Q=frame[965]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1260 Q=frame[966]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1260 Q=frame[967]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1260 Q=frame[968]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1260 Q=frame[969]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1260 Q=frame[970]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1260 Q=frame[971]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1260 Q=frame[972]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1260 Q=frame[973]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1260 Q=frame[974]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1260 Q=frame[975]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1263 Q=frame[976]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1263 Q=frame[977]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1263 Q=frame[978]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1263 Q=frame[979]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1263 Q=frame[980]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1263 Q=frame[981]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1263 Q=frame[982]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1263 Q=frame[983]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1263 Q=frame[984]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1263 Q=frame[985]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1263 Q=frame[986]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1263 Q=frame[987]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1263 Q=frame[988]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1263 Q=frame[989]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1263 Q=frame[990]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1263 Q=frame[991]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1266 Q=frame[992]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1266 Q=frame[993]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1266 Q=frame[994]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1266 Q=frame[995]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1266 Q=frame[996]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1266 Q=frame[997]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1266 Q=frame[998]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1266 Q=frame[999]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1266 Q=frame[1000]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1266 Q=frame[1001]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1266 Q=frame[1002]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1266 Q=frame[1003]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1266 Q=frame[1004]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1266 Q=frame[1005]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1266 Q=frame[1006]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1266 Q=frame[1007]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1269 Q=frame[1008]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1269 Q=frame[1009]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1269 Q=frame[1010]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1269 Q=frame[1011]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1269 Q=frame[1012]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1269 Q=frame[1013]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1269 Q=frame[1014]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1269 Q=frame[1015]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1269 Q=frame[1016]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1269 Q=frame[1017]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1269 Q=frame[1018]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1269 Q=frame[1019]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1269 Q=frame[1020]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1269 Q=frame[1021]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1269 Q=frame[1022]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=RHD_init_inst.rhd_data[15] E=$abc$706167$n1269 Q=frame[1023]
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[0] E=RHD_init_inst.rhd_data_en Q=byte_cnt[0] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$abc$706167$n4059 E=$abc$706167$n1272 Q=byte_cnt[1] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[2] E=RHD_init_inst.rhd_data_en Q=byte_cnt[2] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[3] E=RHD_init_inst.rhd_data_en Q=byte_cnt[3] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[4] E=RHD_init_inst.rhd_data_en Q=byte_cnt[4] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[5] E=RHD_init_inst.rhd_data_en Q=byte_cnt[5] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[6] E=RHD_init_inst.rhd_data_en Q=byte_cnt[6] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[7] E=RHD_init_inst.rhd_data_en Q=byte_cnt[7] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[8] E=RHD_init_inst.rhd_data_en Q=byte_cnt[8] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[9] E=RHD_init_inst.rhd_data_en Q=byte_cnt[9] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[10] E=RHD_init_inst.rhd_data_en Q=byte_cnt[10] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[11] E=RHD_init_inst.rhd_data_en Q=byte_cnt[11] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[12] E=RHD_init_inst.rhd_data_en Q=byte_cnt[12] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[13] E=RHD_init_inst.rhd_data_en Q=byte_cnt[13] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[14] E=RHD_init_inst.rhd_data_en Q=byte_cnt[14] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$add$TinyFPGA_BX.v:91$336_Y[15] E=RHD_init_inst.rhd_data_en Q=byte_cnt[15] R=$abc$706167$n11
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK_16mhz D=$abc$706167$n11 Q=frame_en R=$abc$706167$n9
.attr src "TinyFPGA_BX.v:88|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[0] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[8] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[1] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[9] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[2] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[10] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[3] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[11] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[4] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[12] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=RHD_init_inst.cnt_command_C[5] E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[13] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n1275 Q=RHD_init_inst.CMD_C[15]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n3 E=$abc$706167$n926 Q=$abc$706167$n6
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n717 E=$abc$706167$n926 Q=RHD_init_inst.state[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n629 E=$abc$706167$n926 Q=RHD_init_inst.state[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n903 E=$abc$706167$n926 Q=RHD_init_inst.state[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n891 E=$abc$706167$n926 Q=RHD_init_inst.state[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n926 Q=RHD_init_inst.state[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n926 Q=RHD_init_inst.state[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$false E=$abc$706167$n926 Q=RHD_init_inst.state[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:90|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1613 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1616 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1619 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1622 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1625 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1628 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1631 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1634 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1637 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1640 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1643 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1646 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1649 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1652 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1655 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1658 E=$abc$706167$n1276 Q=RHD_init_inst.cnt_cmd_bit_C[15]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$auto$wreduce.cc:347:run$531320[0] E=$abc$706167$n1294 Q=RHD_init_inst.cnt_command_C[0] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$abc$706167$n4068 E=$abc$706167$n1287 Q=RHD_init_inst.cnt_command_C[1] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$auto$wreduce.cc:347:run$531320[2] E=$abc$706167$n1294 Q=RHD_init_inst.cnt_command_C[2] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$auto$wreduce.cc:347:run$531320[3] E=$abc$706167$n1294 Q=RHD_init_inst.cnt_command_C[3] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$auto$wreduce.cc:347:run$531320[4] E=$abc$706167$n1294 Q=RHD_init_inst.cnt_command_C[4] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$auto$wreduce.cc:347:run$531320[5] E=$abc$706167$n1294 Q=RHD_init_inst.cnt_command_C[5] R=$abc$706167$n1289
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1065 E=$abc$706167$n1068 Q=RHD_init_inst.tmp_cs
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1052 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1049 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1046 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1043 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1040 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1037 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1034 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1031 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1028 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1025 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1022 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1019 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1016 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1013 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1010 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1007 E=$abc$706167$n1054 Q=RHD_init_inst.rhd_ack[15]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1003 E=$abc$706167$n1004 Q=RHD_init_inst.cnt_command[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1000 E=$abc$706167$n1004 Q=RHD_init_inst.cnt_command[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n997 E=$abc$706167$n1004 Q=RHD_init_inst.cnt_command[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n994 E=$abc$706167$n1004 Q=RHD_init_inst.cnt_command[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1486 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1489 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1492 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1495 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1498 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1501 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1504 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1507 E=$abc$706167$n4280 Q=RHD_init_inst.cnt_ack_bit[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n989 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n802 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n797 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n792 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n787 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n782 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n777 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n772 E=$abc$706167$n991 Q=RHD_init_inst.cnt_cmd_bit[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[0] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[0] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$abc$706167$n247 E=$abc$706167$n1300 Q=RHD_init_inst.cnt_wait[1] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[2] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[2] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[3] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[3] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[4] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[4] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[5] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[5] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[6] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[6] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[7] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[7] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[8] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[8] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[9] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[9] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[10] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[10] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[11] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[11] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[12] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[12] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[13] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[13] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[14] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[14] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_16mhz D=$techmap\RHD_init_inst.$add$RHD_Init.v:184$80_Y[15] E=$abc$706167$n1299 Q=RHD_init_inst.cnt_wait[15] R=$abc$706167$n1295
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[0] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n275 E=$abc$706167$n1308 Q=RHD_init_inst.cnt_idle[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[2] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[3] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[4] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[5] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[6] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$auto$wreduce.cc:347:run$531317[7] E=$abc$706167$n1310 Q=RHD_init_inst.cnt_idle[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n971 E=$abc$706167$n984 Q=RHD_init_inst.rhd_mosi
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n1 E=$abc$706167$n1068 Q=$abc$706167$n4
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:120|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=rhd_miso E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[0]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[0] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[1]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[1] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[2]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[2] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[3]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[3] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[4]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[4] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[5]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[5] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[6]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[6] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[7]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[7] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[8]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[8] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[9]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[9] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[10]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[10] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[11]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[11] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[12]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[12] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[13]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[13] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[14]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=RHD_init_inst.rhd_sck D=RHD_init_inst.rhd_data[14] E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data[15]
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:523|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_16mhz D=$abc$706167$n307 E=$abc$706167$n1313 Q=RHD_init_inst.rhd_data_en
.attr src "TinyFPGA_BX.v:70|RHD_Init.v:533|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n874 E=$abc$706167$n1317 Q=spi.spi_state[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n867 E=$abc$706167$n1317 Q=spi.spi_state[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n861 E=$abc$706167$n1317 Q=spi.spi_state[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[0] E=$abc$706167$n1337 Q=spi.prev_frame_id[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[1] E=$abc$706167$n1337 Q=spi.prev_frame_id[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[2] E=$abc$706167$n1337 Q=spi.prev_frame_id[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[3] E=$abc$706167$n1337 Q=spi.prev_frame_id[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[4] E=$abc$706167$n1337 Q=spi.prev_frame_id[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[5] E=$abc$706167$n1337 Q=spi.prev_frame_id[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[6] E=$abc$706167$n1337 Q=spi.prev_frame_id[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[7] E=$abc$706167$n1337 Q=spi.prev_frame_id[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n644 E=$abc$706167$n1319 Q=spi.en_tick[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n647 E=$abc$706167$n1319 Q=spi.en_tick[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n650 E=$abc$706167$n1319 Q=spi.en_tick[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n653 E=$abc$706167$n1319 Q=spi.en_tick[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n656 E=$abc$706167$n1319 Q=spi.en_tick[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n659 E=$abc$706167$n1319 Q=spi.en_tick[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n662 E=$abc$706167$n1319 Q=spi.en_tick[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n665 E=$abc$706167$n1319 Q=spi.en_tick[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n668 E=$abc$706167$n1319 Q=spi.en_tick[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n671 E=$abc$706167$n1319 Q=spi.en_tick[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n674 E=$abc$706167$n1319 Q=spi.en_tick[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n677 E=$abc$706167$n1319 Q=spi.en_tick[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n680 E=$abc$706167$n1319 Q=spi.en_tick[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n683 E=$abc$706167$n1319 Q=spi.en_tick[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n851 E=$abc$706167$n1319 Q=spi.en_tick[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n854 E=$abc$706167$n1319 Q=spi.en_tick[15]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n815 E=$abc$706167$n1321 Q=spi.csoff_tick[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n818 E=$abc$706167$n1321 Q=spi.csoff_tick[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n821 E=$abc$706167$n1321 Q=spi.csoff_tick[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n632 E=$abc$706167$n1321 Q=spi.csoff_tick[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n635 E=$abc$706167$n1321 Q=spi.csoff_tick[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n638 E=$abc$706167$n1321 Q=spi.csoff_tick[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n641 E=$abc$706167$n1321 Q=spi.csoff_tick[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n824 E=$abc$706167$n1321 Q=spi.csoff_tick[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n827 E=$abc$706167$n1321 Q=spi.csoff_tick[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n830 E=$abc$706167$n1321 Q=spi.csoff_tick[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n833 E=$abc$706167$n1321 Q=spi.csoff_tick[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n836 E=$abc$706167$n1321 Q=spi.csoff_tick[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n839 E=$abc$706167$n1321 Q=spi.csoff_tick[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n842 E=$abc$706167$n1321 Q=spi.csoff_tick[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n845 E=$abc$706167$n1321 Q=spi.csoff_tick[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n848 E=$abc$706167$n1321 Q=spi.csoff_tick[15]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n811 E=$abc$706167$n1323 Q=spi.tx_cnt[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4250 E=$abc$706167$n1323 Q=spi.tx_cnt[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4251 E=$abc$706167$n1323 Q=spi.tx_cnt[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4252 E=$abc$706167$n1323 Q=spi.tx_cnt[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4253 E=$abc$706167$n1323 Q=spi.tx_cnt[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4254 E=$abc$706167$n1323 Q=spi.tx_cnt[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4255 E=$abc$706167$n1323 Q=spi.tx_cnt[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4256 E=$abc$706167$n1323 Q=spi.tx_cnt[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4257 E=$abc$706167$n1323 Q=spi.tx_cnt[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4258 E=$abc$706167$n1323 Q=spi.tx_cnt[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4259 E=$abc$706167$n1323 Q=spi.tx_cnt[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4260 E=$abc$706167$n1323 Q=spi.tx_cnt[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4261 E=$abc$706167$n1323 Q=spi.tx_cnt[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4262 E=$abc$706167$n1323 Q=spi.tx_cnt[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4263 E=$abc$706167$n1323 Q=spi.tx_cnt[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4264 E=$abc$706167$n1323 Q=spi.tx_cnt[15]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[0] E=$abc$706167$n1337 Q=spi.tx_buf[0]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1] E=$abc$706167$n1337 Q=spi.tx_buf[1]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[2] E=$abc$706167$n1337 Q=spi.tx_buf[2]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[3] E=$abc$706167$n1337 Q=spi.tx_buf[3]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[4] E=$abc$706167$n1337 Q=spi.tx_buf[4]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[5] E=$abc$706167$n1337 Q=spi.tx_buf[5]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[6] E=$abc$706167$n1337 Q=spi.tx_buf[6]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[7] E=$abc$706167$n1337 Q=spi.tx_buf[7]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[8] E=$abc$706167$n1337 Q=spi.tx_buf[8]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[9] E=$abc$706167$n1337 Q=spi.tx_buf[9]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[10] E=$abc$706167$n1337 Q=spi.tx_buf[10]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[11] E=$abc$706167$n1337 Q=spi.tx_buf[11]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[12] E=$abc$706167$n1337 Q=spi.tx_buf[12]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[13] E=$abc$706167$n1337 Q=spi.tx_buf[13]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[14] E=$abc$706167$n1337 Q=spi.tx_buf[14]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[15] E=$abc$706167$n1337 Q=spi.tx_buf[15]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[16] E=$abc$706167$n1337 Q=spi.tx_buf[16]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[17] E=$abc$706167$n1337 Q=spi.tx_buf[17]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[18] E=$abc$706167$n1337 Q=spi.tx_buf[18]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[19] E=$abc$706167$n1337 Q=spi.tx_buf[19]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[20] E=$abc$706167$n1337 Q=spi.tx_buf[20]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[21] E=$abc$706167$n1337 Q=spi.tx_buf[21]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[22] E=$abc$706167$n1337 Q=spi.tx_buf[22]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[23] E=$abc$706167$n1337 Q=spi.tx_buf[23]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[24] E=$abc$706167$n1337 Q=spi.tx_buf[24]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[25] E=$abc$706167$n1337 Q=spi.tx_buf[25]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[26] E=$abc$706167$n1337 Q=spi.tx_buf[26]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[27] E=$abc$706167$n1337 Q=spi.tx_buf[27]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[28] E=$abc$706167$n1337 Q=spi.tx_buf[28]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[29] E=$abc$706167$n1337 Q=spi.tx_buf[29]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[30] E=$abc$706167$n1337 Q=spi.tx_buf[30]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[31] E=$abc$706167$n1337 Q=spi.tx_buf[31]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[32] E=$abc$706167$n1337 Q=spi.tx_buf[32]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[33] E=$abc$706167$n1337 Q=spi.tx_buf[33]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[34] E=$abc$706167$n1337 Q=spi.tx_buf[34]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[35] E=$abc$706167$n1337 Q=spi.tx_buf[35]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[36] E=$abc$706167$n1337 Q=spi.tx_buf[36]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[37] E=$abc$706167$n1337 Q=spi.tx_buf[37]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[38] E=$abc$706167$n1337 Q=spi.tx_buf[38]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[39] E=$abc$706167$n1337 Q=spi.tx_buf[39]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[40] E=$abc$706167$n1337 Q=spi.tx_buf[40]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[41] E=$abc$706167$n1337 Q=spi.tx_buf[41]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[42] E=$abc$706167$n1337 Q=spi.tx_buf[42]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[43] E=$abc$706167$n1337 Q=spi.tx_buf[43]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[44] E=$abc$706167$n1337 Q=spi.tx_buf[44]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[45] E=$abc$706167$n1337 Q=spi.tx_buf[45]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[46] E=$abc$706167$n1337 Q=spi.tx_buf[46]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[47] E=$abc$706167$n1337 Q=spi.tx_buf[47]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[48] E=$abc$706167$n1337 Q=spi.tx_buf[48]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[49] E=$abc$706167$n1337 Q=spi.tx_buf[49]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[50] E=$abc$706167$n1337 Q=spi.tx_buf[50]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[51] E=$abc$706167$n1337 Q=spi.tx_buf[51]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[52] E=$abc$706167$n1337 Q=spi.tx_buf[52]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[53] E=$abc$706167$n1337 Q=spi.tx_buf[53]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[54] E=$abc$706167$n1337 Q=spi.tx_buf[54]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[55] E=$abc$706167$n1337 Q=spi.tx_buf[55]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[56] E=$abc$706167$n1337 Q=spi.tx_buf[56]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[57] E=$abc$706167$n1337 Q=spi.tx_buf[57]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[58] E=$abc$706167$n1337 Q=spi.tx_buf[58]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[59] E=$abc$706167$n1337 Q=spi.tx_buf[59]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[60] E=$abc$706167$n1337 Q=spi.tx_buf[60]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[61] E=$abc$706167$n1337 Q=spi.tx_buf[61]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[62] E=$abc$706167$n1337 Q=spi.tx_buf[62]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[63] E=$abc$706167$n1337 Q=spi.tx_buf[63]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[64] E=$abc$706167$n1337 Q=spi.tx_buf[64]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[65] E=$abc$706167$n1337 Q=spi.tx_buf[65]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[66] E=$abc$706167$n1337 Q=spi.tx_buf[66]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[67] E=$abc$706167$n1337 Q=spi.tx_buf[67]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[68] E=$abc$706167$n1337 Q=spi.tx_buf[68]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[69] E=$abc$706167$n1337 Q=spi.tx_buf[69]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[70] E=$abc$706167$n1337 Q=spi.tx_buf[70]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[71] E=$abc$706167$n1337 Q=spi.tx_buf[71]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[72] E=$abc$706167$n1337 Q=spi.tx_buf[72]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[73] E=$abc$706167$n1337 Q=spi.tx_buf[73]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[74] E=$abc$706167$n1337 Q=spi.tx_buf[74]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[75] E=$abc$706167$n1337 Q=spi.tx_buf[75]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[76] E=$abc$706167$n1337 Q=spi.tx_buf[76]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[77] E=$abc$706167$n1337 Q=spi.tx_buf[77]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[78] E=$abc$706167$n1337 Q=spi.tx_buf[78]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[79] E=$abc$706167$n1337 Q=spi.tx_buf[79]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[80] E=$abc$706167$n1337 Q=spi.tx_buf[80]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[81] E=$abc$706167$n1337 Q=spi.tx_buf[81]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[82] E=$abc$706167$n1337 Q=spi.tx_buf[82]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[83] E=$abc$706167$n1337 Q=spi.tx_buf[83]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[84] E=$abc$706167$n1337 Q=spi.tx_buf[84]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[85] E=$abc$706167$n1337 Q=spi.tx_buf[85]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[86] E=$abc$706167$n1337 Q=spi.tx_buf[86]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[87] E=$abc$706167$n1337 Q=spi.tx_buf[87]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[88] E=$abc$706167$n1337 Q=spi.tx_buf[88]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[89] E=$abc$706167$n1337 Q=spi.tx_buf[89]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[90] E=$abc$706167$n1337 Q=spi.tx_buf[90]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[91] E=$abc$706167$n1337 Q=spi.tx_buf[91]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[92] E=$abc$706167$n1337 Q=spi.tx_buf[92]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[93] E=$abc$706167$n1337 Q=spi.tx_buf[93]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[94] E=$abc$706167$n1337 Q=spi.tx_buf[94]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[95] E=$abc$706167$n1337 Q=spi.tx_buf[95]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[96] E=$abc$706167$n1337 Q=spi.tx_buf[96]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[97] E=$abc$706167$n1337 Q=spi.tx_buf[97]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[98] E=$abc$706167$n1337 Q=spi.tx_buf[98]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[99] E=$abc$706167$n1337 Q=spi.tx_buf[99]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[100] E=$abc$706167$n1337 Q=spi.tx_buf[100]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[101] E=$abc$706167$n1337 Q=spi.tx_buf[101]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[102] E=$abc$706167$n1337 Q=spi.tx_buf[102]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[103] E=$abc$706167$n1337 Q=spi.tx_buf[103]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[104] E=$abc$706167$n1337 Q=spi.tx_buf[104]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[105] E=$abc$706167$n1337 Q=spi.tx_buf[105]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[106] E=$abc$706167$n1337 Q=spi.tx_buf[106]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[107] E=$abc$706167$n1337 Q=spi.tx_buf[107]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[108] E=$abc$706167$n1337 Q=spi.tx_buf[108]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[109] E=$abc$706167$n1337 Q=spi.tx_buf[109]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[110] E=$abc$706167$n1337 Q=spi.tx_buf[110]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[111] E=$abc$706167$n1337 Q=spi.tx_buf[111]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[112] E=$abc$706167$n1337 Q=spi.tx_buf[112]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[113] E=$abc$706167$n1337 Q=spi.tx_buf[113]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[114] E=$abc$706167$n1337 Q=spi.tx_buf[114]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[115] E=$abc$706167$n1337 Q=spi.tx_buf[115]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[116] E=$abc$706167$n1337 Q=spi.tx_buf[116]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[117] E=$abc$706167$n1337 Q=spi.tx_buf[117]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[118] E=$abc$706167$n1337 Q=spi.tx_buf[118]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[119] E=$abc$706167$n1337 Q=spi.tx_buf[119]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[120] E=$abc$706167$n1337 Q=spi.tx_buf[120]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[121] E=$abc$706167$n1337 Q=spi.tx_buf[121]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[122] E=$abc$706167$n1337 Q=spi.tx_buf[122]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[123] E=$abc$706167$n1337 Q=spi.tx_buf[123]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[124] E=$abc$706167$n1337 Q=spi.tx_buf[124]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[125] E=$abc$706167$n1337 Q=spi.tx_buf[125]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[126] E=$abc$706167$n1337 Q=spi.tx_buf[126]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[127] E=$abc$706167$n1337 Q=spi.tx_buf[127]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[128] E=$abc$706167$n1337 Q=spi.tx_buf[128]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[129] E=$abc$706167$n1337 Q=spi.tx_buf[129]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[130] E=$abc$706167$n1337 Q=spi.tx_buf[130]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[131] E=$abc$706167$n1337 Q=spi.tx_buf[131]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[132] E=$abc$706167$n1337 Q=spi.tx_buf[132]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[133] E=$abc$706167$n1337 Q=spi.tx_buf[133]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[134] E=$abc$706167$n1337 Q=spi.tx_buf[134]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[135] E=$abc$706167$n1337 Q=spi.tx_buf[135]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[136] E=$abc$706167$n1337 Q=spi.tx_buf[136]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[137] E=$abc$706167$n1337 Q=spi.tx_buf[137]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[138] E=$abc$706167$n1337 Q=spi.tx_buf[138]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[139] E=$abc$706167$n1337 Q=spi.tx_buf[139]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[140] E=$abc$706167$n1337 Q=spi.tx_buf[140]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[141] E=$abc$706167$n1337 Q=spi.tx_buf[141]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[142] E=$abc$706167$n1337 Q=spi.tx_buf[142]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[143] E=$abc$706167$n1337 Q=spi.tx_buf[143]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[144] E=$abc$706167$n1337 Q=spi.tx_buf[144]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[145] E=$abc$706167$n1337 Q=spi.tx_buf[145]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[146] E=$abc$706167$n1337 Q=spi.tx_buf[146]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[147] E=$abc$706167$n1337 Q=spi.tx_buf[147]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[148] E=$abc$706167$n1337 Q=spi.tx_buf[148]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[149] E=$abc$706167$n1337 Q=spi.tx_buf[149]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[150] E=$abc$706167$n1337 Q=spi.tx_buf[150]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[151] E=$abc$706167$n1337 Q=spi.tx_buf[151]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[152] E=$abc$706167$n1337 Q=spi.tx_buf[152]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[153] E=$abc$706167$n1337 Q=spi.tx_buf[153]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[154] E=$abc$706167$n1337 Q=spi.tx_buf[154]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[155] E=$abc$706167$n1337 Q=spi.tx_buf[155]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[156] E=$abc$706167$n1337 Q=spi.tx_buf[156]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[157] E=$abc$706167$n1337 Q=spi.tx_buf[157]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[158] E=$abc$706167$n1337 Q=spi.tx_buf[158]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[159] E=$abc$706167$n1337 Q=spi.tx_buf[159]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[160] E=$abc$706167$n1337 Q=spi.tx_buf[160]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[161] E=$abc$706167$n1337 Q=spi.tx_buf[161]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[162] E=$abc$706167$n1337 Q=spi.tx_buf[162]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[163] E=$abc$706167$n1337 Q=spi.tx_buf[163]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[164] E=$abc$706167$n1337 Q=spi.tx_buf[164]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[165] E=$abc$706167$n1337 Q=spi.tx_buf[165]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[166] E=$abc$706167$n1337 Q=spi.tx_buf[166]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[167] E=$abc$706167$n1337 Q=spi.tx_buf[167]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[168] E=$abc$706167$n1337 Q=spi.tx_buf[168]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[169] E=$abc$706167$n1337 Q=spi.tx_buf[169]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[170] E=$abc$706167$n1337 Q=spi.tx_buf[170]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[171] E=$abc$706167$n1337 Q=spi.tx_buf[171]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[172] E=$abc$706167$n1337 Q=spi.tx_buf[172]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[173] E=$abc$706167$n1337 Q=spi.tx_buf[173]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[174] E=$abc$706167$n1337 Q=spi.tx_buf[174]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[175] E=$abc$706167$n1337 Q=spi.tx_buf[175]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[176] E=$abc$706167$n1337 Q=spi.tx_buf[176]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[177] E=$abc$706167$n1337 Q=spi.tx_buf[177]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[178] E=$abc$706167$n1337 Q=spi.tx_buf[178]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[179] E=$abc$706167$n1337 Q=spi.tx_buf[179]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[180] E=$abc$706167$n1337 Q=spi.tx_buf[180]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[181] E=$abc$706167$n1337 Q=spi.tx_buf[181]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[182] E=$abc$706167$n1337 Q=spi.tx_buf[182]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[183] E=$abc$706167$n1337 Q=spi.tx_buf[183]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[184] E=$abc$706167$n1337 Q=spi.tx_buf[184]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[185] E=$abc$706167$n1337 Q=spi.tx_buf[185]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[186] E=$abc$706167$n1337 Q=spi.tx_buf[186]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[187] E=$abc$706167$n1337 Q=spi.tx_buf[187]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[188] E=$abc$706167$n1337 Q=spi.tx_buf[188]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[189] E=$abc$706167$n1337 Q=spi.tx_buf[189]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[190] E=$abc$706167$n1337 Q=spi.tx_buf[190]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[191] E=$abc$706167$n1337 Q=spi.tx_buf[191]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[192] E=$abc$706167$n1337 Q=spi.tx_buf[192]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[193] E=$abc$706167$n1337 Q=spi.tx_buf[193]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[194] E=$abc$706167$n1337 Q=spi.tx_buf[194]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[195] E=$abc$706167$n1337 Q=spi.tx_buf[195]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[196] E=$abc$706167$n1337 Q=spi.tx_buf[196]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[197] E=$abc$706167$n1337 Q=spi.tx_buf[197]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[198] E=$abc$706167$n1337 Q=spi.tx_buf[198]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[199] E=$abc$706167$n1337 Q=spi.tx_buf[199]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[200] E=$abc$706167$n1337 Q=spi.tx_buf[200]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[201] E=$abc$706167$n1337 Q=spi.tx_buf[201]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[202] E=$abc$706167$n1337 Q=spi.tx_buf[202]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[203] E=$abc$706167$n1337 Q=spi.tx_buf[203]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[204] E=$abc$706167$n1337 Q=spi.tx_buf[204]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[205] E=$abc$706167$n1337 Q=spi.tx_buf[205]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[206] E=$abc$706167$n1337 Q=spi.tx_buf[206]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[207] E=$abc$706167$n1337 Q=spi.tx_buf[207]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[208] E=$abc$706167$n1337 Q=spi.tx_buf[208]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[209] E=$abc$706167$n1337 Q=spi.tx_buf[209]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[210] E=$abc$706167$n1337 Q=spi.tx_buf[210]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[211] E=$abc$706167$n1337 Q=spi.tx_buf[211]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[212] E=$abc$706167$n1337 Q=spi.tx_buf[212]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[213] E=$abc$706167$n1337 Q=spi.tx_buf[213]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[214] E=$abc$706167$n1337 Q=spi.tx_buf[214]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[215] E=$abc$706167$n1337 Q=spi.tx_buf[215]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[216] E=$abc$706167$n1337 Q=spi.tx_buf[216]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[217] E=$abc$706167$n1337 Q=spi.tx_buf[217]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[218] E=$abc$706167$n1337 Q=spi.tx_buf[218]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[219] E=$abc$706167$n1337 Q=spi.tx_buf[219]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[220] E=$abc$706167$n1337 Q=spi.tx_buf[220]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[221] E=$abc$706167$n1337 Q=spi.tx_buf[221]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[222] E=$abc$706167$n1337 Q=spi.tx_buf[222]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[223] E=$abc$706167$n1337 Q=spi.tx_buf[223]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[224] E=$abc$706167$n1337 Q=spi.tx_buf[224]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[225] E=$abc$706167$n1337 Q=spi.tx_buf[225]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[226] E=$abc$706167$n1337 Q=spi.tx_buf[226]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[227] E=$abc$706167$n1337 Q=spi.tx_buf[227]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[228] E=$abc$706167$n1337 Q=spi.tx_buf[228]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[229] E=$abc$706167$n1337 Q=spi.tx_buf[229]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[230] E=$abc$706167$n1337 Q=spi.tx_buf[230]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[231] E=$abc$706167$n1337 Q=spi.tx_buf[231]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[232] E=$abc$706167$n1337 Q=spi.tx_buf[232]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[233] E=$abc$706167$n1337 Q=spi.tx_buf[233]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[234] E=$abc$706167$n1337 Q=spi.tx_buf[234]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[235] E=$abc$706167$n1337 Q=spi.tx_buf[235]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[236] E=$abc$706167$n1337 Q=spi.tx_buf[236]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[237] E=$abc$706167$n1337 Q=spi.tx_buf[237]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[238] E=$abc$706167$n1337 Q=spi.tx_buf[238]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[239] E=$abc$706167$n1337 Q=spi.tx_buf[239]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[240] E=$abc$706167$n1337 Q=spi.tx_buf[240]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[241] E=$abc$706167$n1337 Q=spi.tx_buf[241]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[242] E=$abc$706167$n1337 Q=spi.tx_buf[242]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[243] E=$abc$706167$n1337 Q=spi.tx_buf[243]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[244] E=$abc$706167$n1337 Q=spi.tx_buf[244]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[245] E=$abc$706167$n1337 Q=spi.tx_buf[245]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[246] E=$abc$706167$n1337 Q=spi.tx_buf[246]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[247] E=$abc$706167$n1337 Q=spi.tx_buf[247]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[248] E=$abc$706167$n1337 Q=spi.tx_buf[248]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[249] E=$abc$706167$n1337 Q=spi.tx_buf[249]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[250] E=$abc$706167$n1337 Q=spi.tx_buf[250]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[251] E=$abc$706167$n1337 Q=spi.tx_buf[251]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[252] E=$abc$706167$n1337 Q=spi.tx_buf[252]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[253] E=$abc$706167$n1337 Q=spi.tx_buf[253]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[254] E=$abc$706167$n1337 Q=spi.tx_buf[254]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[255] E=$abc$706167$n1337 Q=spi.tx_buf[255]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[256] E=$abc$706167$n1337 Q=spi.tx_buf[256]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[257] E=$abc$706167$n1337 Q=spi.tx_buf[257]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[258] E=$abc$706167$n1337 Q=spi.tx_buf[258]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[259] E=$abc$706167$n1337 Q=spi.tx_buf[259]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[260] E=$abc$706167$n1337 Q=spi.tx_buf[260]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[261] E=$abc$706167$n1337 Q=spi.tx_buf[261]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[262] E=$abc$706167$n1337 Q=spi.tx_buf[262]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[263] E=$abc$706167$n1337 Q=spi.tx_buf[263]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[264] E=$abc$706167$n1337 Q=spi.tx_buf[264]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[265] E=$abc$706167$n1337 Q=spi.tx_buf[265]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[266] E=$abc$706167$n1337 Q=spi.tx_buf[266]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[267] E=$abc$706167$n1337 Q=spi.tx_buf[267]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[268] E=$abc$706167$n1337 Q=spi.tx_buf[268]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[269] E=$abc$706167$n1337 Q=spi.tx_buf[269]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[270] E=$abc$706167$n1337 Q=spi.tx_buf[270]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[271] E=$abc$706167$n1337 Q=spi.tx_buf[271]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[272] E=$abc$706167$n1337 Q=spi.tx_buf[272]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[273] E=$abc$706167$n1337 Q=spi.tx_buf[273]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[274] E=$abc$706167$n1337 Q=spi.tx_buf[274]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[275] E=$abc$706167$n1337 Q=spi.tx_buf[275]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[276] E=$abc$706167$n1337 Q=spi.tx_buf[276]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[277] E=$abc$706167$n1337 Q=spi.tx_buf[277]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[278] E=$abc$706167$n1337 Q=spi.tx_buf[278]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[279] E=$abc$706167$n1337 Q=spi.tx_buf[279]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[280] E=$abc$706167$n1337 Q=spi.tx_buf[280]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[281] E=$abc$706167$n1337 Q=spi.tx_buf[281]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[282] E=$abc$706167$n1337 Q=spi.tx_buf[282]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[283] E=$abc$706167$n1337 Q=spi.tx_buf[283]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[284] E=$abc$706167$n1337 Q=spi.tx_buf[284]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[285] E=$abc$706167$n1337 Q=spi.tx_buf[285]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[286] E=$abc$706167$n1337 Q=spi.tx_buf[286]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[287] E=$abc$706167$n1337 Q=spi.tx_buf[287]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[288] E=$abc$706167$n1337 Q=spi.tx_buf[288]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[289] E=$abc$706167$n1337 Q=spi.tx_buf[289]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[290] E=$abc$706167$n1337 Q=spi.tx_buf[290]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[291] E=$abc$706167$n1337 Q=spi.tx_buf[291]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[292] E=$abc$706167$n1337 Q=spi.tx_buf[292]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[293] E=$abc$706167$n1337 Q=spi.tx_buf[293]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[294] E=$abc$706167$n1337 Q=spi.tx_buf[294]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[295] E=$abc$706167$n1337 Q=spi.tx_buf[295]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[296] E=$abc$706167$n1337 Q=spi.tx_buf[296]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[297] E=$abc$706167$n1337 Q=spi.tx_buf[297]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[298] E=$abc$706167$n1337 Q=spi.tx_buf[298]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[299] E=$abc$706167$n1337 Q=spi.tx_buf[299]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[300] E=$abc$706167$n1337 Q=spi.tx_buf[300]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[301] E=$abc$706167$n1337 Q=spi.tx_buf[301]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[302] E=$abc$706167$n1337 Q=spi.tx_buf[302]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[303] E=$abc$706167$n1337 Q=spi.tx_buf[303]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[304] E=$abc$706167$n1337 Q=spi.tx_buf[304]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[305] E=$abc$706167$n1337 Q=spi.tx_buf[305]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[306] E=$abc$706167$n1337 Q=spi.tx_buf[306]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[307] E=$abc$706167$n1337 Q=spi.tx_buf[307]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[308] E=$abc$706167$n1337 Q=spi.tx_buf[308]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[309] E=$abc$706167$n1337 Q=spi.tx_buf[309]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[310] E=$abc$706167$n1337 Q=spi.tx_buf[310]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[311] E=$abc$706167$n1337 Q=spi.tx_buf[311]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[312] E=$abc$706167$n1337 Q=spi.tx_buf[312]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[313] E=$abc$706167$n1337 Q=spi.tx_buf[313]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[314] E=$abc$706167$n1337 Q=spi.tx_buf[314]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[315] E=$abc$706167$n1337 Q=spi.tx_buf[315]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[316] E=$abc$706167$n1337 Q=spi.tx_buf[316]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[317] E=$abc$706167$n1337 Q=spi.tx_buf[317]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[318] E=$abc$706167$n1337 Q=spi.tx_buf[318]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[319] E=$abc$706167$n1337 Q=spi.tx_buf[319]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[320] E=$abc$706167$n1337 Q=spi.tx_buf[320]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[321] E=$abc$706167$n1337 Q=spi.tx_buf[321]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[322] E=$abc$706167$n1337 Q=spi.tx_buf[322]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[323] E=$abc$706167$n1337 Q=spi.tx_buf[323]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[324] E=$abc$706167$n1337 Q=spi.tx_buf[324]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[325] E=$abc$706167$n1337 Q=spi.tx_buf[325]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[326] E=$abc$706167$n1337 Q=spi.tx_buf[326]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[327] E=$abc$706167$n1337 Q=spi.tx_buf[327]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[328] E=$abc$706167$n1337 Q=spi.tx_buf[328]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[329] E=$abc$706167$n1337 Q=spi.tx_buf[329]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[330] E=$abc$706167$n1337 Q=spi.tx_buf[330]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[331] E=$abc$706167$n1337 Q=spi.tx_buf[331]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[332] E=$abc$706167$n1337 Q=spi.tx_buf[332]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[333] E=$abc$706167$n1337 Q=spi.tx_buf[333]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[334] E=$abc$706167$n1337 Q=spi.tx_buf[334]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[335] E=$abc$706167$n1337 Q=spi.tx_buf[335]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[336] E=$abc$706167$n1337 Q=spi.tx_buf[336]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[337] E=$abc$706167$n1337 Q=spi.tx_buf[337]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[338] E=$abc$706167$n1337 Q=spi.tx_buf[338]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[339] E=$abc$706167$n1337 Q=spi.tx_buf[339]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[340] E=$abc$706167$n1337 Q=spi.tx_buf[340]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[341] E=$abc$706167$n1337 Q=spi.tx_buf[341]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[342] E=$abc$706167$n1337 Q=spi.tx_buf[342]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[343] E=$abc$706167$n1337 Q=spi.tx_buf[343]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[344] E=$abc$706167$n1337 Q=spi.tx_buf[344]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[345] E=$abc$706167$n1337 Q=spi.tx_buf[345]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[346] E=$abc$706167$n1337 Q=spi.tx_buf[346]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[347] E=$abc$706167$n1337 Q=spi.tx_buf[347]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[348] E=$abc$706167$n1337 Q=spi.tx_buf[348]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[349] E=$abc$706167$n1337 Q=spi.tx_buf[349]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[350] E=$abc$706167$n1337 Q=spi.tx_buf[350]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[351] E=$abc$706167$n1337 Q=spi.tx_buf[351]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[352] E=$abc$706167$n1337 Q=spi.tx_buf[352]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[353] E=$abc$706167$n1337 Q=spi.tx_buf[353]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[354] E=$abc$706167$n1337 Q=spi.tx_buf[354]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[355] E=$abc$706167$n1337 Q=spi.tx_buf[355]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[356] E=$abc$706167$n1337 Q=spi.tx_buf[356]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[357] E=$abc$706167$n1337 Q=spi.tx_buf[357]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[358] E=$abc$706167$n1337 Q=spi.tx_buf[358]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[359] E=$abc$706167$n1337 Q=spi.tx_buf[359]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[360] E=$abc$706167$n1337 Q=spi.tx_buf[360]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[361] E=$abc$706167$n1337 Q=spi.tx_buf[361]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[362] E=$abc$706167$n1337 Q=spi.tx_buf[362]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[363] E=$abc$706167$n1337 Q=spi.tx_buf[363]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[364] E=$abc$706167$n1337 Q=spi.tx_buf[364]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[365] E=$abc$706167$n1337 Q=spi.tx_buf[365]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[366] E=$abc$706167$n1337 Q=spi.tx_buf[366]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[367] E=$abc$706167$n1337 Q=spi.tx_buf[367]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[368] E=$abc$706167$n1337 Q=spi.tx_buf[368]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[369] E=$abc$706167$n1337 Q=spi.tx_buf[369]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[370] E=$abc$706167$n1337 Q=spi.tx_buf[370]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[371] E=$abc$706167$n1337 Q=spi.tx_buf[371]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[372] E=$abc$706167$n1337 Q=spi.tx_buf[372]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[373] E=$abc$706167$n1337 Q=spi.tx_buf[373]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[374] E=$abc$706167$n1337 Q=spi.tx_buf[374]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[375] E=$abc$706167$n1337 Q=spi.tx_buf[375]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[376] E=$abc$706167$n1337 Q=spi.tx_buf[376]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[377] E=$abc$706167$n1337 Q=spi.tx_buf[377]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[378] E=$abc$706167$n1337 Q=spi.tx_buf[378]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[379] E=$abc$706167$n1337 Q=spi.tx_buf[379]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[380] E=$abc$706167$n1337 Q=spi.tx_buf[380]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[381] E=$abc$706167$n1337 Q=spi.tx_buf[381]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[382] E=$abc$706167$n1337 Q=spi.tx_buf[382]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[383] E=$abc$706167$n1337 Q=spi.tx_buf[383]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[384] E=$abc$706167$n1337 Q=spi.tx_buf[384]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[385] E=$abc$706167$n1337 Q=spi.tx_buf[385]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[386] E=$abc$706167$n1337 Q=spi.tx_buf[386]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[387] E=$abc$706167$n1337 Q=spi.tx_buf[387]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[388] E=$abc$706167$n1337 Q=spi.tx_buf[388]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[389] E=$abc$706167$n1337 Q=spi.tx_buf[389]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[390] E=$abc$706167$n1337 Q=spi.tx_buf[390]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[391] E=$abc$706167$n1337 Q=spi.tx_buf[391]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[392] E=$abc$706167$n1337 Q=spi.tx_buf[392]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[393] E=$abc$706167$n1337 Q=spi.tx_buf[393]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[394] E=$abc$706167$n1337 Q=spi.tx_buf[394]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[395] E=$abc$706167$n1337 Q=spi.tx_buf[395]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[396] E=$abc$706167$n1337 Q=spi.tx_buf[396]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[397] E=$abc$706167$n1337 Q=spi.tx_buf[397]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[398] E=$abc$706167$n1337 Q=spi.tx_buf[398]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[399] E=$abc$706167$n1337 Q=spi.tx_buf[399]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[400] E=$abc$706167$n1337 Q=spi.tx_buf[400]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[401] E=$abc$706167$n1337 Q=spi.tx_buf[401]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[402] E=$abc$706167$n1337 Q=spi.tx_buf[402]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[403] E=$abc$706167$n1337 Q=spi.tx_buf[403]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[404] E=$abc$706167$n1337 Q=spi.tx_buf[404]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[405] E=$abc$706167$n1337 Q=spi.tx_buf[405]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[406] E=$abc$706167$n1337 Q=spi.tx_buf[406]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[407] E=$abc$706167$n1337 Q=spi.tx_buf[407]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[408] E=$abc$706167$n1337 Q=spi.tx_buf[408]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[409] E=$abc$706167$n1337 Q=spi.tx_buf[409]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[410] E=$abc$706167$n1337 Q=spi.tx_buf[410]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[411] E=$abc$706167$n1337 Q=spi.tx_buf[411]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[412] E=$abc$706167$n1337 Q=spi.tx_buf[412]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[413] E=$abc$706167$n1337 Q=spi.tx_buf[413]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[414] E=$abc$706167$n1337 Q=spi.tx_buf[414]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[415] E=$abc$706167$n1337 Q=spi.tx_buf[415]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[416] E=$abc$706167$n1337 Q=spi.tx_buf[416]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[417] E=$abc$706167$n1337 Q=spi.tx_buf[417]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[418] E=$abc$706167$n1337 Q=spi.tx_buf[418]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[419] E=$abc$706167$n1337 Q=spi.tx_buf[419]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[420] E=$abc$706167$n1337 Q=spi.tx_buf[420]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[421] E=$abc$706167$n1337 Q=spi.tx_buf[421]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[422] E=$abc$706167$n1337 Q=spi.tx_buf[422]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[423] E=$abc$706167$n1337 Q=spi.tx_buf[423]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[424] E=$abc$706167$n1337 Q=spi.tx_buf[424]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[425] E=$abc$706167$n1337 Q=spi.tx_buf[425]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[426] E=$abc$706167$n1337 Q=spi.tx_buf[426]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[427] E=$abc$706167$n1337 Q=spi.tx_buf[427]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[428] E=$abc$706167$n1337 Q=spi.tx_buf[428]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[429] E=$abc$706167$n1337 Q=spi.tx_buf[429]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[430] E=$abc$706167$n1337 Q=spi.tx_buf[430]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[431] E=$abc$706167$n1337 Q=spi.tx_buf[431]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[432] E=$abc$706167$n1337 Q=spi.tx_buf[432]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[433] E=$abc$706167$n1337 Q=spi.tx_buf[433]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[434] E=$abc$706167$n1337 Q=spi.tx_buf[434]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[435] E=$abc$706167$n1337 Q=spi.tx_buf[435]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[436] E=$abc$706167$n1337 Q=spi.tx_buf[436]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[437] E=$abc$706167$n1337 Q=spi.tx_buf[437]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[438] E=$abc$706167$n1337 Q=spi.tx_buf[438]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[439] E=$abc$706167$n1337 Q=spi.tx_buf[439]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[440] E=$abc$706167$n1337 Q=spi.tx_buf[440]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[441] E=$abc$706167$n1337 Q=spi.tx_buf[441]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[442] E=$abc$706167$n1337 Q=spi.tx_buf[442]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[443] E=$abc$706167$n1337 Q=spi.tx_buf[443]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[444] E=$abc$706167$n1337 Q=spi.tx_buf[444]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[445] E=$abc$706167$n1337 Q=spi.tx_buf[445]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[446] E=$abc$706167$n1337 Q=spi.tx_buf[446]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[447] E=$abc$706167$n1337 Q=spi.tx_buf[447]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[448] E=$abc$706167$n1337 Q=spi.tx_buf[448]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[449] E=$abc$706167$n1337 Q=spi.tx_buf[449]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[450] E=$abc$706167$n1337 Q=spi.tx_buf[450]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[451] E=$abc$706167$n1337 Q=spi.tx_buf[451]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[452] E=$abc$706167$n1337 Q=spi.tx_buf[452]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[453] E=$abc$706167$n1337 Q=spi.tx_buf[453]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[454] E=$abc$706167$n1337 Q=spi.tx_buf[454]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[455] E=$abc$706167$n1337 Q=spi.tx_buf[455]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[456] E=$abc$706167$n1337 Q=spi.tx_buf[456]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[457] E=$abc$706167$n1337 Q=spi.tx_buf[457]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[458] E=$abc$706167$n1337 Q=spi.tx_buf[458]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[459] E=$abc$706167$n1337 Q=spi.tx_buf[459]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[460] E=$abc$706167$n1337 Q=spi.tx_buf[460]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[461] E=$abc$706167$n1337 Q=spi.tx_buf[461]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[462] E=$abc$706167$n1337 Q=spi.tx_buf[462]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[463] E=$abc$706167$n1337 Q=spi.tx_buf[463]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[464] E=$abc$706167$n1337 Q=spi.tx_buf[464]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[465] E=$abc$706167$n1337 Q=spi.tx_buf[465]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[466] E=$abc$706167$n1337 Q=spi.tx_buf[466]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[467] E=$abc$706167$n1337 Q=spi.tx_buf[467]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[468] E=$abc$706167$n1337 Q=spi.tx_buf[468]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[469] E=$abc$706167$n1337 Q=spi.tx_buf[469]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[470] E=$abc$706167$n1337 Q=spi.tx_buf[470]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[471] E=$abc$706167$n1337 Q=spi.tx_buf[471]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[472] E=$abc$706167$n1337 Q=spi.tx_buf[472]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[473] E=$abc$706167$n1337 Q=spi.tx_buf[473]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[474] E=$abc$706167$n1337 Q=spi.tx_buf[474]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[475] E=$abc$706167$n1337 Q=spi.tx_buf[475]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[476] E=$abc$706167$n1337 Q=spi.tx_buf[476]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[477] E=$abc$706167$n1337 Q=spi.tx_buf[477]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[478] E=$abc$706167$n1337 Q=spi.tx_buf[478]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[479] E=$abc$706167$n1337 Q=spi.tx_buf[479]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[480] E=$abc$706167$n1337 Q=spi.tx_buf[480]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[481] E=$abc$706167$n1337 Q=spi.tx_buf[481]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[482] E=$abc$706167$n1337 Q=spi.tx_buf[482]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[483] E=$abc$706167$n1337 Q=spi.tx_buf[483]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[484] E=$abc$706167$n1337 Q=spi.tx_buf[484]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[485] E=$abc$706167$n1337 Q=spi.tx_buf[485]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[486] E=$abc$706167$n1337 Q=spi.tx_buf[486]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[487] E=$abc$706167$n1337 Q=spi.tx_buf[487]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[488] E=$abc$706167$n1337 Q=spi.tx_buf[488]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[489] E=$abc$706167$n1337 Q=spi.tx_buf[489]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[490] E=$abc$706167$n1337 Q=spi.tx_buf[490]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[491] E=$abc$706167$n1337 Q=spi.tx_buf[491]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[492] E=$abc$706167$n1337 Q=spi.tx_buf[492]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[493] E=$abc$706167$n1337 Q=spi.tx_buf[493]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[494] E=$abc$706167$n1337 Q=spi.tx_buf[494]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[495] E=$abc$706167$n1337 Q=spi.tx_buf[495]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[496] E=$abc$706167$n1337 Q=spi.tx_buf[496]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[497] E=$abc$706167$n1337 Q=spi.tx_buf[497]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[498] E=$abc$706167$n1337 Q=spi.tx_buf[498]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[499] E=$abc$706167$n1337 Q=spi.tx_buf[499]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[500] E=$abc$706167$n1337 Q=spi.tx_buf[500]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[501] E=$abc$706167$n1337 Q=spi.tx_buf[501]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[502] E=$abc$706167$n1337 Q=spi.tx_buf[502]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[503] E=$abc$706167$n1337 Q=spi.tx_buf[503]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[504] E=$abc$706167$n1337 Q=spi.tx_buf[504]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[505] E=$abc$706167$n1337 Q=spi.tx_buf[505]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[506] E=$abc$706167$n1337 Q=spi.tx_buf[506]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[507] E=$abc$706167$n1337 Q=spi.tx_buf[507]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[508] E=$abc$706167$n1337 Q=spi.tx_buf[508]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[509] E=$abc$706167$n1337 Q=spi.tx_buf[509]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[510] E=$abc$706167$n1337 Q=spi.tx_buf[510]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[511] E=$abc$706167$n1337 Q=spi.tx_buf[511]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[512] E=$abc$706167$n1337 Q=spi.tx_buf[512]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[513] E=$abc$706167$n1337 Q=spi.tx_buf[513]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[514] E=$abc$706167$n1337 Q=spi.tx_buf[514]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[515] E=$abc$706167$n1337 Q=spi.tx_buf[515]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[516] E=$abc$706167$n1337 Q=spi.tx_buf[516]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[517] E=$abc$706167$n1337 Q=spi.tx_buf[517]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[518] E=$abc$706167$n1337 Q=spi.tx_buf[518]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[519] E=$abc$706167$n1337 Q=spi.tx_buf[519]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[520] E=$abc$706167$n1337 Q=spi.tx_buf[520]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[521] E=$abc$706167$n1337 Q=spi.tx_buf[521]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[522] E=$abc$706167$n1337 Q=spi.tx_buf[522]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[523] E=$abc$706167$n1337 Q=spi.tx_buf[523]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[524] E=$abc$706167$n1337 Q=spi.tx_buf[524]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[525] E=$abc$706167$n1337 Q=spi.tx_buf[525]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[526] E=$abc$706167$n1337 Q=spi.tx_buf[526]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[527] E=$abc$706167$n1337 Q=spi.tx_buf[527]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[528] E=$abc$706167$n1337 Q=spi.tx_buf[528]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[529] E=$abc$706167$n1337 Q=spi.tx_buf[529]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[530] E=$abc$706167$n1337 Q=spi.tx_buf[530]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[531] E=$abc$706167$n1337 Q=spi.tx_buf[531]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[532] E=$abc$706167$n1337 Q=spi.tx_buf[532]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[533] E=$abc$706167$n1337 Q=spi.tx_buf[533]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[534] E=$abc$706167$n1337 Q=spi.tx_buf[534]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[535] E=$abc$706167$n1337 Q=spi.tx_buf[535]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[536] E=$abc$706167$n1337 Q=spi.tx_buf[536]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[537] E=$abc$706167$n1337 Q=spi.tx_buf[537]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[538] E=$abc$706167$n1337 Q=spi.tx_buf[538]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[539] E=$abc$706167$n1337 Q=spi.tx_buf[539]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[540] E=$abc$706167$n1337 Q=spi.tx_buf[540]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[541] E=$abc$706167$n1337 Q=spi.tx_buf[541]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[542] E=$abc$706167$n1337 Q=spi.tx_buf[542]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[543] E=$abc$706167$n1337 Q=spi.tx_buf[543]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[544] E=$abc$706167$n1337 Q=spi.tx_buf[544]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[545] E=$abc$706167$n1337 Q=spi.tx_buf[545]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[546] E=$abc$706167$n1337 Q=spi.tx_buf[546]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[547] E=$abc$706167$n1337 Q=spi.tx_buf[547]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[548] E=$abc$706167$n1337 Q=spi.tx_buf[548]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[549] E=$abc$706167$n1337 Q=spi.tx_buf[549]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[550] E=$abc$706167$n1337 Q=spi.tx_buf[550]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[551] E=$abc$706167$n1337 Q=spi.tx_buf[551]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[552] E=$abc$706167$n1337 Q=spi.tx_buf[552]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[553] E=$abc$706167$n1337 Q=spi.tx_buf[553]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[554] E=$abc$706167$n1337 Q=spi.tx_buf[554]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[555] E=$abc$706167$n1337 Q=spi.tx_buf[555]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[556] E=$abc$706167$n1337 Q=spi.tx_buf[556]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[557] E=$abc$706167$n1337 Q=spi.tx_buf[557]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[558] E=$abc$706167$n1337 Q=spi.tx_buf[558]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[559] E=$abc$706167$n1337 Q=spi.tx_buf[559]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[560] E=$abc$706167$n1337 Q=spi.tx_buf[560]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[561] E=$abc$706167$n1337 Q=spi.tx_buf[561]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[562] E=$abc$706167$n1337 Q=spi.tx_buf[562]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[563] E=$abc$706167$n1337 Q=spi.tx_buf[563]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[564] E=$abc$706167$n1337 Q=spi.tx_buf[564]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[565] E=$abc$706167$n1337 Q=spi.tx_buf[565]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[566] E=$abc$706167$n1337 Q=spi.tx_buf[566]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[567] E=$abc$706167$n1337 Q=spi.tx_buf[567]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[568] E=$abc$706167$n1337 Q=spi.tx_buf[568]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[569] E=$abc$706167$n1337 Q=spi.tx_buf[569]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[570] E=$abc$706167$n1337 Q=spi.tx_buf[570]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[571] E=$abc$706167$n1337 Q=spi.tx_buf[571]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[572] E=$abc$706167$n1337 Q=spi.tx_buf[572]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[573] E=$abc$706167$n1337 Q=spi.tx_buf[573]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[574] E=$abc$706167$n1337 Q=spi.tx_buf[574]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[575] E=$abc$706167$n1337 Q=spi.tx_buf[575]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[576] E=$abc$706167$n1337 Q=spi.tx_buf[576]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[577] E=$abc$706167$n1337 Q=spi.tx_buf[577]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[578] E=$abc$706167$n1337 Q=spi.tx_buf[578]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[579] E=$abc$706167$n1337 Q=spi.tx_buf[579]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[580] E=$abc$706167$n1337 Q=spi.tx_buf[580]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[581] E=$abc$706167$n1337 Q=spi.tx_buf[581]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[582] E=$abc$706167$n1337 Q=spi.tx_buf[582]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[583] E=$abc$706167$n1337 Q=spi.tx_buf[583]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[584] E=$abc$706167$n1337 Q=spi.tx_buf[584]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[585] E=$abc$706167$n1337 Q=spi.tx_buf[585]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[586] E=$abc$706167$n1337 Q=spi.tx_buf[586]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[587] E=$abc$706167$n1337 Q=spi.tx_buf[587]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[588] E=$abc$706167$n1337 Q=spi.tx_buf[588]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[589] E=$abc$706167$n1337 Q=spi.tx_buf[589]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[590] E=$abc$706167$n1337 Q=spi.tx_buf[590]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[591] E=$abc$706167$n1337 Q=spi.tx_buf[591]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[592] E=$abc$706167$n1337 Q=spi.tx_buf[592]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[593] E=$abc$706167$n1337 Q=spi.tx_buf[593]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[594] E=$abc$706167$n1337 Q=spi.tx_buf[594]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[595] E=$abc$706167$n1337 Q=spi.tx_buf[595]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[596] E=$abc$706167$n1337 Q=spi.tx_buf[596]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[597] E=$abc$706167$n1337 Q=spi.tx_buf[597]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[598] E=$abc$706167$n1337 Q=spi.tx_buf[598]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[599] E=$abc$706167$n1337 Q=spi.tx_buf[599]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[600] E=$abc$706167$n1337 Q=spi.tx_buf[600]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[601] E=$abc$706167$n1337 Q=spi.tx_buf[601]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[602] E=$abc$706167$n1337 Q=spi.tx_buf[602]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[603] E=$abc$706167$n1337 Q=spi.tx_buf[603]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[604] E=$abc$706167$n1337 Q=spi.tx_buf[604]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[605] E=$abc$706167$n1337 Q=spi.tx_buf[605]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[606] E=$abc$706167$n1337 Q=spi.tx_buf[606]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[607] E=$abc$706167$n1337 Q=spi.tx_buf[607]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[608] E=$abc$706167$n1337 Q=spi.tx_buf[608]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[609] E=$abc$706167$n1337 Q=spi.tx_buf[609]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[610] E=$abc$706167$n1337 Q=spi.tx_buf[610]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[611] E=$abc$706167$n1337 Q=spi.tx_buf[611]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[612] E=$abc$706167$n1337 Q=spi.tx_buf[612]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[613] E=$abc$706167$n1337 Q=spi.tx_buf[613]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[614] E=$abc$706167$n1337 Q=spi.tx_buf[614]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[615] E=$abc$706167$n1337 Q=spi.tx_buf[615]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[616] E=$abc$706167$n1337 Q=spi.tx_buf[616]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[617] E=$abc$706167$n1337 Q=spi.tx_buf[617]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[618] E=$abc$706167$n1337 Q=spi.tx_buf[618]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[619] E=$abc$706167$n1337 Q=spi.tx_buf[619]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[620] E=$abc$706167$n1337 Q=spi.tx_buf[620]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[621] E=$abc$706167$n1337 Q=spi.tx_buf[621]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[622] E=$abc$706167$n1337 Q=spi.tx_buf[622]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[623] E=$abc$706167$n1337 Q=spi.tx_buf[623]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[624] E=$abc$706167$n1337 Q=spi.tx_buf[624]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[625] E=$abc$706167$n1337 Q=spi.tx_buf[625]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[626] E=$abc$706167$n1337 Q=spi.tx_buf[626]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[627] E=$abc$706167$n1337 Q=spi.tx_buf[627]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[628] E=$abc$706167$n1337 Q=spi.tx_buf[628]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[629] E=$abc$706167$n1337 Q=spi.tx_buf[629]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[630] E=$abc$706167$n1337 Q=spi.tx_buf[630]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[631] E=$abc$706167$n1337 Q=spi.tx_buf[631]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[632] E=$abc$706167$n1337 Q=spi.tx_buf[632]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[633] E=$abc$706167$n1337 Q=spi.tx_buf[633]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[634] E=$abc$706167$n1337 Q=spi.tx_buf[634]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[635] E=$abc$706167$n1337 Q=spi.tx_buf[635]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[636] E=$abc$706167$n1337 Q=spi.tx_buf[636]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[637] E=$abc$706167$n1337 Q=spi.tx_buf[637]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[638] E=$abc$706167$n1337 Q=spi.tx_buf[638]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[639] E=$abc$706167$n1337 Q=spi.tx_buf[639]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[640] E=$abc$706167$n1337 Q=spi.tx_buf[640]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[641] E=$abc$706167$n1337 Q=spi.tx_buf[641]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[642] E=$abc$706167$n1337 Q=spi.tx_buf[642]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[643] E=$abc$706167$n1337 Q=spi.tx_buf[643]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[644] E=$abc$706167$n1337 Q=spi.tx_buf[644]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[645] E=$abc$706167$n1337 Q=spi.tx_buf[645]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[646] E=$abc$706167$n1337 Q=spi.tx_buf[646]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[647] E=$abc$706167$n1337 Q=spi.tx_buf[647]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[648] E=$abc$706167$n1337 Q=spi.tx_buf[648]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[649] E=$abc$706167$n1337 Q=spi.tx_buf[649]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[650] E=$abc$706167$n1337 Q=spi.tx_buf[650]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[651] E=$abc$706167$n1337 Q=spi.tx_buf[651]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[652] E=$abc$706167$n1337 Q=spi.tx_buf[652]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[653] E=$abc$706167$n1337 Q=spi.tx_buf[653]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[654] E=$abc$706167$n1337 Q=spi.tx_buf[654]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[655] E=$abc$706167$n1337 Q=spi.tx_buf[655]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[656] E=$abc$706167$n1337 Q=spi.tx_buf[656]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[657] E=$abc$706167$n1337 Q=spi.tx_buf[657]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[658] E=$abc$706167$n1337 Q=spi.tx_buf[658]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[659] E=$abc$706167$n1337 Q=spi.tx_buf[659]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[660] E=$abc$706167$n1337 Q=spi.tx_buf[660]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[661] E=$abc$706167$n1337 Q=spi.tx_buf[661]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[662] E=$abc$706167$n1337 Q=spi.tx_buf[662]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[663] E=$abc$706167$n1337 Q=spi.tx_buf[663]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[664] E=$abc$706167$n1337 Q=spi.tx_buf[664]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[665] E=$abc$706167$n1337 Q=spi.tx_buf[665]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[666] E=$abc$706167$n1337 Q=spi.tx_buf[666]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[667] E=$abc$706167$n1337 Q=spi.tx_buf[667]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[668] E=$abc$706167$n1337 Q=spi.tx_buf[668]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[669] E=$abc$706167$n1337 Q=spi.tx_buf[669]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[670] E=$abc$706167$n1337 Q=spi.tx_buf[670]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[671] E=$abc$706167$n1337 Q=spi.tx_buf[671]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[672] E=$abc$706167$n1337 Q=spi.tx_buf[672]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[673] E=$abc$706167$n1337 Q=spi.tx_buf[673]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[674] E=$abc$706167$n1337 Q=spi.tx_buf[674]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[675] E=$abc$706167$n1337 Q=spi.tx_buf[675]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[676] E=$abc$706167$n1337 Q=spi.tx_buf[676]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[677] E=$abc$706167$n1337 Q=spi.tx_buf[677]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[678] E=$abc$706167$n1337 Q=spi.tx_buf[678]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[679] E=$abc$706167$n1337 Q=spi.tx_buf[679]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[680] E=$abc$706167$n1337 Q=spi.tx_buf[680]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[681] E=$abc$706167$n1337 Q=spi.tx_buf[681]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[682] E=$abc$706167$n1337 Q=spi.tx_buf[682]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[683] E=$abc$706167$n1337 Q=spi.tx_buf[683]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[684] E=$abc$706167$n1337 Q=spi.tx_buf[684]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[685] E=$abc$706167$n1337 Q=spi.tx_buf[685]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[686] E=$abc$706167$n1337 Q=spi.tx_buf[686]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[687] E=$abc$706167$n1337 Q=spi.tx_buf[687]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[688] E=$abc$706167$n1337 Q=spi.tx_buf[688]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[689] E=$abc$706167$n1337 Q=spi.tx_buf[689]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[690] E=$abc$706167$n1337 Q=spi.tx_buf[690]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[691] E=$abc$706167$n1337 Q=spi.tx_buf[691]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[692] E=$abc$706167$n1337 Q=spi.tx_buf[692]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[693] E=$abc$706167$n1337 Q=spi.tx_buf[693]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[694] E=$abc$706167$n1337 Q=spi.tx_buf[694]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[695] E=$abc$706167$n1337 Q=spi.tx_buf[695]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[696] E=$abc$706167$n1337 Q=spi.tx_buf[696]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[697] E=$abc$706167$n1337 Q=spi.tx_buf[697]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[698] E=$abc$706167$n1337 Q=spi.tx_buf[698]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[699] E=$abc$706167$n1337 Q=spi.tx_buf[699]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[700] E=$abc$706167$n1337 Q=spi.tx_buf[700]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[701] E=$abc$706167$n1337 Q=spi.tx_buf[701]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[702] E=$abc$706167$n1337 Q=spi.tx_buf[702]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[703] E=$abc$706167$n1337 Q=spi.tx_buf[703]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[704] E=$abc$706167$n1337 Q=spi.tx_buf[704]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[705] E=$abc$706167$n1337 Q=spi.tx_buf[705]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[706] E=$abc$706167$n1337 Q=spi.tx_buf[706]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[707] E=$abc$706167$n1337 Q=spi.tx_buf[707]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[708] E=$abc$706167$n1337 Q=spi.tx_buf[708]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[709] E=$abc$706167$n1337 Q=spi.tx_buf[709]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[710] E=$abc$706167$n1337 Q=spi.tx_buf[710]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[711] E=$abc$706167$n1337 Q=spi.tx_buf[711]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[712] E=$abc$706167$n1337 Q=spi.tx_buf[712]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[713] E=$abc$706167$n1337 Q=spi.tx_buf[713]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[714] E=$abc$706167$n1337 Q=spi.tx_buf[714]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[715] E=$abc$706167$n1337 Q=spi.tx_buf[715]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[716] E=$abc$706167$n1337 Q=spi.tx_buf[716]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[717] E=$abc$706167$n1337 Q=spi.tx_buf[717]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[718] E=$abc$706167$n1337 Q=spi.tx_buf[718]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[719] E=$abc$706167$n1337 Q=spi.tx_buf[719]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[720] E=$abc$706167$n1337 Q=spi.tx_buf[720]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[721] E=$abc$706167$n1337 Q=spi.tx_buf[721]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[722] E=$abc$706167$n1337 Q=spi.tx_buf[722]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[723] E=$abc$706167$n1337 Q=spi.tx_buf[723]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[724] E=$abc$706167$n1337 Q=spi.tx_buf[724]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[725] E=$abc$706167$n1337 Q=spi.tx_buf[725]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[726] E=$abc$706167$n1337 Q=spi.tx_buf[726]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[727] E=$abc$706167$n1337 Q=spi.tx_buf[727]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[728] E=$abc$706167$n1337 Q=spi.tx_buf[728]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[729] E=$abc$706167$n1337 Q=spi.tx_buf[729]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[730] E=$abc$706167$n1337 Q=spi.tx_buf[730]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[731] E=$abc$706167$n1337 Q=spi.tx_buf[731]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[732] E=$abc$706167$n1337 Q=spi.tx_buf[732]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[733] E=$abc$706167$n1337 Q=spi.tx_buf[733]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[734] E=$abc$706167$n1337 Q=spi.tx_buf[734]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[735] E=$abc$706167$n1337 Q=spi.tx_buf[735]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[736] E=$abc$706167$n1337 Q=spi.tx_buf[736]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[737] E=$abc$706167$n1337 Q=spi.tx_buf[737]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[738] E=$abc$706167$n1337 Q=spi.tx_buf[738]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[739] E=$abc$706167$n1337 Q=spi.tx_buf[739]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[740] E=$abc$706167$n1337 Q=spi.tx_buf[740]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[741] E=$abc$706167$n1337 Q=spi.tx_buf[741]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[742] E=$abc$706167$n1337 Q=spi.tx_buf[742]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[743] E=$abc$706167$n1337 Q=spi.tx_buf[743]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[744] E=$abc$706167$n1337 Q=spi.tx_buf[744]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[745] E=$abc$706167$n1337 Q=spi.tx_buf[745]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[746] E=$abc$706167$n1337 Q=spi.tx_buf[746]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[747] E=$abc$706167$n1337 Q=spi.tx_buf[747]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[748] E=$abc$706167$n1337 Q=spi.tx_buf[748]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[749] E=$abc$706167$n1337 Q=spi.tx_buf[749]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[750] E=$abc$706167$n1337 Q=spi.tx_buf[750]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[751] E=$abc$706167$n1337 Q=spi.tx_buf[751]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[752] E=$abc$706167$n1337 Q=spi.tx_buf[752]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[753] E=$abc$706167$n1337 Q=spi.tx_buf[753]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[754] E=$abc$706167$n1337 Q=spi.tx_buf[754]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[755] E=$abc$706167$n1337 Q=spi.tx_buf[755]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[756] E=$abc$706167$n1337 Q=spi.tx_buf[756]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[757] E=$abc$706167$n1337 Q=spi.tx_buf[757]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[758] E=$abc$706167$n1337 Q=spi.tx_buf[758]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[759] E=$abc$706167$n1337 Q=spi.tx_buf[759]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[760] E=$abc$706167$n1337 Q=spi.tx_buf[760]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[761] E=$abc$706167$n1337 Q=spi.tx_buf[761]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[762] E=$abc$706167$n1337 Q=spi.tx_buf[762]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[763] E=$abc$706167$n1337 Q=spi.tx_buf[763]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[764] E=$abc$706167$n1337 Q=spi.tx_buf[764]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[765] E=$abc$706167$n1337 Q=spi.tx_buf[765]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[766] E=$abc$706167$n1337 Q=spi.tx_buf[766]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[767] E=$abc$706167$n1337 Q=spi.tx_buf[767]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[768] E=$abc$706167$n1337 Q=spi.tx_buf[768]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[769] E=$abc$706167$n1337 Q=spi.tx_buf[769]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[770] E=$abc$706167$n1337 Q=spi.tx_buf[770]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[771] E=$abc$706167$n1337 Q=spi.tx_buf[771]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[772] E=$abc$706167$n1337 Q=spi.tx_buf[772]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[773] E=$abc$706167$n1337 Q=spi.tx_buf[773]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[774] E=$abc$706167$n1337 Q=spi.tx_buf[774]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[775] E=$abc$706167$n1337 Q=spi.tx_buf[775]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[776] E=$abc$706167$n1337 Q=spi.tx_buf[776]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[777] E=$abc$706167$n1337 Q=spi.tx_buf[777]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[778] E=$abc$706167$n1337 Q=spi.tx_buf[778]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[779] E=$abc$706167$n1337 Q=spi.tx_buf[779]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[780] E=$abc$706167$n1337 Q=spi.tx_buf[780]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[781] E=$abc$706167$n1337 Q=spi.tx_buf[781]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[782] E=$abc$706167$n1337 Q=spi.tx_buf[782]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[783] E=$abc$706167$n1337 Q=spi.tx_buf[783]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[784] E=$abc$706167$n1337 Q=spi.tx_buf[784]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[785] E=$abc$706167$n1337 Q=spi.tx_buf[785]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[786] E=$abc$706167$n1337 Q=spi.tx_buf[786]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[787] E=$abc$706167$n1337 Q=spi.tx_buf[787]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[788] E=$abc$706167$n1337 Q=spi.tx_buf[788]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[789] E=$abc$706167$n1337 Q=spi.tx_buf[789]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[790] E=$abc$706167$n1337 Q=spi.tx_buf[790]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[791] E=$abc$706167$n1337 Q=spi.tx_buf[791]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[792] E=$abc$706167$n1337 Q=spi.tx_buf[792]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[793] E=$abc$706167$n1337 Q=spi.tx_buf[793]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[794] E=$abc$706167$n1337 Q=spi.tx_buf[794]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[795] E=$abc$706167$n1337 Q=spi.tx_buf[795]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[796] E=$abc$706167$n1337 Q=spi.tx_buf[796]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[797] E=$abc$706167$n1337 Q=spi.tx_buf[797]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[798] E=$abc$706167$n1337 Q=spi.tx_buf[798]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[799] E=$abc$706167$n1337 Q=spi.tx_buf[799]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[800] E=$abc$706167$n1337 Q=spi.tx_buf[800]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[801] E=$abc$706167$n1337 Q=spi.tx_buf[801]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[802] E=$abc$706167$n1337 Q=spi.tx_buf[802]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[803] E=$abc$706167$n1337 Q=spi.tx_buf[803]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[804] E=$abc$706167$n1337 Q=spi.tx_buf[804]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[805] E=$abc$706167$n1337 Q=spi.tx_buf[805]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[806] E=$abc$706167$n1337 Q=spi.tx_buf[806]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[807] E=$abc$706167$n1337 Q=spi.tx_buf[807]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[808] E=$abc$706167$n1337 Q=spi.tx_buf[808]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[809] E=$abc$706167$n1337 Q=spi.tx_buf[809]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[810] E=$abc$706167$n1337 Q=spi.tx_buf[810]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[811] E=$abc$706167$n1337 Q=spi.tx_buf[811]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[812] E=$abc$706167$n1337 Q=spi.tx_buf[812]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[813] E=$abc$706167$n1337 Q=spi.tx_buf[813]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[814] E=$abc$706167$n1337 Q=spi.tx_buf[814]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[815] E=$abc$706167$n1337 Q=spi.tx_buf[815]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[816] E=$abc$706167$n1337 Q=spi.tx_buf[816]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[817] E=$abc$706167$n1337 Q=spi.tx_buf[817]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[818] E=$abc$706167$n1337 Q=spi.tx_buf[818]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[819] E=$abc$706167$n1337 Q=spi.tx_buf[819]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[820] E=$abc$706167$n1337 Q=spi.tx_buf[820]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[821] E=$abc$706167$n1337 Q=spi.tx_buf[821]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[822] E=$abc$706167$n1337 Q=spi.tx_buf[822]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[823] E=$abc$706167$n1337 Q=spi.tx_buf[823]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[824] E=$abc$706167$n1337 Q=spi.tx_buf[824]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[825] E=$abc$706167$n1337 Q=spi.tx_buf[825]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[826] E=$abc$706167$n1337 Q=spi.tx_buf[826]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[827] E=$abc$706167$n1337 Q=spi.tx_buf[827]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[828] E=$abc$706167$n1337 Q=spi.tx_buf[828]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[829] E=$abc$706167$n1337 Q=spi.tx_buf[829]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[830] E=$abc$706167$n1337 Q=spi.tx_buf[830]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[831] E=$abc$706167$n1337 Q=spi.tx_buf[831]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[832] E=$abc$706167$n1337 Q=spi.tx_buf[832]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[833] E=$abc$706167$n1337 Q=spi.tx_buf[833]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[834] E=$abc$706167$n1337 Q=spi.tx_buf[834]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[835] E=$abc$706167$n1337 Q=spi.tx_buf[835]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[836] E=$abc$706167$n1337 Q=spi.tx_buf[836]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[837] E=$abc$706167$n1337 Q=spi.tx_buf[837]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[838] E=$abc$706167$n1337 Q=spi.tx_buf[838]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[839] E=$abc$706167$n1337 Q=spi.tx_buf[839]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[840] E=$abc$706167$n1337 Q=spi.tx_buf[840]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[841] E=$abc$706167$n1337 Q=spi.tx_buf[841]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[842] E=$abc$706167$n1337 Q=spi.tx_buf[842]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[843] E=$abc$706167$n1337 Q=spi.tx_buf[843]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[844] E=$abc$706167$n1337 Q=spi.tx_buf[844]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[845] E=$abc$706167$n1337 Q=spi.tx_buf[845]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[846] E=$abc$706167$n1337 Q=spi.tx_buf[846]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[847] E=$abc$706167$n1337 Q=spi.tx_buf[847]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[848] E=$abc$706167$n1337 Q=spi.tx_buf[848]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[849] E=$abc$706167$n1337 Q=spi.tx_buf[849]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[850] E=$abc$706167$n1337 Q=spi.tx_buf[850]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[851] E=$abc$706167$n1337 Q=spi.tx_buf[851]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[852] E=$abc$706167$n1337 Q=spi.tx_buf[852]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[853] E=$abc$706167$n1337 Q=spi.tx_buf[853]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[854] E=$abc$706167$n1337 Q=spi.tx_buf[854]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[855] E=$abc$706167$n1337 Q=spi.tx_buf[855]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[856] E=$abc$706167$n1337 Q=spi.tx_buf[856]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[857] E=$abc$706167$n1337 Q=spi.tx_buf[857]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[858] E=$abc$706167$n1337 Q=spi.tx_buf[858]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[859] E=$abc$706167$n1337 Q=spi.tx_buf[859]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[860] E=$abc$706167$n1337 Q=spi.tx_buf[860]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[861] E=$abc$706167$n1337 Q=spi.tx_buf[861]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[862] E=$abc$706167$n1337 Q=spi.tx_buf[862]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[863] E=$abc$706167$n1337 Q=spi.tx_buf[863]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[864] E=$abc$706167$n1337 Q=spi.tx_buf[864]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[865] E=$abc$706167$n1337 Q=spi.tx_buf[865]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[866] E=$abc$706167$n1337 Q=spi.tx_buf[866]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[867] E=$abc$706167$n1337 Q=spi.tx_buf[867]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[868] E=$abc$706167$n1337 Q=spi.tx_buf[868]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[869] E=$abc$706167$n1337 Q=spi.tx_buf[869]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[870] E=$abc$706167$n1337 Q=spi.tx_buf[870]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[871] E=$abc$706167$n1337 Q=spi.tx_buf[871]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[872] E=$abc$706167$n1337 Q=spi.tx_buf[872]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[873] E=$abc$706167$n1337 Q=spi.tx_buf[873]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[874] E=$abc$706167$n1337 Q=spi.tx_buf[874]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[875] E=$abc$706167$n1337 Q=spi.tx_buf[875]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[876] E=$abc$706167$n1337 Q=spi.tx_buf[876]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[877] E=$abc$706167$n1337 Q=spi.tx_buf[877]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[878] E=$abc$706167$n1337 Q=spi.tx_buf[878]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[879] E=$abc$706167$n1337 Q=spi.tx_buf[879]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[880] E=$abc$706167$n1337 Q=spi.tx_buf[880]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[881] E=$abc$706167$n1337 Q=spi.tx_buf[881]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[882] E=$abc$706167$n1337 Q=spi.tx_buf[882]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[883] E=$abc$706167$n1337 Q=spi.tx_buf[883]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[884] E=$abc$706167$n1337 Q=spi.tx_buf[884]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[885] E=$abc$706167$n1337 Q=spi.tx_buf[885]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[886] E=$abc$706167$n1337 Q=spi.tx_buf[886]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[887] E=$abc$706167$n1337 Q=spi.tx_buf[887]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[888] E=$abc$706167$n1337 Q=spi.tx_buf[888]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[889] E=$abc$706167$n1337 Q=spi.tx_buf[889]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[890] E=$abc$706167$n1337 Q=spi.tx_buf[890]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[891] E=$abc$706167$n1337 Q=spi.tx_buf[891]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[892] E=$abc$706167$n1337 Q=spi.tx_buf[892]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[893] E=$abc$706167$n1337 Q=spi.tx_buf[893]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[894] E=$abc$706167$n1337 Q=spi.tx_buf[894]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[895] E=$abc$706167$n1337 Q=spi.tx_buf[895]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[896] E=$abc$706167$n1337 Q=spi.tx_buf[896]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[897] E=$abc$706167$n1337 Q=spi.tx_buf[897]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[898] E=$abc$706167$n1337 Q=spi.tx_buf[898]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[899] E=$abc$706167$n1337 Q=spi.tx_buf[899]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[900] E=$abc$706167$n1337 Q=spi.tx_buf[900]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[901] E=$abc$706167$n1337 Q=spi.tx_buf[901]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[902] E=$abc$706167$n1337 Q=spi.tx_buf[902]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[903] E=$abc$706167$n1337 Q=spi.tx_buf[903]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[904] E=$abc$706167$n1337 Q=spi.tx_buf[904]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[905] E=$abc$706167$n1337 Q=spi.tx_buf[905]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[906] E=$abc$706167$n1337 Q=spi.tx_buf[906]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[907] E=$abc$706167$n1337 Q=spi.tx_buf[907]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[908] E=$abc$706167$n1337 Q=spi.tx_buf[908]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[909] E=$abc$706167$n1337 Q=spi.tx_buf[909]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[910] E=$abc$706167$n1337 Q=spi.tx_buf[910]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[911] E=$abc$706167$n1337 Q=spi.tx_buf[911]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[912] E=$abc$706167$n1337 Q=spi.tx_buf[912]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[913] E=$abc$706167$n1337 Q=spi.tx_buf[913]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[914] E=$abc$706167$n1337 Q=spi.tx_buf[914]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[915] E=$abc$706167$n1337 Q=spi.tx_buf[915]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[916] E=$abc$706167$n1337 Q=spi.tx_buf[916]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[917] E=$abc$706167$n1337 Q=spi.tx_buf[917]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[918] E=$abc$706167$n1337 Q=spi.tx_buf[918]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[919] E=$abc$706167$n1337 Q=spi.tx_buf[919]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[920] E=$abc$706167$n1337 Q=spi.tx_buf[920]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[921] E=$abc$706167$n1337 Q=spi.tx_buf[921]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[922] E=$abc$706167$n1337 Q=spi.tx_buf[922]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[923] E=$abc$706167$n1337 Q=spi.tx_buf[923]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[924] E=$abc$706167$n1337 Q=spi.tx_buf[924]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[925] E=$abc$706167$n1337 Q=spi.tx_buf[925]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[926] E=$abc$706167$n1337 Q=spi.tx_buf[926]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[927] E=$abc$706167$n1337 Q=spi.tx_buf[927]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[928] E=$abc$706167$n1337 Q=spi.tx_buf[928]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[929] E=$abc$706167$n1337 Q=spi.tx_buf[929]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[930] E=$abc$706167$n1337 Q=spi.tx_buf[930]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[931] E=$abc$706167$n1337 Q=spi.tx_buf[931]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[932] E=$abc$706167$n1337 Q=spi.tx_buf[932]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[933] E=$abc$706167$n1337 Q=spi.tx_buf[933]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[934] E=$abc$706167$n1337 Q=spi.tx_buf[934]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[935] E=$abc$706167$n1337 Q=spi.tx_buf[935]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[936] E=$abc$706167$n1337 Q=spi.tx_buf[936]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[937] E=$abc$706167$n1337 Q=spi.tx_buf[937]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[938] E=$abc$706167$n1337 Q=spi.tx_buf[938]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[939] E=$abc$706167$n1337 Q=spi.tx_buf[939]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[940] E=$abc$706167$n1337 Q=spi.tx_buf[940]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[941] E=$abc$706167$n1337 Q=spi.tx_buf[941]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[942] E=$abc$706167$n1337 Q=spi.tx_buf[942]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[943] E=$abc$706167$n1337 Q=spi.tx_buf[943]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[944] E=$abc$706167$n1337 Q=spi.tx_buf[944]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[945] E=$abc$706167$n1337 Q=spi.tx_buf[945]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[946] E=$abc$706167$n1337 Q=spi.tx_buf[946]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[947] E=$abc$706167$n1337 Q=spi.tx_buf[947]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[948] E=$abc$706167$n1337 Q=spi.tx_buf[948]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[949] E=$abc$706167$n1337 Q=spi.tx_buf[949]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[950] E=$abc$706167$n1337 Q=spi.tx_buf[950]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[951] E=$abc$706167$n1337 Q=spi.tx_buf[951]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[952] E=$abc$706167$n1337 Q=spi.tx_buf[952]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[953] E=$abc$706167$n1337 Q=spi.tx_buf[953]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[954] E=$abc$706167$n1337 Q=spi.tx_buf[954]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[955] E=$abc$706167$n1337 Q=spi.tx_buf[955]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[956] E=$abc$706167$n1337 Q=spi.tx_buf[956]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[957] E=$abc$706167$n1337 Q=spi.tx_buf[957]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[958] E=$abc$706167$n1337 Q=spi.tx_buf[958]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[959] E=$abc$706167$n1337 Q=spi.tx_buf[959]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[960] E=$abc$706167$n1337 Q=spi.tx_buf[960]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[961] E=$abc$706167$n1337 Q=spi.tx_buf[961]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[962] E=$abc$706167$n1337 Q=spi.tx_buf[962]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[963] E=$abc$706167$n1337 Q=spi.tx_buf[963]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[964] E=$abc$706167$n1337 Q=spi.tx_buf[964]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[965] E=$abc$706167$n1337 Q=spi.tx_buf[965]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[966] E=$abc$706167$n1337 Q=spi.tx_buf[966]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[967] E=$abc$706167$n1337 Q=spi.tx_buf[967]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[968] E=$abc$706167$n1337 Q=spi.tx_buf[968]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[969] E=$abc$706167$n1337 Q=spi.tx_buf[969]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[970] E=$abc$706167$n1337 Q=spi.tx_buf[970]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[971] E=$abc$706167$n1337 Q=spi.tx_buf[971]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[972] E=$abc$706167$n1337 Q=spi.tx_buf[972]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[973] E=$abc$706167$n1337 Q=spi.tx_buf[973]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[974] E=$abc$706167$n1337 Q=spi.tx_buf[974]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[975] E=$abc$706167$n1337 Q=spi.tx_buf[975]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[976] E=$abc$706167$n1337 Q=spi.tx_buf[976]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[977] E=$abc$706167$n1337 Q=spi.tx_buf[977]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[978] E=$abc$706167$n1337 Q=spi.tx_buf[978]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[979] E=$abc$706167$n1337 Q=spi.tx_buf[979]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[980] E=$abc$706167$n1337 Q=spi.tx_buf[980]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[981] E=$abc$706167$n1337 Q=spi.tx_buf[981]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[982] E=$abc$706167$n1337 Q=spi.tx_buf[982]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[983] E=$abc$706167$n1337 Q=spi.tx_buf[983]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[984] E=$abc$706167$n1337 Q=spi.tx_buf[984]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[985] E=$abc$706167$n1337 Q=spi.tx_buf[985]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[986] E=$abc$706167$n1337 Q=spi.tx_buf[986]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[987] E=$abc$706167$n1337 Q=spi.tx_buf[987]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[988] E=$abc$706167$n1337 Q=spi.tx_buf[988]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[989] E=$abc$706167$n1337 Q=spi.tx_buf[989]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[990] E=$abc$706167$n1337 Q=spi.tx_buf[990]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[991] E=$abc$706167$n1337 Q=spi.tx_buf[991]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[992] E=$abc$706167$n1337 Q=spi.tx_buf[992]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[993] E=$abc$706167$n1337 Q=spi.tx_buf[993]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[994] E=$abc$706167$n1337 Q=spi.tx_buf[994]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[995] E=$abc$706167$n1337 Q=spi.tx_buf[995]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[996] E=$abc$706167$n1337 Q=spi.tx_buf[996]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[997] E=$abc$706167$n1337 Q=spi.tx_buf[997]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[998] E=$abc$706167$n1337 Q=spi.tx_buf[998]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[999] E=$abc$706167$n1337 Q=spi.tx_buf[999]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1000] E=$abc$706167$n1337 Q=spi.tx_buf[1000]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1001] E=$abc$706167$n1337 Q=spi.tx_buf[1001]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1002] E=$abc$706167$n1337 Q=spi.tx_buf[1002]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1003] E=$abc$706167$n1337 Q=spi.tx_buf[1003]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1004] E=$abc$706167$n1337 Q=spi.tx_buf[1004]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1005] E=$abc$706167$n1337 Q=spi.tx_buf[1005]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1006] E=$abc$706167$n1337 Q=spi.tx_buf[1006]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1007] E=$abc$706167$n1337 Q=spi.tx_buf[1007]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1008] E=$abc$706167$n1337 Q=spi.tx_buf[1008]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1009] E=$abc$706167$n1337 Q=spi.tx_buf[1009]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1010] E=$abc$706167$n1337 Q=spi.tx_buf[1010]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1011] E=$abc$706167$n1337 Q=spi.tx_buf[1011]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1012] E=$abc$706167$n1337 Q=spi.tx_buf[1012]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1013] E=$abc$706167$n1337 Q=spi.tx_buf[1013]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1014] E=$abc$706167$n1337 Q=spi.tx_buf[1014]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1015] E=$abc$706167$n1337 Q=spi.tx_buf[1015]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1016] E=$abc$706167$n1337 Q=spi.tx_buf[1016]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1017] E=$abc$706167$n1337 Q=spi.tx_buf[1017]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1018] E=$abc$706167$n1337 Q=spi.tx_buf[1018]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1019] E=$abc$706167$n1337 Q=spi.tx_buf[1019]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1020] E=$abc$706167$n1337 Q=spi.tx_buf[1020]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1021] E=$abc$706167$n1337 Q=spi.tx_buf[1021]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1022] E=$abc$706167$n1337 Q=spi.tx_buf[1022]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_frame[1023] E=$abc$706167$n1337 Q=spi.tx_buf[1023]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[0] E=$abc$706167$n1337 Q=spi.tx_buf[1024]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[1] E=$abc$706167$n1337 Q=spi.tx_buf[1025]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[2] E=$abc$706167$n1337 Q=spi.tx_buf[1026]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[3] E=$abc$706167$n1337 Q=spi.tx_buf[1027]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[4] E=$abc$706167$n1337 Q=spi.tx_buf[1028]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[5] E=$abc$706167$n1337 Q=spi.tx_buf[1029]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[6] E=$abc$706167$n1337 Q=spi.tx_buf[1030]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=spi_f_cnt[7] E=$abc$706167$n1337 Q=spi.tx_buf[1031]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1032]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1033]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1034]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1035]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1036]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1037]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1038]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1039]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1040]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1041]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1042]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1043]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1044]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1045]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1046]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1047]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$true E=$abc$706167$n1337 Q=spi.tx_buf[1048]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$true E=$abc$706167$n1337 Q=spi.tx_buf[1049]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1050]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1051]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1052]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1053]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1054]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$false E=$abc$706167$n1337 Q=spi.tx_buf[1055]
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4246 E=$abc$706167$n1339 Q=spi.data3
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4247 E=$abc$706167$n1339 Q=spi.data2
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4248 E=$abc$706167$n1339 Q=spi.data1
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n809 E=$abc$706167$n1339 Q=spi.data0
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n4249 E=$abc$706167$n1343 Q=spi.sclk
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pll_inst.clk_div_inst.clk_div2_r D=$abc$706167$n512 E=$abc$706167$n1345 Q=spi.cs
.attr src "TinyFPGA_BX.v:126|Spi_master.v:84|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_pll_inst.clk160 D=$abc$706167$n4102 Q=clk_pll_inst.clk_div_inst.clk_div2_r
.attr src "TinyFPGA_BX.v:51|clk_pll.v:32|clk_divide.v:22|C:\\Users\\HONGYA~1\\APIO~1\\packages\\TOOLCH~1\\bin\\../share/yosys/ice40/cells_map.v:2"
.gate SB_PLL40_CORE BYPASS=$false PLLOUTCORE=clk_pll_inst.clk160 REFERENCECLK=CLK_16mhz RESETB=$true
.attr src "TinyFPGA_BX.v:51|clk_pll.v:10"
.param DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
.param DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
.param DIVF 0100111
.param DIVQ 010
.param DIVR 0000
.param ENABLE_ICEGATE 0
.param FDA_FEEDBACK 0000
.param FDA_RELATIVE 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.param PLLOUT_SELECT "GENCLK"
.param SHIFTREG_DIV_MODE 00
.names spi.cs ESP32_CS
1 1
.names spi.data0 ESP32_DATA0
1 1
.names spi.data1 ESP32_DATA1
1 1
.names spi.data2 ESP32_DATA2
1 1
.names spi.data3 ESP32_DATA3
1 1
.names spi.sclk ESP32_SCLK
1 1
.names CLK_16mhz RHD_init_inst.clk
1 1
.names rhd_cs RHD_init_inst.rhd_cs
1 1
.names rhd_miso RHD_init_inst.rhd_miso
1 1
.names clk_pll_inst.clk160 clk160
1 1
.names clk_pll_inst.clk_div_inst.clk_div2_r clk80
1 1
.names CLK_16mhz clk_pll_inst.CLK_16mhz
1 1
.names clk_pll_inst.clk_div_inst.clk_div2_r clk_pll_inst.clk80
1 1
.names clk_pll_inst.clk160 clk_pll_inst.clk_div_inst.clk
1 1
.names clk_pll_inst.clk_div_inst.clk_div2_r clk_pll_inst.clk_div_inst.clk_div2
1 1
.names RHD_init_inst.rhd_data[0] rd_data[0]
1 1
.names RHD_init_inst.rhd_data[1] rd_data[1]
1 1
.names RHD_init_inst.rhd_data[2] rd_data[2]
1 1
.names RHD_init_inst.rhd_data[3] rd_data[3]
1 1
.names RHD_init_inst.rhd_data[4] rd_data[4]
1 1
.names RHD_init_inst.rhd_data[5] rd_data[5]
1 1
.names RHD_init_inst.rhd_data[6] rd_data[6]
1 1
.names RHD_init_inst.rhd_data[7] rd_data[7]
1 1
.names RHD_init_inst.rhd_data[8] rd_data[8]
1 1
.names RHD_init_inst.rhd_data[9] rd_data[9]
1 1
.names RHD_init_inst.rhd_data[10] rd_data[10]
1 1
.names RHD_init_inst.rhd_data[11] rd_data[11]
1 1
.names RHD_init_inst.rhd_data[12] rd_data[12]
1 1
.names RHD_init_inst.rhd_data[13] rd_data[13]
1 1
.names RHD_init_inst.rhd_data[14] rd_data[14]
1 1
.names RHD_init_inst.rhd_data[15] rd_data[15]
1 1
.names RHD_init_inst.rhd_data_en rd_data_en
1 1
.names RHD_init_inst.rhd_mosi rhd_mosi
1 1
.names RHD_init_inst.rhd_sck rhd_sck
1 1
.names clk_pll_inst.clk_div_inst.clk_div2_r spi.clk_160mhz
1 1
.names ESP32_EN spi.en
1 1
.names spi_frame[0] spi.frame[0]
1 1
.names spi_frame[1] spi.frame[1]
1 1
.names spi_frame[2] spi.frame[2]
1 1
.names spi_frame[3] spi.frame[3]
1 1
.names spi_frame[4] spi.frame[4]
1 1
.names spi_frame[5] spi.frame[5]
1 1
.names spi_frame[6] spi.frame[6]
1 1
.names spi_frame[7] spi.frame[7]
1 1
.names spi_frame[8] spi.frame[8]
1 1
.names spi_frame[9] spi.frame[9]
1 1
.names spi_frame[10] spi.frame[10]
1 1
.names spi_frame[11] spi.frame[11]
1 1
.names spi_frame[12] spi.frame[12]
1 1
.names spi_frame[13] spi.frame[13]
1 1
.names spi_frame[14] spi.frame[14]
1 1
.names spi_frame[15] spi.frame[15]
1 1
.names spi_frame[16] spi.frame[16]
1 1
.names spi_frame[17] spi.frame[17]
1 1
.names spi_frame[18] spi.frame[18]
1 1
.names spi_frame[19] spi.frame[19]
1 1
.names spi_frame[20] spi.frame[20]
1 1
.names spi_frame[21] spi.frame[21]
1 1
.names spi_frame[22] spi.frame[22]
1 1
.names spi_frame[23] spi.frame[23]
1 1
.names spi_frame[24] spi.frame[24]
1 1
.names spi_frame[25] spi.frame[25]
1 1
.names spi_frame[26] spi.frame[26]
1 1
.names spi_frame[27] spi.frame[27]
1 1
.names spi_frame[28] spi.frame[28]
1 1
.names spi_frame[29] spi.frame[29]
1 1
.names spi_frame[30] spi.frame[30]
1 1
.names spi_frame[31] spi.frame[31]
1 1
.names spi_frame[32] spi.frame[32]
1 1
.names spi_frame[33] spi.frame[33]
1 1
.names spi_frame[34] spi.frame[34]
1 1
.names spi_frame[35] spi.frame[35]
1 1
.names spi_frame[36] spi.frame[36]
1 1
.names spi_frame[37] spi.frame[37]
1 1
.names spi_frame[38] spi.frame[38]
1 1
.names spi_frame[39] spi.frame[39]
1 1
.names spi_frame[40] spi.frame[40]
1 1
.names spi_frame[41] spi.frame[41]
1 1
.names spi_frame[42] spi.frame[42]
1 1
.names spi_frame[43] spi.frame[43]
1 1
.names spi_frame[44] spi.frame[44]
1 1
.names spi_frame[45] spi.frame[45]
1 1
.names spi_frame[46] spi.frame[46]
1 1
.names spi_frame[47] spi.frame[47]
1 1
.names spi_frame[48] spi.frame[48]
1 1
.names spi_frame[49] spi.frame[49]
1 1
.names spi_frame[50] spi.frame[50]
1 1
.names spi_frame[51] spi.frame[51]
1 1
.names spi_frame[52] spi.frame[52]
1 1
.names spi_frame[53] spi.frame[53]
1 1
.names spi_frame[54] spi.frame[54]
1 1
.names spi_frame[55] spi.frame[55]
1 1
.names spi_frame[56] spi.frame[56]
1 1
.names spi_frame[57] spi.frame[57]
1 1
.names spi_frame[58] spi.frame[58]
1 1
.names spi_frame[59] spi.frame[59]
1 1
.names spi_frame[60] spi.frame[60]
1 1
.names spi_frame[61] spi.frame[61]
1 1
.names spi_frame[62] spi.frame[62]
1 1
.names spi_frame[63] spi.frame[63]
1 1
.names spi_frame[64] spi.frame[64]
1 1
.names spi_frame[65] spi.frame[65]
1 1
.names spi_frame[66] spi.frame[66]
1 1
.names spi_frame[67] spi.frame[67]
1 1
.names spi_frame[68] spi.frame[68]
1 1
.names spi_frame[69] spi.frame[69]
1 1
.names spi_frame[70] spi.frame[70]
1 1
.names spi_frame[71] spi.frame[71]
1 1
.names spi_frame[72] spi.frame[72]
1 1
.names spi_frame[73] spi.frame[73]
1 1
.names spi_frame[74] spi.frame[74]
1 1
.names spi_frame[75] spi.frame[75]
1 1
.names spi_frame[76] spi.frame[76]
1 1
.names spi_frame[77] spi.frame[77]
1 1
.names spi_frame[78] spi.frame[78]
1 1
.names spi_frame[79] spi.frame[79]
1 1
.names spi_frame[80] spi.frame[80]
1 1
.names spi_frame[81] spi.frame[81]
1 1
.names spi_frame[82] spi.frame[82]
1 1
.names spi_frame[83] spi.frame[83]
1 1
.names spi_frame[84] spi.frame[84]
1 1
.names spi_frame[85] spi.frame[85]
1 1
.names spi_frame[86] spi.frame[86]
1 1
.names spi_frame[87] spi.frame[87]
1 1
.names spi_frame[88] spi.frame[88]
1 1
.names spi_frame[89] spi.frame[89]
1 1
.names spi_frame[90] spi.frame[90]
1 1
.names spi_frame[91] spi.frame[91]
1 1
.names spi_frame[92] spi.frame[92]
1 1
.names spi_frame[93] spi.frame[93]
1 1
.names spi_frame[94] spi.frame[94]
1 1
.names spi_frame[95] spi.frame[95]
1 1
.names spi_frame[96] spi.frame[96]
1 1
.names spi_frame[97] spi.frame[97]
1 1
.names spi_frame[98] spi.frame[98]
1 1
.names spi_frame[99] spi.frame[99]
1 1
.names spi_frame[100] spi.frame[100]
1 1
.names spi_frame[101] spi.frame[101]
1 1
.names spi_frame[102] spi.frame[102]
1 1
.names spi_frame[103] spi.frame[103]
1 1
.names spi_frame[104] spi.frame[104]
1 1
.names spi_frame[105] spi.frame[105]
1 1
.names spi_frame[106] spi.frame[106]
1 1
.names spi_frame[107] spi.frame[107]
1 1
.names spi_frame[108] spi.frame[108]
1 1
.names spi_frame[109] spi.frame[109]
1 1
.names spi_frame[110] spi.frame[110]
1 1
.names spi_frame[111] spi.frame[111]
1 1
.names spi_frame[112] spi.frame[112]
1 1
.names spi_frame[113] spi.frame[113]
1 1
.names spi_frame[114] spi.frame[114]
1 1
.names spi_frame[115] spi.frame[115]
1 1
.names spi_frame[116] spi.frame[116]
1 1
.names spi_frame[117] spi.frame[117]
1 1
.names spi_frame[118] spi.frame[118]
1 1
.names spi_frame[119] spi.frame[119]
1 1
.names spi_frame[120] spi.frame[120]
1 1
.names spi_frame[121] spi.frame[121]
1 1
.names spi_frame[122] spi.frame[122]
1 1
.names spi_frame[123] spi.frame[123]
1 1
.names spi_frame[124] spi.frame[124]
1 1
.names spi_frame[125] spi.frame[125]
1 1
.names spi_frame[126] spi.frame[126]
1 1
.names spi_frame[127] spi.frame[127]
1 1
.names spi_frame[128] spi.frame[128]
1 1
.names spi_frame[129] spi.frame[129]
1 1
.names spi_frame[130] spi.frame[130]
1 1
.names spi_frame[131] spi.frame[131]
1 1
.names spi_frame[132] spi.frame[132]
1 1
.names spi_frame[133] spi.frame[133]
1 1
.names spi_frame[134] spi.frame[134]
1 1
.names spi_frame[135] spi.frame[135]
1 1
.names spi_frame[136] spi.frame[136]
1 1
.names spi_frame[137] spi.frame[137]
1 1
.names spi_frame[138] spi.frame[138]
1 1
.names spi_frame[139] spi.frame[139]
1 1
.names spi_frame[140] spi.frame[140]
1 1
.names spi_frame[141] spi.frame[141]
1 1
.names spi_frame[142] spi.frame[142]
1 1
.names spi_frame[143] spi.frame[143]
1 1
.names spi_frame[144] spi.frame[144]
1 1
.names spi_frame[145] spi.frame[145]
1 1
.names spi_frame[146] spi.frame[146]
1 1
.names spi_frame[147] spi.frame[147]
1 1
.names spi_frame[148] spi.frame[148]
1 1
.names spi_frame[149] spi.frame[149]
1 1
.names spi_frame[150] spi.frame[150]
1 1
.names spi_frame[151] spi.frame[151]
1 1
.names spi_frame[152] spi.frame[152]
1 1
.names spi_frame[153] spi.frame[153]
1 1
.names spi_frame[154] spi.frame[154]
1 1
.names spi_frame[155] spi.frame[155]
1 1
.names spi_frame[156] spi.frame[156]
1 1
.names spi_frame[157] spi.frame[157]
1 1
.names spi_frame[158] spi.frame[158]
1 1
.names spi_frame[159] spi.frame[159]
1 1
.names spi_frame[160] spi.frame[160]
1 1
.names spi_frame[161] spi.frame[161]
1 1
.names spi_frame[162] spi.frame[162]
1 1
.names spi_frame[163] spi.frame[163]
1 1
.names spi_frame[164] spi.frame[164]
1 1
.names spi_frame[165] spi.frame[165]
1 1
.names spi_frame[166] spi.frame[166]
1 1
.names spi_frame[167] spi.frame[167]
1 1
.names spi_frame[168] spi.frame[168]
1 1
.names spi_frame[169] spi.frame[169]
1 1
.names spi_frame[170] spi.frame[170]
1 1
.names spi_frame[171] spi.frame[171]
1 1
.names spi_frame[172] spi.frame[172]
1 1
.names spi_frame[173] spi.frame[173]
1 1
.names spi_frame[174] spi.frame[174]
1 1
.names spi_frame[175] spi.frame[175]
1 1
.names spi_frame[176] spi.frame[176]
1 1
.names spi_frame[177] spi.frame[177]
1 1
.names spi_frame[178] spi.frame[178]
1 1
.names spi_frame[179] spi.frame[179]
1 1
.names spi_frame[180] spi.frame[180]
1 1
.names spi_frame[181] spi.frame[181]
1 1
.names spi_frame[182] spi.frame[182]
1 1
.names spi_frame[183] spi.frame[183]
1 1
.names spi_frame[184] spi.frame[184]
1 1
.names spi_frame[185] spi.frame[185]
1 1
.names spi_frame[186] spi.frame[186]
1 1
.names spi_frame[187] spi.frame[187]
1 1
.names spi_frame[188] spi.frame[188]
1 1
.names spi_frame[189] spi.frame[189]
1 1
.names spi_frame[190] spi.frame[190]
1 1
.names spi_frame[191] spi.frame[191]
1 1
.names spi_frame[192] spi.frame[192]
1 1
.names spi_frame[193] spi.frame[193]
1 1
.names spi_frame[194] spi.frame[194]
1 1
.names spi_frame[195] spi.frame[195]
1 1
.names spi_frame[196] spi.frame[196]
1 1
.names spi_frame[197] spi.frame[197]
1 1
.names spi_frame[198] spi.frame[198]
1 1
.names spi_frame[199] spi.frame[199]
1 1
.names spi_frame[200] spi.frame[200]
1 1
.names spi_frame[201] spi.frame[201]
1 1
.names spi_frame[202] spi.frame[202]
1 1
.names spi_frame[203] spi.frame[203]
1 1
.names spi_frame[204] spi.frame[204]
1 1
.names spi_frame[205] spi.frame[205]
1 1
.names spi_frame[206] spi.frame[206]
1 1
.names spi_frame[207] spi.frame[207]
1 1
.names spi_frame[208] spi.frame[208]
1 1
.names spi_frame[209] spi.frame[209]
1 1
.names spi_frame[210] spi.frame[210]
1 1
.names spi_frame[211] spi.frame[211]
1 1
.names spi_frame[212] spi.frame[212]
1 1
.names spi_frame[213] spi.frame[213]
1 1
.names spi_frame[214] spi.frame[214]
1 1
.names spi_frame[215] spi.frame[215]
1 1
.names spi_frame[216] spi.frame[216]
1 1
.names spi_frame[217] spi.frame[217]
1 1
.names spi_frame[218] spi.frame[218]
1 1
.names spi_frame[219] spi.frame[219]
1 1
.names spi_frame[220] spi.frame[220]
1 1
.names spi_frame[221] spi.frame[221]
1 1
.names spi_frame[222] spi.frame[222]
1 1
.names spi_frame[223] spi.frame[223]
1 1
.names spi_frame[224] spi.frame[224]
1 1
.names spi_frame[225] spi.frame[225]
1 1
.names spi_frame[226] spi.frame[226]
1 1
.names spi_frame[227] spi.frame[227]
1 1
.names spi_frame[228] spi.frame[228]
1 1
.names spi_frame[229] spi.frame[229]
1 1
.names spi_frame[230] spi.frame[230]
1 1
.names spi_frame[231] spi.frame[231]
1 1
.names spi_frame[232] spi.frame[232]
1 1
.names spi_frame[233] spi.frame[233]
1 1
.names spi_frame[234] spi.frame[234]
1 1
.names spi_frame[235] spi.frame[235]
1 1
.names spi_frame[236] spi.frame[236]
1 1
.names spi_frame[237] spi.frame[237]
1 1
.names spi_frame[238] spi.frame[238]
1 1
.names spi_frame[239] spi.frame[239]
1 1
.names spi_frame[240] spi.frame[240]
1 1
.names spi_frame[241] spi.frame[241]
1 1
.names spi_frame[242] spi.frame[242]
1 1
.names spi_frame[243] spi.frame[243]
1 1
.names spi_frame[244] spi.frame[244]
1 1
.names spi_frame[245] spi.frame[245]
1 1
.names spi_frame[246] spi.frame[246]
1 1
.names spi_frame[247] spi.frame[247]
1 1
.names spi_frame[248] spi.frame[248]
1 1
.names spi_frame[249] spi.frame[249]
1 1
.names spi_frame[250] spi.frame[250]
1 1
.names spi_frame[251] spi.frame[251]
1 1
.names spi_frame[252] spi.frame[252]
1 1
.names spi_frame[253] spi.frame[253]
1 1
.names spi_frame[254] spi.frame[254]
1 1
.names spi_frame[255] spi.frame[255]
1 1
.names spi_frame[256] spi.frame[256]
1 1
.names spi_frame[257] spi.frame[257]
1 1
.names spi_frame[258] spi.frame[258]
1 1
.names spi_frame[259] spi.frame[259]
1 1
.names spi_frame[260] spi.frame[260]
1 1
.names spi_frame[261] spi.frame[261]
1 1
.names spi_frame[262] spi.frame[262]
1 1
.names spi_frame[263] spi.frame[263]
1 1
.names spi_frame[264] spi.frame[264]
1 1
.names spi_frame[265] spi.frame[265]
1 1
.names spi_frame[266] spi.frame[266]
1 1
.names spi_frame[267] spi.frame[267]
1 1
.names spi_frame[268] spi.frame[268]
1 1
.names spi_frame[269] spi.frame[269]
1 1
.names spi_frame[270] spi.frame[270]
1 1
.names spi_frame[271] spi.frame[271]
1 1
.names spi_frame[272] spi.frame[272]
1 1
.names spi_frame[273] spi.frame[273]
1 1
.names spi_frame[274] spi.frame[274]
1 1
.names spi_frame[275] spi.frame[275]
1 1
.names spi_frame[276] spi.frame[276]
1 1
.names spi_frame[277] spi.frame[277]
1 1
.names spi_frame[278] spi.frame[278]
1 1
.names spi_frame[279] spi.frame[279]
1 1
.names spi_frame[280] spi.frame[280]
1 1
.names spi_frame[281] spi.frame[281]
1 1
.names spi_frame[282] spi.frame[282]
1 1
.names spi_frame[283] spi.frame[283]
1 1
.names spi_frame[284] spi.frame[284]
1 1
.names spi_frame[285] spi.frame[285]
1 1
.names spi_frame[286] spi.frame[286]
1 1
.names spi_frame[287] spi.frame[287]
1 1
.names spi_frame[288] spi.frame[288]
1 1
.names spi_frame[289] spi.frame[289]
1 1
.names spi_frame[290] spi.frame[290]
1 1
.names spi_frame[291] spi.frame[291]
1 1
.names spi_frame[292] spi.frame[292]
1 1
.names spi_frame[293] spi.frame[293]
1 1
.names spi_frame[294] spi.frame[294]
1 1
.names spi_frame[295] spi.frame[295]
1 1
.names spi_frame[296] spi.frame[296]
1 1
.names spi_frame[297] spi.frame[297]
1 1
.names spi_frame[298] spi.frame[298]
1 1
.names spi_frame[299] spi.frame[299]
1 1
.names spi_frame[300] spi.frame[300]
1 1
.names spi_frame[301] spi.frame[301]
1 1
.names spi_frame[302] spi.frame[302]
1 1
.names spi_frame[303] spi.frame[303]
1 1
.names spi_frame[304] spi.frame[304]
1 1
.names spi_frame[305] spi.frame[305]
1 1
.names spi_frame[306] spi.frame[306]
1 1
.names spi_frame[307] spi.frame[307]
1 1
.names spi_frame[308] spi.frame[308]
1 1
.names spi_frame[309] spi.frame[309]
1 1
.names spi_frame[310] spi.frame[310]
1 1
.names spi_frame[311] spi.frame[311]
1 1
.names spi_frame[312] spi.frame[312]
1 1
.names spi_frame[313] spi.frame[313]
1 1
.names spi_frame[314] spi.frame[314]
1 1
.names spi_frame[315] spi.frame[315]
1 1
.names spi_frame[316] spi.frame[316]
1 1
.names spi_frame[317] spi.frame[317]
1 1
.names spi_frame[318] spi.frame[318]
1 1
.names spi_frame[319] spi.frame[319]
1 1
.names spi_frame[320] spi.frame[320]
1 1
.names spi_frame[321] spi.frame[321]
1 1
.names spi_frame[322] spi.frame[322]
1 1
.names spi_frame[323] spi.frame[323]
1 1
.names spi_frame[324] spi.frame[324]
1 1
.names spi_frame[325] spi.frame[325]
1 1
.names spi_frame[326] spi.frame[326]
1 1
.names spi_frame[327] spi.frame[327]
1 1
.names spi_frame[328] spi.frame[328]
1 1
.names spi_frame[329] spi.frame[329]
1 1
.names spi_frame[330] spi.frame[330]
1 1
.names spi_frame[331] spi.frame[331]
1 1
.names spi_frame[332] spi.frame[332]
1 1
.names spi_frame[333] spi.frame[333]
1 1
.names spi_frame[334] spi.frame[334]
1 1
.names spi_frame[335] spi.frame[335]
1 1
.names spi_frame[336] spi.frame[336]
1 1
.names spi_frame[337] spi.frame[337]
1 1
.names spi_frame[338] spi.frame[338]
1 1
.names spi_frame[339] spi.frame[339]
1 1
.names spi_frame[340] spi.frame[340]
1 1
.names spi_frame[341] spi.frame[341]
1 1
.names spi_frame[342] spi.frame[342]
1 1
.names spi_frame[343] spi.frame[343]
1 1
.names spi_frame[344] spi.frame[344]
1 1
.names spi_frame[345] spi.frame[345]
1 1
.names spi_frame[346] spi.frame[346]
1 1
.names spi_frame[347] spi.frame[347]
1 1
.names spi_frame[348] spi.frame[348]
1 1
.names spi_frame[349] spi.frame[349]
1 1
.names spi_frame[350] spi.frame[350]
1 1
.names spi_frame[351] spi.frame[351]
1 1
.names spi_frame[352] spi.frame[352]
1 1
.names spi_frame[353] spi.frame[353]
1 1
.names spi_frame[354] spi.frame[354]
1 1
.names spi_frame[355] spi.frame[355]
1 1
.names spi_frame[356] spi.frame[356]
1 1
.names spi_frame[357] spi.frame[357]
1 1
.names spi_frame[358] spi.frame[358]
1 1
.names spi_frame[359] spi.frame[359]
1 1
.names spi_frame[360] spi.frame[360]
1 1
.names spi_frame[361] spi.frame[361]
1 1
.names spi_frame[362] spi.frame[362]
1 1
.names spi_frame[363] spi.frame[363]
1 1
.names spi_frame[364] spi.frame[364]
1 1
.names spi_frame[365] spi.frame[365]
1 1
.names spi_frame[366] spi.frame[366]
1 1
.names spi_frame[367] spi.frame[367]
1 1
.names spi_frame[368] spi.frame[368]
1 1
.names spi_frame[369] spi.frame[369]
1 1
.names spi_frame[370] spi.frame[370]
1 1
.names spi_frame[371] spi.frame[371]
1 1
.names spi_frame[372] spi.frame[372]
1 1
.names spi_frame[373] spi.frame[373]
1 1
.names spi_frame[374] spi.frame[374]
1 1
.names spi_frame[375] spi.frame[375]
1 1
.names spi_frame[376] spi.frame[376]
1 1
.names spi_frame[377] spi.frame[377]
1 1
.names spi_frame[378] spi.frame[378]
1 1
.names spi_frame[379] spi.frame[379]
1 1
.names spi_frame[380] spi.frame[380]
1 1
.names spi_frame[381] spi.frame[381]
1 1
.names spi_frame[382] spi.frame[382]
1 1
.names spi_frame[383] spi.frame[383]
1 1
.names spi_frame[384] spi.frame[384]
1 1
.names spi_frame[385] spi.frame[385]
1 1
.names spi_frame[386] spi.frame[386]
1 1
.names spi_frame[387] spi.frame[387]
1 1
.names spi_frame[388] spi.frame[388]
1 1
.names spi_frame[389] spi.frame[389]
1 1
.names spi_frame[390] spi.frame[390]
1 1
.names spi_frame[391] spi.frame[391]
1 1
.names spi_frame[392] spi.frame[392]
1 1
.names spi_frame[393] spi.frame[393]
1 1
.names spi_frame[394] spi.frame[394]
1 1
.names spi_frame[395] spi.frame[395]
1 1
.names spi_frame[396] spi.frame[396]
1 1
.names spi_frame[397] spi.frame[397]
1 1
.names spi_frame[398] spi.frame[398]
1 1
.names spi_frame[399] spi.frame[399]
1 1
.names spi_frame[400] spi.frame[400]
1 1
.names spi_frame[401] spi.frame[401]
1 1
.names spi_frame[402] spi.frame[402]
1 1
.names spi_frame[403] spi.frame[403]
1 1
.names spi_frame[404] spi.frame[404]
1 1
.names spi_frame[405] spi.frame[405]
1 1
.names spi_frame[406] spi.frame[406]
1 1
.names spi_frame[407] spi.frame[407]
1 1
.names spi_frame[408] spi.frame[408]
1 1
.names spi_frame[409] spi.frame[409]
1 1
.names spi_frame[410] spi.frame[410]
1 1
.names spi_frame[411] spi.frame[411]
1 1
.names spi_frame[412] spi.frame[412]
1 1
.names spi_frame[413] spi.frame[413]
1 1
.names spi_frame[414] spi.frame[414]
1 1
.names spi_frame[415] spi.frame[415]
1 1
.names spi_frame[416] spi.frame[416]
1 1
.names spi_frame[417] spi.frame[417]
1 1
.names spi_frame[418] spi.frame[418]
1 1
.names spi_frame[419] spi.frame[419]
1 1
.names spi_frame[420] spi.frame[420]
1 1
.names spi_frame[421] spi.frame[421]
1 1
.names spi_frame[422] spi.frame[422]
1 1
.names spi_frame[423] spi.frame[423]
1 1
.names spi_frame[424] spi.frame[424]
1 1
.names spi_frame[425] spi.frame[425]
1 1
.names spi_frame[426] spi.frame[426]
1 1
.names spi_frame[427] spi.frame[427]
1 1
.names spi_frame[428] spi.frame[428]
1 1
.names spi_frame[429] spi.frame[429]
1 1
.names spi_frame[430] spi.frame[430]
1 1
.names spi_frame[431] spi.frame[431]
1 1
.names spi_frame[432] spi.frame[432]
1 1
.names spi_frame[433] spi.frame[433]
1 1
.names spi_frame[434] spi.frame[434]
1 1
.names spi_frame[435] spi.frame[435]
1 1
.names spi_frame[436] spi.frame[436]
1 1
.names spi_frame[437] spi.frame[437]
1 1
.names spi_frame[438] spi.frame[438]
1 1
.names spi_frame[439] spi.frame[439]
1 1
.names spi_frame[440] spi.frame[440]
1 1
.names spi_frame[441] spi.frame[441]
1 1
.names spi_frame[442] spi.frame[442]
1 1
.names spi_frame[443] spi.frame[443]
1 1
.names spi_frame[444] spi.frame[444]
1 1
.names spi_frame[445] spi.frame[445]
1 1
.names spi_frame[446] spi.frame[446]
1 1
.names spi_frame[447] spi.frame[447]
1 1
.names spi_frame[448] spi.frame[448]
1 1
.names spi_frame[449] spi.frame[449]
1 1
.names spi_frame[450] spi.frame[450]
1 1
.names spi_frame[451] spi.frame[451]
1 1
.names spi_frame[452] spi.frame[452]
1 1
.names spi_frame[453] spi.frame[453]
1 1
.names spi_frame[454] spi.frame[454]
1 1
.names spi_frame[455] spi.frame[455]
1 1
.names spi_frame[456] spi.frame[456]
1 1
.names spi_frame[457] spi.frame[457]
1 1
.names spi_frame[458] spi.frame[458]
1 1
.names spi_frame[459] spi.frame[459]
1 1
.names spi_frame[460] spi.frame[460]
1 1
.names spi_frame[461] spi.frame[461]
1 1
.names spi_frame[462] spi.frame[462]
1 1
.names spi_frame[463] spi.frame[463]
1 1
.names spi_frame[464] spi.frame[464]
1 1
.names spi_frame[465] spi.frame[465]
1 1
.names spi_frame[466] spi.frame[466]
1 1
.names spi_frame[467] spi.frame[467]
1 1
.names spi_frame[468] spi.frame[468]
1 1
.names spi_frame[469] spi.frame[469]
1 1
.names spi_frame[470] spi.frame[470]
1 1
.names spi_frame[471] spi.frame[471]
1 1
.names spi_frame[472] spi.frame[472]
1 1
.names spi_frame[473] spi.frame[473]
1 1
.names spi_frame[474] spi.frame[474]
1 1
.names spi_frame[475] spi.frame[475]
1 1
.names spi_frame[476] spi.frame[476]
1 1
.names spi_frame[477] spi.frame[477]
1 1
.names spi_frame[478] spi.frame[478]
1 1
.names spi_frame[479] spi.frame[479]
1 1
.names spi_frame[480] spi.frame[480]
1 1
.names spi_frame[481] spi.frame[481]
1 1
.names spi_frame[482] spi.frame[482]
1 1
.names spi_frame[483] spi.frame[483]
1 1
.names spi_frame[484] spi.frame[484]
1 1
.names spi_frame[485] spi.frame[485]
1 1
.names spi_frame[486] spi.frame[486]
1 1
.names spi_frame[487] spi.frame[487]
1 1
.names spi_frame[488] spi.frame[488]
1 1
.names spi_frame[489] spi.frame[489]
1 1
.names spi_frame[490] spi.frame[490]
1 1
.names spi_frame[491] spi.frame[491]
1 1
.names spi_frame[492] spi.frame[492]
1 1
.names spi_frame[493] spi.frame[493]
1 1
.names spi_frame[494] spi.frame[494]
1 1
.names spi_frame[495] spi.frame[495]
1 1
.names spi_frame[496] spi.frame[496]
1 1
.names spi_frame[497] spi.frame[497]
1 1
.names spi_frame[498] spi.frame[498]
1 1
.names spi_frame[499] spi.frame[499]
1 1
.names spi_frame[500] spi.frame[500]
1 1
.names spi_frame[501] spi.frame[501]
1 1
.names spi_frame[502] spi.frame[502]
1 1
.names spi_frame[503] spi.frame[503]
1 1
.names spi_frame[504] spi.frame[504]
1 1
.names spi_frame[505] spi.frame[505]
1 1
.names spi_frame[506] spi.frame[506]
1 1
.names spi_frame[507] spi.frame[507]
1 1
.names spi_frame[508] spi.frame[508]
1 1
.names spi_frame[509] spi.frame[509]
1 1
.names spi_frame[510] spi.frame[510]
1 1
.names spi_frame[511] spi.frame[511]
1 1
.names spi_frame[512] spi.frame[512]
1 1
.names spi_frame[513] spi.frame[513]
1 1
.names spi_frame[514] spi.frame[514]
1 1
.names spi_frame[515] spi.frame[515]
1 1
.names spi_frame[516] spi.frame[516]
1 1
.names spi_frame[517] spi.frame[517]
1 1
.names spi_frame[518] spi.frame[518]
1 1
.names spi_frame[519] spi.frame[519]
1 1
.names spi_frame[520] spi.frame[520]
1 1
.names spi_frame[521] spi.frame[521]
1 1
.names spi_frame[522] spi.frame[522]
1 1
.names spi_frame[523] spi.frame[523]
1 1
.names spi_frame[524] spi.frame[524]
1 1
.names spi_frame[525] spi.frame[525]
1 1
.names spi_frame[526] spi.frame[526]
1 1
.names spi_frame[527] spi.frame[527]
1 1
.names spi_frame[528] spi.frame[528]
1 1
.names spi_frame[529] spi.frame[529]
1 1
.names spi_frame[530] spi.frame[530]
1 1
.names spi_frame[531] spi.frame[531]
1 1
.names spi_frame[532] spi.frame[532]
1 1
.names spi_frame[533] spi.frame[533]
1 1
.names spi_frame[534] spi.frame[534]
1 1
.names spi_frame[535] spi.frame[535]
1 1
.names spi_frame[536] spi.frame[536]
1 1
.names spi_frame[537] spi.frame[537]
1 1
.names spi_frame[538] spi.frame[538]
1 1
.names spi_frame[539] spi.frame[539]
1 1
.names spi_frame[540] spi.frame[540]
1 1
.names spi_frame[541] spi.frame[541]
1 1
.names spi_frame[542] spi.frame[542]
1 1
.names spi_frame[543] spi.frame[543]
1 1
.names spi_frame[544] spi.frame[544]
1 1
.names spi_frame[545] spi.frame[545]
1 1
.names spi_frame[546] spi.frame[546]
1 1
.names spi_frame[547] spi.frame[547]
1 1
.names spi_frame[548] spi.frame[548]
1 1
.names spi_frame[549] spi.frame[549]
1 1
.names spi_frame[550] spi.frame[550]
1 1
.names spi_frame[551] spi.frame[551]
1 1
.names spi_frame[552] spi.frame[552]
1 1
.names spi_frame[553] spi.frame[553]
1 1
.names spi_frame[554] spi.frame[554]
1 1
.names spi_frame[555] spi.frame[555]
1 1
.names spi_frame[556] spi.frame[556]
1 1
.names spi_frame[557] spi.frame[557]
1 1
.names spi_frame[558] spi.frame[558]
1 1
.names spi_frame[559] spi.frame[559]
1 1
.names spi_frame[560] spi.frame[560]
1 1
.names spi_frame[561] spi.frame[561]
1 1
.names spi_frame[562] spi.frame[562]
1 1
.names spi_frame[563] spi.frame[563]
1 1
.names spi_frame[564] spi.frame[564]
1 1
.names spi_frame[565] spi.frame[565]
1 1
.names spi_frame[566] spi.frame[566]
1 1
.names spi_frame[567] spi.frame[567]
1 1
.names spi_frame[568] spi.frame[568]
1 1
.names spi_frame[569] spi.frame[569]
1 1
.names spi_frame[570] spi.frame[570]
1 1
.names spi_frame[571] spi.frame[571]
1 1
.names spi_frame[572] spi.frame[572]
1 1
.names spi_frame[573] spi.frame[573]
1 1
.names spi_frame[574] spi.frame[574]
1 1
.names spi_frame[575] spi.frame[575]
1 1
.names spi_frame[576] spi.frame[576]
1 1
.names spi_frame[577] spi.frame[577]
1 1
.names spi_frame[578] spi.frame[578]
1 1
.names spi_frame[579] spi.frame[579]
1 1
.names spi_frame[580] spi.frame[580]
1 1
.names spi_frame[581] spi.frame[581]
1 1
.names spi_frame[582] spi.frame[582]
1 1
.names spi_frame[583] spi.frame[583]
1 1
.names spi_frame[584] spi.frame[584]
1 1
.names spi_frame[585] spi.frame[585]
1 1
.names spi_frame[586] spi.frame[586]
1 1
.names spi_frame[587] spi.frame[587]
1 1
.names spi_frame[588] spi.frame[588]
1 1
.names spi_frame[589] spi.frame[589]
1 1
.names spi_frame[590] spi.frame[590]
1 1
.names spi_frame[591] spi.frame[591]
1 1
.names spi_frame[592] spi.frame[592]
1 1
.names spi_frame[593] spi.frame[593]
1 1
.names spi_frame[594] spi.frame[594]
1 1
.names spi_frame[595] spi.frame[595]
1 1
.names spi_frame[596] spi.frame[596]
1 1
.names spi_frame[597] spi.frame[597]
1 1
.names spi_frame[598] spi.frame[598]
1 1
.names spi_frame[599] spi.frame[599]
1 1
.names spi_frame[600] spi.frame[600]
1 1
.names spi_frame[601] spi.frame[601]
1 1
.names spi_frame[602] spi.frame[602]
1 1
.names spi_frame[603] spi.frame[603]
1 1
.names spi_frame[604] spi.frame[604]
1 1
.names spi_frame[605] spi.frame[605]
1 1
.names spi_frame[606] spi.frame[606]
1 1
.names spi_frame[607] spi.frame[607]
1 1
.names spi_frame[608] spi.frame[608]
1 1
.names spi_frame[609] spi.frame[609]
1 1
.names spi_frame[610] spi.frame[610]
1 1
.names spi_frame[611] spi.frame[611]
1 1
.names spi_frame[612] spi.frame[612]
1 1
.names spi_frame[613] spi.frame[613]
1 1
.names spi_frame[614] spi.frame[614]
1 1
.names spi_frame[615] spi.frame[615]
1 1
.names spi_frame[616] spi.frame[616]
1 1
.names spi_frame[617] spi.frame[617]
1 1
.names spi_frame[618] spi.frame[618]
1 1
.names spi_frame[619] spi.frame[619]
1 1
.names spi_frame[620] spi.frame[620]
1 1
.names spi_frame[621] spi.frame[621]
1 1
.names spi_frame[622] spi.frame[622]
1 1
.names spi_frame[623] spi.frame[623]
1 1
.names spi_frame[624] spi.frame[624]
1 1
.names spi_frame[625] spi.frame[625]
1 1
.names spi_frame[626] spi.frame[626]
1 1
.names spi_frame[627] spi.frame[627]
1 1
.names spi_frame[628] spi.frame[628]
1 1
.names spi_frame[629] spi.frame[629]
1 1
.names spi_frame[630] spi.frame[630]
1 1
.names spi_frame[631] spi.frame[631]
1 1
.names spi_frame[632] spi.frame[632]
1 1
.names spi_frame[633] spi.frame[633]
1 1
.names spi_frame[634] spi.frame[634]
1 1
.names spi_frame[635] spi.frame[635]
1 1
.names spi_frame[636] spi.frame[636]
1 1
.names spi_frame[637] spi.frame[637]
1 1
.names spi_frame[638] spi.frame[638]
1 1
.names spi_frame[639] spi.frame[639]
1 1
.names spi_frame[640] spi.frame[640]
1 1
.names spi_frame[641] spi.frame[641]
1 1
.names spi_frame[642] spi.frame[642]
1 1
.names spi_frame[643] spi.frame[643]
1 1
.names spi_frame[644] spi.frame[644]
1 1
.names spi_frame[645] spi.frame[645]
1 1
.names spi_frame[646] spi.frame[646]
1 1
.names spi_frame[647] spi.frame[647]
1 1
.names spi_frame[648] spi.frame[648]
1 1
.names spi_frame[649] spi.frame[649]
1 1
.names spi_frame[650] spi.frame[650]
1 1
.names spi_frame[651] spi.frame[651]
1 1
.names spi_frame[652] spi.frame[652]
1 1
.names spi_frame[653] spi.frame[653]
1 1
.names spi_frame[654] spi.frame[654]
1 1
.names spi_frame[655] spi.frame[655]
1 1
.names spi_frame[656] spi.frame[656]
1 1
.names spi_frame[657] spi.frame[657]
1 1
.names spi_frame[658] spi.frame[658]
1 1
.names spi_frame[659] spi.frame[659]
1 1
.names spi_frame[660] spi.frame[660]
1 1
.names spi_frame[661] spi.frame[661]
1 1
.names spi_frame[662] spi.frame[662]
1 1
.names spi_frame[663] spi.frame[663]
1 1
.names spi_frame[664] spi.frame[664]
1 1
.names spi_frame[665] spi.frame[665]
1 1
.names spi_frame[666] spi.frame[666]
1 1
.names spi_frame[667] spi.frame[667]
1 1
.names spi_frame[668] spi.frame[668]
1 1
.names spi_frame[669] spi.frame[669]
1 1
.names spi_frame[670] spi.frame[670]
1 1
.names spi_frame[671] spi.frame[671]
1 1
.names spi_frame[672] spi.frame[672]
1 1
.names spi_frame[673] spi.frame[673]
1 1
.names spi_frame[674] spi.frame[674]
1 1
.names spi_frame[675] spi.frame[675]
1 1
.names spi_frame[676] spi.frame[676]
1 1
.names spi_frame[677] spi.frame[677]
1 1
.names spi_frame[678] spi.frame[678]
1 1
.names spi_frame[679] spi.frame[679]
1 1
.names spi_frame[680] spi.frame[680]
1 1
.names spi_frame[681] spi.frame[681]
1 1
.names spi_frame[682] spi.frame[682]
1 1
.names spi_frame[683] spi.frame[683]
1 1
.names spi_frame[684] spi.frame[684]
1 1
.names spi_frame[685] spi.frame[685]
1 1
.names spi_frame[686] spi.frame[686]
1 1
.names spi_frame[687] spi.frame[687]
1 1
.names spi_frame[688] spi.frame[688]
1 1
.names spi_frame[689] spi.frame[689]
1 1
.names spi_frame[690] spi.frame[690]
1 1
.names spi_frame[691] spi.frame[691]
1 1
.names spi_frame[692] spi.frame[692]
1 1
.names spi_frame[693] spi.frame[693]
1 1
.names spi_frame[694] spi.frame[694]
1 1
.names spi_frame[695] spi.frame[695]
1 1
.names spi_frame[696] spi.frame[696]
1 1
.names spi_frame[697] spi.frame[697]
1 1
.names spi_frame[698] spi.frame[698]
1 1
.names spi_frame[699] spi.frame[699]
1 1
.names spi_frame[700] spi.frame[700]
1 1
.names spi_frame[701] spi.frame[701]
1 1
.names spi_frame[702] spi.frame[702]
1 1
.names spi_frame[703] spi.frame[703]
1 1
.names spi_frame[704] spi.frame[704]
1 1
.names spi_frame[705] spi.frame[705]
1 1
.names spi_frame[706] spi.frame[706]
1 1
.names spi_frame[707] spi.frame[707]
1 1
.names spi_frame[708] spi.frame[708]
1 1
.names spi_frame[709] spi.frame[709]
1 1
.names spi_frame[710] spi.frame[710]
1 1
.names spi_frame[711] spi.frame[711]
1 1
.names spi_frame[712] spi.frame[712]
1 1
.names spi_frame[713] spi.frame[713]
1 1
.names spi_frame[714] spi.frame[714]
1 1
.names spi_frame[715] spi.frame[715]
1 1
.names spi_frame[716] spi.frame[716]
1 1
.names spi_frame[717] spi.frame[717]
1 1
.names spi_frame[718] spi.frame[718]
1 1
.names spi_frame[719] spi.frame[719]
1 1
.names spi_frame[720] spi.frame[720]
1 1
.names spi_frame[721] spi.frame[721]
1 1
.names spi_frame[722] spi.frame[722]
1 1
.names spi_frame[723] spi.frame[723]
1 1
.names spi_frame[724] spi.frame[724]
1 1
.names spi_frame[725] spi.frame[725]
1 1
.names spi_frame[726] spi.frame[726]
1 1
.names spi_frame[727] spi.frame[727]
1 1
.names spi_frame[728] spi.frame[728]
1 1
.names spi_frame[729] spi.frame[729]
1 1
.names spi_frame[730] spi.frame[730]
1 1
.names spi_frame[731] spi.frame[731]
1 1
.names spi_frame[732] spi.frame[732]
1 1
.names spi_frame[733] spi.frame[733]
1 1
.names spi_frame[734] spi.frame[734]
1 1
.names spi_frame[735] spi.frame[735]
1 1
.names spi_frame[736] spi.frame[736]
1 1
.names spi_frame[737] spi.frame[737]
1 1
.names spi_frame[738] spi.frame[738]
1 1
.names spi_frame[739] spi.frame[739]
1 1
.names spi_frame[740] spi.frame[740]
1 1
.names spi_frame[741] spi.frame[741]
1 1
.names spi_frame[742] spi.frame[742]
1 1
.names spi_frame[743] spi.frame[743]
1 1
.names spi_frame[744] spi.frame[744]
1 1
.names spi_frame[745] spi.frame[745]
1 1
.names spi_frame[746] spi.frame[746]
1 1
.names spi_frame[747] spi.frame[747]
1 1
.names spi_frame[748] spi.frame[748]
1 1
.names spi_frame[749] spi.frame[749]
1 1
.names spi_frame[750] spi.frame[750]
1 1
.names spi_frame[751] spi.frame[751]
1 1
.names spi_frame[752] spi.frame[752]
1 1
.names spi_frame[753] spi.frame[753]
1 1
.names spi_frame[754] spi.frame[754]
1 1
.names spi_frame[755] spi.frame[755]
1 1
.names spi_frame[756] spi.frame[756]
1 1
.names spi_frame[757] spi.frame[757]
1 1
.names spi_frame[758] spi.frame[758]
1 1
.names spi_frame[759] spi.frame[759]
1 1
.names spi_frame[760] spi.frame[760]
1 1
.names spi_frame[761] spi.frame[761]
1 1
.names spi_frame[762] spi.frame[762]
1 1
.names spi_frame[763] spi.frame[763]
1 1
.names spi_frame[764] spi.frame[764]
1 1
.names spi_frame[765] spi.frame[765]
1 1
.names spi_frame[766] spi.frame[766]
1 1
.names spi_frame[767] spi.frame[767]
1 1
.names spi_frame[768] spi.frame[768]
1 1
.names spi_frame[769] spi.frame[769]
1 1
.names spi_frame[770] spi.frame[770]
1 1
.names spi_frame[771] spi.frame[771]
1 1
.names spi_frame[772] spi.frame[772]
1 1
.names spi_frame[773] spi.frame[773]
1 1
.names spi_frame[774] spi.frame[774]
1 1
.names spi_frame[775] spi.frame[775]
1 1
.names spi_frame[776] spi.frame[776]
1 1
.names spi_frame[777] spi.frame[777]
1 1
.names spi_frame[778] spi.frame[778]
1 1
.names spi_frame[779] spi.frame[779]
1 1
.names spi_frame[780] spi.frame[780]
1 1
.names spi_frame[781] spi.frame[781]
1 1
.names spi_frame[782] spi.frame[782]
1 1
.names spi_frame[783] spi.frame[783]
1 1
.names spi_frame[784] spi.frame[784]
1 1
.names spi_frame[785] spi.frame[785]
1 1
.names spi_frame[786] spi.frame[786]
1 1
.names spi_frame[787] spi.frame[787]
1 1
.names spi_frame[788] spi.frame[788]
1 1
.names spi_frame[789] spi.frame[789]
1 1
.names spi_frame[790] spi.frame[790]
1 1
.names spi_frame[791] spi.frame[791]
1 1
.names spi_frame[792] spi.frame[792]
1 1
.names spi_frame[793] spi.frame[793]
1 1
.names spi_frame[794] spi.frame[794]
1 1
.names spi_frame[795] spi.frame[795]
1 1
.names spi_frame[796] spi.frame[796]
1 1
.names spi_frame[797] spi.frame[797]
1 1
.names spi_frame[798] spi.frame[798]
1 1
.names spi_frame[799] spi.frame[799]
1 1
.names spi_frame[800] spi.frame[800]
1 1
.names spi_frame[801] spi.frame[801]
1 1
.names spi_frame[802] spi.frame[802]
1 1
.names spi_frame[803] spi.frame[803]
1 1
.names spi_frame[804] spi.frame[804]
1 1
.names spi_frame[805] spi.frame[805]
1 1
.names spi_frame[806] spi.frame[806]
1 1
.names spi_frame[807] spi.frame[807]
1 1
.names spi_frame[808] spi.frame[808]
1 1
.names spi_frame[809] spi.frame[809]
1 1
.names spi_frame[810] spi.frame[810]
1 1
.names spi_frame[811] spi.frame[811]
1 1
.names spi_frame[812] spi.frame[812]
1 1
.names spi_frame[813] spi.frame[813]
1 1
.names spi_frame[814] spi.frame[814]
1 1
.names spi_frame[815] spi.frame[815]
1 1
.names spi_frame[816] spi.frame[816]
1 1
.names spi_frame[817] spi.frame[817]
1 1
.names spi_frame[818] spi.frame[818]
1 1
.names spi_frame[819] spi.frame[819]
1 1
.names spi_frame[820] spi.frame[820]
1 1
.names spi_frame[821] spi.frame[821]
1 1
.names spi_frame[822] spi.frame[822]
1 1
.names spi_frame[823] spi.frame[823]
1 1
.names spi_frame[824] spi.frame[824]
1 1
.names spi_frame[825] spi.frame[825]
1 1
.names spi_frame[826] spi.frame[826]
1 1
.names spi_frame[827] spi.frame[827]
1 1
.names spi_frame[828] spi.frame[828]
1 1
.names spi_frame[829] spi.frame[829]
1 1
.names spi_frame[830] spi.frame[830]
1 1
.names spi_frame[831] spi.frame[831]
1 1
.names spi_frame[832] spi.frame[832]
1 1
.names spi_frame[833] spi.frame[833]
1 1
.names spi_frame[834] spi.frame[834]
1 1
.names spi_frame[835] spi.frame[835]
1 1
.names spi_frame[836] spi.frame[836]
1 1
.names spi_frame[837] spi.frame[837]
1 1
.names spi_frame[838] spi.frame[838]
1 1
.names spi_frame[839] spi.frame[839]
1 1
.names spi_frame[840] spi.frame[840]
1 1
.names spi_frame[841] spi.frame[841]
1 1
.names spi_frame[842] spi.frame[842]
1 1
.names spi_frame[843] spi.frame[843]
1 1
.names spi_frame[844] spi.frame[844]
1 1
.names spi_frame[845] spi.frame[845]
1 1
.names spi_frame[846] spi.frame[846]
1 1
.names spi_frame[847] spi.frame[847]
1 1
.names spi_frame[848] spi.frame[848]
1 1
.names spi_frame[849] spi.frame[849]
1 1
.names spi_frame[850] spi.frame[850]
1 1
.names spi_frame[851] spi.frame[851]
1 1
.names spi_frame[852] spi.frame[852]
1 1
.names spi_frame[853] spi.frame[853]
1 1
.names spi_frame[854] spi.frame[854]
1 1
.names spi_frame[855] spi.frame[855]
1 1
.names spi_frame[856] spi.frame[856]
1 1
.names spi_frame[857] spi.frame[857]
1 1
.names spi_frame[858] spi.frame[858]
1 1
.names spi_frame[859] spi.frame[859]
1 1
.names spi_frame[860] spi.frame[860]
1 1
.names spi_frame[861] spi.frame[861]
1 1
.names spi_frame[862] spi.frame[862]
1 1
.names spi_frame[863] spi.frame[863]
1 1
.names spi_frame[864] spi.frame[864]
1 1
.names spi_frame[865] spi.frame[865]
1 1
.names spi_frame[866] spi.frame[866]
1 1
.names spi_frame[867] spi.frame[867]
1 1
.names spi_frame[868] spi.frame[868]
1 1
.names spi_frame[869] spi.frame[869]
1 1
.names spi_frame[870] spi.frame[870]
1 1
.names spi_frame[871] spi.frame[871]
1 1
.names spi_frame[872] spi.frame[872]
1 1
.names spi_frame[873] spi.frame[873]
1 1
.names spi_frame[874] spi.frame[874]
1 1
.names spi_frame[875] spi.frame[875]
1 1
.names spi_frame[876] spi.frame[876]
1 1
.names spi_frame[877] spi.frame[877]
1 1
.names spi_frame[878] spi.frame[878]
1 1
.names spi_frame[879] spi.frame[879]
1 1
.names spi_frame[880] spi.frame[880]
1 1
.names spi_frame[881] spi.frame[881]
1 1
.names spi_frame[882] spi.frame[882]
1 1
.names spi_frame[883] spi.frame[883]
1 1
.names spi_frame[884] spi.frame[884]
1 1
.names spi_frame[885] spi.frame[885]
1 1
.names spi_frame[886] spi.frame[886]
1 1
.names spi_frame[887] spi.frame[887]
1 1
.names spi_frame[888] spi.frame[888]
1 1
.names spi_frame[889] spi.frame[889]
1 1
.names spi_frame[890] spi.frame[890]
1 1
.names spi_frame[891] spi.frame[891]
1 1
.names spi_frame[892] spi.frame[892]
1 1
.names spi_frame[893] spi.frame[893]
1 1
.names spi_frame[894] spi.frame[894]
1 1
.names spi_frame[895] spi.frame[895]
1 1
.names spi_frame[896] spi.frame[896]
1 1
.names spi_frame[897] spi.frame[897]
1 1
.names spi_frame[898] spi.frame[898]
1 1
.names spi_frame[899] spi.frame[899]
1 1
.names spi_frame[900] spi.frame[900]
1 1
.names spi_frame[901] spi.frame[901]
1 1
.names spi_frame[902] spi.frame[902]
1 1
.names spi_frame[903] spi.frame[903]
1 1
.names spi_frame[904] spi.frame[904]
1 1
.names spi_frame[905] spi.frame[905]
1 1
.names spi_frame[906] spi.frame[906]
1 1
.names spi_frame[907] spi.frame[907]
1 1
.names spi_frame[908] spi.frame[908]
1 1
.names spi_frame[909] spi.frame[909]
1 1
.names spi_frame[910] spi.frame[910]
1 1
.names spi_frame[911] spi.frame[911]
1 1
.names spi_frame[912] spi.frame[912]
1 1
.names spi_frame[913] spi.frame[913]
1 1
.names spi_frame[914] spi.frame[914]
1 1
.names spi_frame[915] spi.frame[915]
1 1
.names spi_frame[916] spi.frame[916]
1 1
.names spi_frame[917] spi.frame[917]
1 1
.names spi_frame[918] spi.frame[918]
1 1
.names spi_frame[919] spi.frame[919]
1 1
.names spi_frame[920] spi.frame[920]
1 1
.names spi_frame[921] spi.frame[921]
1 1
.names spi_frame[922] spi.frame[922]
1 1
.names spi_frame[923] spi.frame[923]
1 1
.names spi_frame[924] spi.frame[924]
1 1
.names spi_frame[925] spi.frame[925]
1 1
.names spi_frame[926] spi.frame[926]
1 1
.names spi_frame[927] spi.frame[927]
1 1
.names spi_frame[928] spi.frame[928]
1 1
.names spi_frame[929] spi.frame[929]
1 1
.names spi_frame[930] spi.frame[930]
1 1
.names spi_frame[931] spi.frame[931]
1 1
.names spi_frame[932] spi.frame[932]
1 1
.names spi_frame[933] spi.frame[933]
1 1
.names spi_frame[934] spi.frame[934]
1 1
.names spi_frame[935] spi.frame[935]
1 1
.names spi_frame[936] spi.frame[936]
1 1
.names spi_frame[937] spi.frame[937]
1 1
.names spi_frame[938] spi.frame[938]
1 1
.names spi_frame[939] spi.frame[939]
1 1
.names spi_frame[940] spi.frame[940]
1 1
.names spi_frame[941] spi.frame[941]
1 1
.names spi_frame[942] spi.frame[942]
1 1
.names spi_frame[943] spi.frame[943]
1 1
.names spi_frame[944] spi.frame[944]
1 1
.names spi_frame[945] spi.frame[945]
1 1
.names spi_frame[946] spi.frame[946]
1 1
.names spi_frame[947] spi.frame[947]
1 1
.names spi_frame[948] spi.frame[948]
1 1
.names spi_frame[949] spi.frame[949]
1 1
.names spi_frame[950] spi.frame[950]
1 1
.names spi_frame[951] spi.frame[951]
1 1
.names spi_frame[952] spi.frame[952]
1 1
.names spi_frame[953] spi.frame[953]
1 1
.names spi_frame[954] spi.frame[954]
1 1
.names spi_frame[955] spi.frame[955]
1 1
.names spi_frame[956] spi.frame[956]
1 1
.names spi_frame[957] spi.frame[957]
1 1
.names spi_frame[958] spi.frame[958]
1 1
.names spi_frame[959] spi.frame[959]
1 1
.names spi_frame[960] spi.frame[960]
1 1
.names spi_frame[961] spi.frame[961]
1 1
.names spi_frame[962] spi.frame[962]
1 1
.names spi_frame[963] spi.frame[963]
1 1
.names spi_frame[964] spi.frame[964]
1 1
.names spi_frame[965] spi.frame[965]
1 1
.names spi_frame[966] spi.frame[966]
1 1
.names spi_frame[967] spi.frame[967]
1 1
.names spi_frame[968] spi.frame[968]
1 1
.names spi_frame[969] spi.frame[969]
1 1
.names spi_frame[970] spi.frame[970]
1 1
.names spi_frame[971] spi.frame[971]
1 1
.names spi_frame[972] spi.frame[972]
1 1
.names spi_frame[973] spi.frame[973]
1 1
.names spi_frame[974] spi.frame[974]
1 1
.names spi_frame[975] spi.frame[975]
1 1
.names spi_frame[976] spi.frame[976]
1 1
.names spi_frame[977] spi.frame[977]
1 1
.names spi_frame[978] spi.frame[978]
1 1
.names spi_frame[979] spi.frame[979]
1 1
.names spi_frame[980] spi.frame[980]
1 1
.names spi_frame[981] spi.frame[981]
1 1
.names spi_frame[982] spi.frame[982]
1 1
.names spi_frame[983] spi.frame[983]
1 1
.names spi_frame[984] spi.frame[984]
1 1
.names spi_frame[985] spi.frame[985]
1 1
.names spi_frame[986] spi.frame[986]
1 1
.names spi_frame[987] spi.frame[987]
1 1
.names spi_frame[988] spi.frame[988]
1 1
.names spi_frame[989] spi.frame[989]
1 1
.names spi_frame[990] spi.frame[990]
1 1
.names spi_frame[991] spi.frame[991]
1 1
.names spi_frame[992] spi.frame[992]
1 1
.names spi_frame[993] spi.frame[993]
1 1
.names spi_frame[994] spi.frame[994]
1 1
.names spi_frame[995] spi.frame[995]
1 1
.names spi_frame[996] spi.frame[996]
1 1
.names spi_frame[997] spi.frame[997]
1 1
.names spi_frame[998] spi.frame[998]
1 1
.names spi_frame[999] spi.frame[999]
1 1
.names spi_frame[1000] spi.frame[1000]
1 1
.names spi_frame[1001] spi.frame[1001]
1 1
.names spi_frame[1002] spi.frame[1002]
1 1
.names spi_frame[1003] spi.frame[1003]
1 1
.names spi_frame[1004] spi.frame[1004]
1 1
.names spi_frame[1005] spi.frame[1005]
1 1
.names spi_frame[1006] spi.frame[1006]
1 1
.names spi_frame[1007] spi.frame[1007]
1 1
.names spi_frame[1008] spi.frame[1008]
1 1
.names spi_frame[1009] spi.frame[1009]
1 1
.names spi_frame[1010] spi.frame[1010]
1 1
.names spi_frame[1011] spi.frame[1011]
1 1
.names spi_frame[1012] spi.frame[1012]
1 1
.names spi_frame[1013] spi.frame[1013]
1 1
.names spi_frame[1014] spi.frame[1014]
1 1
.names spi_frame[1015] spi.frame[1015]
1 1
.names spi_frame[1016] spi.frame[1016]
1 1
.names spi_frame[1017] spi.frame[1017]
1 1
.names spi_frame[1018] spi.frame[1018]
1 1
.names spi_frame[1019] spi.frame[1019]
1 1
.names spi_frame[1020] spi.frame[1020]
1 1
.names spi_frame[1021] spi.frame[1021]
1 1
.names spi_frame[1022] spi.frame[1022]
1 1
.names spi_frame[1023] spi.frame[1023]
1 1
.names spi_f_cnt[0] spi.spi_frame_id[0]
1 1
.names spi_f_cnt[1] spi.spi_frame_id[1]
1 1
.names spi_f_cnt[2] spi.spi_frame_id[2]
1 1
.names spi_f_cnt[3] spi.spi_frame_id[3]
1 1
.names spi_f_cnt[4] spi.spi_frame_id[4]
1 1
.names spi_f_cnt[5] spi.spi_frame_id[5]
1 1
.names spi_f_cnt[6] spi.spi_frame_id[6]
1 1
.names spi_f_cnt[7] spi.spi_frame_id[7]
1 1
.names spi.spi_en spi_en
1 1
.end
