#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun 24 06:24:40 2024
# Process ID: 396730
# Current directory: /home/user/vivado_project
# Command line: vivado -mode tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :112471 MB
#-----------------------------------------------------------
read_verilog rtl.v 
/home/user/vivado_project/rtl.v
synth_design -top top -flatten_hierarchy none -gated_clock_conversion off -bufg 8 -directive RuntimeOptimized -fsm_extraction one_hot -resource_sharing off -cascade_dsp auto
Command: synth_design -top top -flatten_hierarchy none -gated_clock_conversion off -bufg 8 -directive RuntimeOptimized -fsm_extraction one_hot -resource_sharing off -cascade_dsp auto
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 398458
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1805.727 ; gain = 424.648 ; free physical = 7017 ; free virtual = 106419
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module7' [/home/user/vivado_project/rtl.v:111]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module26' [/home/user/vivado_project/rtl.v:539]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module26' (0#1) [/home/user/vivado_project/rtl.v:539]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (312) of module 'module26' [/home/user/vivado_project/rtl.v:225]
WARNING: [Synth 8-689] width (6) of port connection 'wire30' does not match port width (3) of module 'module26' [/home/user/vivado_project/rtl.v:225]
WARNING: [Synth 8-689] width (8) of port connection 'wire29' does not match port width (6) of module 'module26' [/home/user/vivado_project/rtl.v:225]
WARNING: [Synth 8-689] width (14) of port connection 'wire27' does not match port width (7) of module 'module26' [/home/user/vivado_project/rtl.v:225]
INFO: [Synth 8-6157] synthesizing module 'module71' [/home/user/vivado_project/rtl.v:483]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module71' (0#1) [/home/user/vivado_project/rtl.v:483]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (161) of module 'module71' [/home/user/vivado_project/rtl.v:250]
WARNING: [Synth 8-689] width (19) of port connection 'wire74' does not match port width (3) of module 'module71' [/home/user/vivado_project/rtl.v:250]
WARNING: [Synth 8-689] width (18) of port connection 'wire73' does not match port width (5) of module 'module71' [/home/user/vivado_project/rtl.v:250]
INFO: [Synth 8-6157] synthesizing module 'module91' [/home/user/vivado_project/rtl.v:389]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module91' (0#1) [/home/user/vivado_project/rtl.v:389]
WARNING: [Synth 8-689] width (20) of port connection 'wire93' does not match port width (12) of module 'module91' [/home/user/vivado_project/rtl.v:254]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (250) of module 'module91' [/home/user/vivado_project/rtl.v:254]
INFO: [Synth 8-6157] synthesizing module 'module122' [/home/user/vivado_project/rtl.v:262]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module122' (0#1) [/home/user/vivado_project/rtl.v:262]
WARNING: [Synth 8-689] width (16) of port connection 'wire125' does not match port width (9) of module 'module122' [/home/user/vivado_project/rtl.v:259]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (339) of module 'module122' [/home/user/vivado_project/rtl.v:259]
INFO: [Synth 8-6155] done synthesizing module 'module7' (0#1) [/home/user/vivado_project/rtl.v:111]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (459) of module 'module7' [/home/user/vivado_project/rtl.v:60]
WARNING: [Synth 8-689] width (21) of port connection 'wire8' does not match port width (10) of module 'module7' [/home/user/vivado_project/rtl.v:60]
WARNING: [Synth 8-689] width (20) of port connection 'wire9' does not match port width (5) of module 'module7' [/home/user/vivado_project/rtl.v:60]
WARNING: [Synth 8-689] width (19) of port connection 'wire10' does not match port width (14) of module 'module7' [/home/user/vivado_project/rtl.v:60]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (312) of module 'module26' [/home/user/vivado_project/rtl.v:67]
WARNING: [Synth 8-689] width (19) of port connection 'wire30' does not match port width (3) of module 'module26' [/home/user/vivado_project/rtl.v:67]
WARNING: [Synth 8-689] width (19) of port connection 'wire29' does not match port width (6) of module 'module26' [/home/user/vivado_project/rtl.v:67]
WARNING: [Synth 8-689] width (20) of port connection 'wire28' does not match port width (17) of module 'module26' [/home/user/vivado_project/rtl.v:67]
WARNING: [Synth 8-689] width (21) of port connection 'wire27' does not match port width (7) of module 'module26' [/home/user/vivado_project/rtl.v:67]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (312) of module 'module26' [/home/user/vivado_project/rtl.v:69]
WARNING: [Synth 8-689] width (18) of port connection 'wire30' does not match port width (3) of module 'module26' [/home/user/vivado_project/rtl.v:69]
WARNING: [Synth 8-689] width (14) of port connection 'wire29' does not match port width (6) of module 'module26' [/home/user/vivado_project/rtl.v:69]
WARNING: [Synth 8-689] width (20) of port connection 'wire28' does not match port width (17) of module 'module26' [/home/user/vivado_project/rtl.v:69]
WARNING: [Synth 8-689] width (22) of port connection 'wire27' does not match port width (7) of module 'module26' [/home/user/vivado_project/rtl.v:69]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (459) of module 'module7' [/home/user/vivado_project/rtl.v:101]
WARNING: [Synth 8-689] width (21) of port connection 'wire8' does not match port width (10) of module 'module7' [/home/user/vivado_project/rtl.v:101]
WARNING: [Synth 8-689] width (20) of port connection 'wire9' does not match port width (5) of module 'module7' [/home/user/vivado_project/rtl.v:101]
WARNING: [Synth 8-689] width (19) of port connection 'wire11' does not match port width (18) of module 'module7' [/home/user/vivado_project/rtl.v:101]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (250) of module 'module91' [/home/user/vivado_project/rtl.v:102]
WARNING: [Synth 8-689] width (17) of port connection 'wire93' does not match port width (12) of module 'module91' [/home/user/vivado_project/rtl.v:102]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg58_reg was removed.  [/home/user/vivado_project/rtl.v:576]
WARNING: [Synth 8-6014] Unused sequential element reg153_reg was removed.  [/home/user/vivado_project/rtl.v:296]
WARNING: [Synth 8-3917] design top has port y[309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[302] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[301] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[299] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[288] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[287] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[284] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[275] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[274] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[273] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[272] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[271] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[270] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[269] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[268] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[267] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[266] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[265] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[264] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[263] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[262] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[261] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[260] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[259] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[258] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[254] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[151] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[150] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[149] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[148] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[147] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[146] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[120] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[119] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[118] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[117] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[116] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[115] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[111] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[110] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[81] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[80] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[79] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[78] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[77] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[76] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[75] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[74] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[72] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[71] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[70] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[69] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[68] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[67] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire75[21] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[20] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[19] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[18] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[17] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[16] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[15] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[14] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[13] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[12] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[11] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[10] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[9] in module module71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire75[8] in module module71 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.695 ; gain = 505.617 ; free physical = 6914 ; free virtual = 106317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1901.539 ; gain = 520.461 ; free physical = 6912 ; free virtual = 106315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1909.543 ; gain = 528.465 ; free physical = 6913 ; free virtual = 106316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar43' [/home/user/vivado_project/rtl.v:593]
WARNING: [Synth 8-327] inferring latch for variable 'forvar42' [/home/user/vivado_project/rtl.v:589]
WARNING: [Synth 8-5577] Initial value set on signal reg16 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1926.457 ; gain = 545.379 ; free physical = 6882 ; free virtual = 106286
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 4     
	   2 Input     17 Bit         XORs := 10    
	   3 Input     17 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 5     
	   2 Input      7 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 6     
+---XORs : 
	               23 Bit    Wide XORs := 4     
	               21 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 2     
	               19 Bit    Wide XORs := 7     
	               17 Bit    Wide XORs := 12    
	               14 Bit    Wide XORs := 3     
	               10 Bit    Wide XORs := 3     
	                7 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 2     
	                1 Bit    Wide XORs := 3     
+---Registers : 
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 7     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              19x21  Multipliers := 4     
	               5x19  Multipliers := 2     
	               1x18  Multipliers := 1     
	               1x14  Multipliers := 6     
	                6x8  Multipliers := 2     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 4     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 9     
	   2 Input   21 Bit        Muxes := 14    
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   19 Bit        Muxes := 18    
	   2 Input   18 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 24    
	   2 Input   16 Bit        Muxes := 31    
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 11    
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 15    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 27    
	   2 Input    3 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
