window.SIDEBAR_ITEMS = {"mod":["spi_fmem_pms_addr","spi_fmem_pms_attr","spi_fmem_pms_size","spi_mem_axi_err_addr","spi_mem_axi_err_resp_en","spi_mem_cache_fctrl","spi_mem_cache_sctrl","spi_mem_clock","spi_mem_clock_gate","spi_mem_cmd","spi_mem_ctrl","spi_mem_ctrl1","spi_mem_ctrl2","spi_mem_date","spi_mem_ddr","spi_mem_din_mode","spi_mem_din_num","spi_mem_dout_mode","spi_mem_dpa_ctrl","spi_mem_ecc_ctrl","spi_mem_ecc_err_addr","spi_mem_fsm","spi_mem_int_clr","spi_mem_int_ena","spi_mem_int_raw","spi_mem_int_st","spi_mem_misc","spi_mem_mmu_item_content","spi_mem_mmu_item_index","spi_mem_mmu_power_ctrl","spi_mem_pms_reject","spi_mem_rd_status","spi_mem_registerrnd_eco_high","spi_mem_registerrnd_eco_low","spi_mem_sram_clk","spi_mem_sram_cmd","spi_mem_sram_drd_cmd","spi_mem_sram_dwr_cmd","spi_mem_timing_cali","spi_mem_user","spi_mem_user1","spi_mem_user2","spi_mem_xts_date","spi_mem_xts_destination","spi_mem_xts_destroy","spi_mem_xts_linesize","spi_mem_xts_physical_address","spi_mem_xts_plain_base","spi_mem_xts_release","spi_mem_xts_state","spi_mem_xts_trigger","spi_smem_ac","spi_smem_axi_addr_ctrl","spi_smem_ddr","spi_smem_din_hex_mode","spi_smem_din_hex_num","spi_smem_din_mode","spi_smem_din_num","spi_smem_dout_hex_mode","spi_smem_dout_mode","spi_smem_ecc_ctrl","spi_smem_pms_addr","spi_smem_pms_attr","spi_smem_pms_size","spi_smem_timing_cali"],"struct":["RegisterBlock"],"type":["SPI_FMEM_PMS_ADDR","SPI_FMEM_PMS_ATTR","SPI_FMEM_PMS_SIZE","SPI_MEM_AXI_ERR_ADDR","SPI_MEM_AXI_ERR_RESP_EN","SPI_MEM_CACHE_FCTRL","SPI_MEM_CACHE_SCTRL","SPI_MEM_CLOCK","SPI_MEM_CLOCK_GATE","SPI_MEM_CMD","SPI_MEM_CTRL","SPI_MEM_CTRL1","SPI_MEM_CTRL2","SPI_MEM_DATE","SPI_MEM_DDR","SPI_MEM_DIN_MODE","SPI_MEM_DIN_NUM","SPI_MEM_DOUT_MODE","SPI_MEM_DPA_CTRL","SPI_MEM_ECC_CTRL","SPI_MEM_ECC_ERR_ADDR","SPI_MEM_FSM","SPI_MEM_INT_CLR","SPI_MEM_INT_ENA","SPI_MEM_INT_RAW","SPI_MEM_INT_ST","SPI_MEM_MISC","SPI_MEM_MMU_ITEM_CONTENT","SPI_MEM_MMU_ITEM_INDEX","SPI_MEM_MMU_POWER_CTRL","SPI_MEM_PMS_REJECT","SPI_MEM_RD_STATUS","SPI_MEM_REGISTERRND_ECO_HIGH","SPI_MEM_REGISTERRND_ECO_LOW","SPI_MEM_SRAM_CLK","SPI_MEM_SRAM_CMD","SPI_MEM_SRAM_DRD_CMD","SPI_MEM_SRAM_DWR_CMD","SPI_MEM_TIMING_CALI","SPI_MEM_USER","SPI_MEM_USER1","SPI_MEM_USER2","SPI_MEM_XTS_DATE","SPI_MEM_XTS_DESTINATION","SPI_MEM_XTS_DESTROY","SPI_MEM_XTS_LINESIZE","SPI_MEM_XTS_PHYSICAL_ADDRESS","SPI_MEM_XTS_PLAIN_BASE","SPI_MEM_XTS_RELEASE","SPI_MEM_XTS_STATE","SPI_MEM_XTS_TRIGGER","SPI_SMEM_AC","SPI_SMEM_AXI_ADDR_CTRL","SPI_SMEM_DDR","SPI_SMEM_DIN_HEX_MODE","SPI_SMEM_DIN_HEX_NUM","SPI_SMEM_DIN_MODE","SPI_SMEM_DIN_NUM","SPI_SMEM_DOUT_HEX_MODE","SPI_SMEM_DOUT_MODE","SPI_SMEM_ECC_CTRL","SPI_SMEM_PMS_ADDR","SPI_SMEM_PMS_ATTR","SPI_SMEM_PMS_SIZE","SPI_SMEM_TIMING_CALI"]};