--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\PlikiProgramow\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 977 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.159ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Clock16Hz (SLICE_X30Y23.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_3 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.159ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_3 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.XQ      Tcko                  0.592   XLXI_9/divisior<3>
                                                       XLXI_9/divisior_3
    SLICE_X17Y84.G1      net (fanout=2)        1.144   XLXI_9/divisior<3>
    SLICE_X17Y84.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y23.CE      net (fanout=26)       3.345   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y23.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (2.670ns logic, 4.489ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_6 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.108 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_6 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.YQ      Tcko                  0.652   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_6
    SLICE_X17Y84.F4      net (fanout=2)        0.725   XLXI_9/divisior<6>
    SLICE_X17Y84.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y23.CE      net (fanout=26)       3.345   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y23.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (2.891ns logic, 4.070ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_5 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.957ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_5 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.XQ      Tcko                  0.592   XLXI_9/divisior<5>
                                                       XLXI_9/divisior_5
    SLICE_X17Y83.F4      net (fanout=2)        0.663   XLXI_9/divisior<5>
    SLICE_X17Y83.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<0>_INV_0
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<0>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X30Y23.CE      net (fanout=26)       3.345   XLXI_9/divisior_cmp_eq0000
    SLICE_X30Y23.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      6.957ns (2.949ns logic, 4.008ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/divisior_4 (SLICE_X14Y80.G2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_3 (FF)
  Destination:          XLXI_9/divisior_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_3 to XLXI_9/divisior_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.XQ      Tcko                  0.592   XLXI_9/divisior<3>
                                                       XLXI_9/divisior_3
    SLICE_X17Y84.G1      net (fanout=2)        1.144   XLXI_9/divisior<3>
    SLICE_X17Y84.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.G2      net (fanout=26)       1.515   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tgck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_41
                                                       XLXI_9/divisior_4
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (3.007ns logic, 2.659ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_6 (FF)
  Destination:          XLXI_9/divisior_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_6 to XLXI_9/divisior_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.YQ      Tcko                  0.652   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_6
    SLICE_X17Y84.F4      net (fanout=2)        0.725   XLXI_9/divisior<6>
    SLICE_X17Y84.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.G2      net (fanout=26)       1.515   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tgck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_41
                                                       XLXI_9/divisior_4
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (3.228ns logic, 2.240ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_5 (FF)
  Destination:          XLXI_9/divisior_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_5 to XLXI_9/divisior_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.XQ      Tcko                  0.592   XLXI_9/divisior<5>
                                                       XLXI_9/divisior_5
    SLICE_X17Y83.F4      net (fanout=2)        0.663   XLXI_9/divisior<5>
    SLICE_X17Y83.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<0>_INV_0
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<0>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.G2      net (fanout=26)       1.515   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tgck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_41
                                                       XLXI_9/divisior_4
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (3.286ns logic, 2.178ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/divisior_5 (SLICE_X14Y80.F2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_3 (FF)
  Destination:          XLXI_9/divisior_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_3 to XLXI_9/divisior_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.XQ      Tcko                  0.592   XLXI_9/divisior<3>
                                                       XLXI_9/divisior_3
    SLICE_X17Y84.G1      net (fanout=2)        1.144   XLXI_9/divisior<3>
    SLICE_X17Y84.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.F2      net (fanout=26)       1.475   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tfck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_51
                                                       XLXI_9/divisior_5
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (3.007ns logic, 2.619ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_6 (FF)
  Destination:          XLXI_9/divisior_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.005 - 0.009)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_6 to XLXI_9/divisior_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.YQ      Tcko                  0.652   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_6
    SLICE_X17Y84.F4      net (fanout=2)        0.725   XLXI_9/divisior<6>
    SLICE_X17Y84.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.F2      net (fanout=26)       1.475   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tfck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_51
                                                       XLXI_9/divisior_5
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (3.228ns logic, 2.200ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_5 (FF)
  Destination:          XLXI_9/divisior_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.424ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_5 to XLXI_9/divisior_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.XQ      Tcko                  0.592   XLXI_9/divisior<5>
                                                       XLXI_9/divisior_5
    SLICE_X17Y83.F4      net (fanout=2)        0.663   XLXI_9/divisior<5>
    SLICE_X17Y83.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<0>_INV_0
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<0>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X17Y84.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X17Y85.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X17Y86.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X14Y80.F2      net (fanout=26)       1.475   XLXI_9/divisior_cmp_eq0000
    SLICE_X14Y80.CLK     Tfck                  0.892   XLXI_9/divisior<5>
                                                       XLXI_9/Mcount_divisior_eqn_51
                                                       XLXI_9/divisior_5
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (3.286ns logic, 2.138ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_9/Clock16Hz (SLICE_X30Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/Clock16Hz (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/Clock16Hz to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y23.YQ      Tcko                  0.522   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    SLICE_X30Y23.BY      net (fanout=4)        0.469   XLXI_9/Clock16Hz
    SLICE_X30Y23.CLK     Tckdi       (-Th)    -0.152   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.674ns logic, 0.469ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Clock (SLICE_X35Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/Clock (FF)
  Destination:          XLXI_1/Clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/Clock to XLXI_1/Clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y83.YQ      Tcko                  0.470   XLXI_1/Clock1
                                                       XLXI_1/Clock
    SLICE_X35Y83.BY      net (fanout=2)        0.639   XLXI_1/Clock1
    SLICE_X35Y83.CLK     Tckdi       (-Th)    -0.135   XLXI_1/Clock1
                                                       XLXI_1/Clock
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.605ns logic, 0.639ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/divisior_2 (SLICE_X14Y81.G3), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/divisior_2 (FF)
  Destination:          XLXI_9/divisior_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/divisior_2 to XLXI_9/divisior_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.YQ      Tcko                  0.522   XLXI_9/divisior<3>
                                                       XLXI_9/divisior_2
    SLICE_X15Y80.F3      net (fanout=2)        0.348   XLXI_9/divisior<2>
    SLICE_X15Y80.X       Topx                  0.848   XLXI_9/Result<2>
                                                       XLXI_9/divisior<2>_rt
                                                       XLXI_9/Mcount_divisior_xor<2>
    SLICE_X14Y81.G3      net (fanout=1)        0.017   XLXI_9/Result<2>
    SLICE_X14Y81.CLK     Tckg        (-Th)    -0.560   XLXI_9/divisior<3>
                                                       XLXI_9/Mcount_divisior_eqn_25
                                                       XLXI_9/divisior_2
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (1.930ns logic, 0.365ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/divisior_1 (FF)
  Destination:          XLXI_9/divisior_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/divisior_1 to XLXI_9/divisior_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.XQ      Tcko                  0.474   XLXI_9/divisior<1>
                                                       XLXI_9/divisior_1
    SLICE_X15Y79.G1      net (fanout=2)        0.468   XLXI_9/divisior<1>
    SLICE_X15Y79.COUT    Topcyg                0.801   XLXI_9/Result<0>
                                                       XLXI_9/divisior<1>_rt
                                                       XLXI_9/Mcount_divisior_cy<1>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_9/Mcount_divisior_cy<1>
    SLICE_X15Y80.X       Tcinx                 0.370   XLXI_9/Result<2>
                                                       XLXI_9/Mcount_divisior_xor<2>
    SLICE_X14Y81.G3      net (fanout=1)        0.017   XLXI_9/Result<2>
    SLICE_X14Y81.CLK     Tckg        (-Th)    -0.560   XLXI_9/divisior<3>
                                                       XLXI_9/Mcount_divisior_eqn_25
                                                       XLXI_9/divisior_2
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.205ns logic, 0.485ns route)
                                                       (82.0% logic, 18.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_9/divisior_0 (FF)
  Destination:          XLXI_9/divisior_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.809ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_9/divisior_0 to XLXI_9/divisior_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.YQ      Tcko                  0.522   XLXI_9/divisior<1>
                                                       XLXI_9/divisior_0
    SLICE_X15Y79.F2      net (fanout=2)        0.410   XLXI_9/divisior<0>
    SLICE_X15Y79.COUT    Topcyf                0.930   XLXI_9/Result<0>
                                                       XLXI_9/Mcount_divisior_lut<0>_INV_0
                                                       XLXI_9/Mcount_divisior_cy<0>
                                                       XLXI_9/Mcount_divisior_cy<1>
    SLICE_X15Y80.CIN     net (fanout=1)        0.000   XLXI_9/Mcount_divisior_cy<1>
    SLICE_X15Y80.X       Tcinx                 0.370   XLXI_9/Result<2>
                                                       XLXI_9/Mcount_divisior_xor<2>
    SLICE_X14Y81.G3      net (fanout=1)        0.017   XLXI_9/Result<2>
    SLICE_X14Y81.CLK     Tckg        (-Th)    -0.560   XLXI_9/divisior<3>
                                                       XLXI_9/Mcount_divisior_eqn_25
                                                       XLXI_9/divisior_2
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (2.382ns logic, 0.427ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y78.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y78.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_9/divisior<1>/CLK
  Logical resource: XLXI_9/divisior_1/CK
  Location pin: SLICE_X14Y78.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.159|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 977 paths, 0 nets, and 134 connections

Design statistics:
   Minimum period:   7.159ns{1}   (Maximum frequency: 139.684MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 18 22:19:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



