# ğŸ”¢ GCD Computation Unit Using Datapath and Controller

## ğŸ“Œ Project Overview

This repository contains the RTL design and simulation of a **16-bit GCD (Greatest Common Divisor) Computation Unit** using the **Euclidean Algorithm**. The design is implemented using a clean **datapath + controller architecture**, which separates computation logic from control flow, a technique common in digital system design.

---

## ğŸ› ï¸ Technologies Used

- âœ… Verilog HDL
- âœ… Icarus Verilog (for simulation)
- âœ… GTKWave (for waveform visualization)
- âœ… VS Code (for development)

---

## âš™ï¸ Architecture

The design follows a **controller-datapath model**:

### ğŸ§® Datapath Unit
- Performs the core computation using:
  - **Subtractor**
  - **Comparator**
  - **MUXes**
  - **PIPO (Parallel-In Parallel-Out) Registers**
- Operates on two 16-bit operands (`A`, `B`) to iteratively compute `GCD(A, B)`.

### ğŸ§  Controller Unit
- FSM-based controller that:
  - Issues control signals to the datapath
  - Manages operation sequencing (load, compare, subtract, done)
  - Asserts a `done` signal once the result is ready

---

## ğŸ“Œ File Structure  
ğŸ“‚ GCD_Computation  
 â”£ ğŸ“œ datapath.v  â†’ Verilog code for the Datapath  
 â”£ ğŸ“œ controller.v  â†’ Verilog code for the Controller  
 â”£ ğŸ“œ mux.v  â†’ Verilog code for 16-bit Multiplexer  
 â”£ ğŸ“œ sub.v  â†’ Verilog code for 16-bit Subtraction  
 â”£ ğŸ“œ comp.v  â†’ Verilog code for 16-bit Comparator  
 â”£ ğŸ“œ pipo.v  â†’ Verilog code for 16-bit Register (Parallel-In Parallel-Out)  
 â”£ ğŸ“œ test_tb.v  â†’ Testbench for verification  
 â”— ğŸ“œ README.md  â†’ Project documentation  

 ---

## ğŸ“Œ Features

- âœ… Implements **Euclidean algorithm** for efficient GCD computation
- âœ… Designed as a **16-bit digital hardware block**
- âœ… Clean **separation of datapath and control logic**
- âœ… Fully verified through **testbench-based simulation**

---

## âœ… Functional Overview

1. **Start Signal** begins computation.
2. Datapath loads input values into registers.
3. Controller compares values and subtracts the smaller from the larger.
4. Steps repeat until both values are equal.
5. Final result is the **GCD**, asserted with a `done` flag.

---

## ğŸ”— References

- [Digital Design: Principles and Practices â€” John F. Wakerly](https://www.pearson.com/en-us/subject-catalog/p/digital-design-principles-and-practices/P200000000733)
- Euclidean Algorithm: [Wikipedia](https://en.wikipedia.org/wiki/Euclidean_algorithm)

