
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP1 for linux64 - Jan 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Simple syhthesis script to use FreePDK/45nm libraries
#
# 
#
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib RAST -path "RAST"
1
#####################
# Config Variables
#####################
# The clock input signal name.
set CLK  "clk"
clk
# The reset input signal name.
set RST  "rst"
rst
set DRIVER_CELL "INV_X1"
INV_X1
set DR_CELL_OUT "ZN"
ZN
#####################
# Path Variables
#####################
set SYN  /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set OPENCELL_45 ../lib/
../lib/
#####################
# Set Design Library
#####################
# OpenCell 45nm Library
set link_library [list NangateOpenCellLibrary.db dw_foundation.sldb]
NangateOpenCellLibrary.db dw_foundation.sldb
set target_library [list NangateOpenCellLibrary.db]
NangateOpenCellLibrary.db
#set link_library { * tcbn45gsbwphvtml.db dw_foundation.sldb}
#set target_library "tcbn45gsbwphvtml.db"
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set sym_lib    $OPENCELL_45
../lib/
set target_lib $OPENCELL_45
../lib/
#set tech_file 
#set mw_reference_library 
#set mw_lib_name 
#set max_tlu_file
#set min_tlu_file
#set prs_map_file
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib ../params/ ]
./ ../rtl/ /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/ ../lib/ ../lib/ ../params/
#set mv_power_net VDD
#set mw_ground_net VSS
#set mw_logic1_net VDD
#set mw_logic0_net VSS
#set mw_power_port VDD
#set mw_ground_port VSS
#create_mw_lib -technology $tech_file \
#              -mw_reference_library $mw_reference_library \
#                                    $mw_lib_name
#open_mw_lib $mw_lib_name 
#report_mw_lib
#set_check_library_options -logic_vs_physical
#check_library
#set_tlu_plus_files -max_tluplus  $max_tlu_file \
#                   -min_tluplus  $min_tlu_file \
#                   -tech2itf_map $prs_map_file
#check_tlu_plus_files
###################
# Read Design
###################
analyze -library RAST -format sverilog [glob ${RUNDIR}/params/*.sv ${RUNDIR}/rtl/*.v ${RUNDIR}/rtl/*.sv]
Running PRESTO HDLC
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/params/rast_params.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/DW_pl_reg.v
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:175: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/dff_retime.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/dff.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/dff3.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/rast.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/tree_hash.sv
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:293: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:294: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:295: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:296: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:299: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:300: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:365: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:366: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:367: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:368: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:421: Syntax error at or near token 'always_comb'. (VER-294)
Error:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:419: Syntax error at or near token ';': declaration after first statement. (VER-294)
Error:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:420: Syntax error at or near token ';': declaration after first statement. (VER-294)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:427: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:428: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:562: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:567: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/bbox.sv:568: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/ruz/Documents/rasterizer-fall-2023/rtl/dff2.sv
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 4 errors. ***
Loading db file '/home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/cad/synopsys/syn/U-2022.12-SP1/libraries/syn/dw_foundation.sldb'
0
#analyze -library RAST -format sverilog [glob ${RUNDIR}/genesis_synth/*.v]
#
elaborate ${DESIGN_TARGET} -architecture verilog -library RAST
Loading db file '/cad/synopsys/syn/U-2022.12-SP1/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/syn/U-2022.12-SP1/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (rast)
Elaborated 1 design.
Current design is now 'rast'.
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'sampletest' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:149: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:150: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:151: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:152: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:153: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:154: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:155: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/users/ruz/Documents/rasterizer-fall-2023/rtl/sampletest.sv:156: signed to unsigned part selection occurs. (VER-318)
Presto compilation completed successfully. (sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff_retime' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully. (dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully. (dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
1
link

  Linking design 'rast'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db
  dw_foundation.sldb (library) /cad/synopsys/syn/U-2022.12-SP1/libraries/syn/dw_foundation.sldb

Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
0
#################################
# Define Design Environment 
#################################
# go here
#################################
# Design Rule Constraints
#################################
# go here
##################################
# Design Optimization Constraints
##################################
# create clock
create_clock $CLK -period $CLK_PERIOD
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set output delay and load
set_fanout_load 4 [get_ports "*" -filter {@port_direction == out} ]
1
set_output_delay [ expr $CLK_PERIOD*3/4 ] -clock $CLK  [get_ports "*" -filter {@port_direction == out} ]
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_output_delay [ expr $CLK_PERIOD*1/2 ] -clock $CLK halt_RnnnnL
set_wire_load_model -name 1K_hvratio_1_4
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
# set input delay on all input ports except 'clk' and 'rst'
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{tri_R10S[2][2][23] tri_R10S[2][2][22] tri_R10S[2][2][21] tri_R10S[2][2][20] tri_R10S[2][2][19] tri_R10S[2][2][18] tri_R10S[2][2][17] tri_R10S[2][2][16] tri_R10S[2][2][15] tri_R10S[2][2][14] tri_R10S[2][2][13] tri_R10S[2][2][12] tri_R10S[2][2][11] tri_R10S[2][2][10] tri_R10S[2][2][9] tri_R10S[2][2][8] tri_R10S[2][2][7] tri_R10S[2][2][6] tri_R10S[2][2][5] tri_R10S[2][2][4] tri_R10S[2][2][3] tri_R10S[2][2][2] tri_R10S[2][2][1] tri_R10S[2][2][0] tri_R10S[2][1][23] tri_R10S[2][1][22] tri_R10S[2][1][21] tri_R10S[2][1][20] tri_R10S[2][1][19] tri_R10S[2][1][18] tri_R10S[2][1][17] tri_R10S[2][1][16] tri_R10S[2][1][15] tri_R10S[2][1][14] tri_R10S[2][1][13] tri_R10S[2][1][12] tri_R10S[2][1][11] tri_R10S[2][1][10] tri_R10S[2][1][9] tri_R10S[2][1][8] tri_R10S[2][1][7] tri_R10S[2][1][6] tri_R10S[2][1][5] tri_R10S[2][1][4] tri_R10S[2][1][3] tri_R10S[2][1][2] tri_R10S[2][1][1] tri_R10S[2][1][0] tri_R10S[2][0][23] tri_R10S[2][0][22] tri_R10S[2][0][21] tri_R10S[2][0][20] tri_R10S[2][0][19] tri_R10S[2][0][18] tri_R10S[2][0][17] tri_R10S[2][0][16] tri_R10S[2][0][15] tri_R10S[2][0][14] tri_R10S[2][0][13] tri_R10S[2][0][12] tri_R10S[2][0][11] tri_R10S[2][0][10] tri_R10S[2][0][9] tri_R10S[2][0][8] tri_R10S[2][0][7] tri_R10S[2][0][6] tri_R10S[2][0][5] tri_R10S[2][0][4] tri_R10S[2][0][3] tri_R10S[2][0][2] tri_R10S[2][0][1] tri_R10S[2][0][0] tri_R10S[1][2][23] tri_R10S[1][2][22] tri_R10S[1][2][21] tri_R10S[1][2][20] tri_R10S[1][2][19] tri_R10S[1][2][18] tri_R10S[1][2][17] tri_R10S[1][2][16] tri_R10S[1][2][15] tri_R10S[1][2][14] tri_R10S[1][2][13] tri_R10S[1][2][12] tri_R10S[1][2][11] tri_R10S[1][2][10] tri_R10S[1][2][9] tri_R10S[1][2][8] tri_R10S[1][2][7] tri_R10S[1][2][6] tri_R10S[1][2][5] tri_R10S[1][2][4] tri_R10S[1][2][3] tri_R10S[1][2][2] tri_R10S[1][2][1] tri_R10S[1][2][0] tri_R10S[1][1][23] tri_R10S[1][1][22] tri_R10S[1][1][21] tri_R10S[1][1][20] ...}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_driving_cell -lib_cell $DRIVER_CELL -pin $DR_CELL_OUT [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[2][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[1][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tri_R10S[0][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'color_R10U[0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'screen_RnnnnS[0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'subSample_RnnnnU[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'subSample_RnnnnU[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'subSample_RnnnnU[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'subSample_RnnnnU[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'validTri_R10H'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rst'. (UID-401)
1
# set no input delay on control ports
set_input_delay -clock $CLK 0 screen_RnnnnS
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay -clock $CLK 0 subSample_RnnnnU
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set target die area
set_max_area $TARGET_AREA
1
# set DC don't touch reset network
remove_driving_cell $RST
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_drive 0 $RST
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch_network $RST
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
#set power analysis
#set_power_prediction
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime -timing_high_effort_script
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.1 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.1 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -timing_high_effort_script -retime                                  |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 32                                     |
| Number of User Hierarchies                              | 3                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 2                                      |
| Number of Size Only Cells                               | 1                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 608 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'rast'

Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 4 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rast'
  Processing 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'
 Implement Synthetic for 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'.
  Processing 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'
 Implement Synthetic for 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0_DW_pl_reg_J1_0'
Information: Added key list 'DesignWare' to design 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'. (DDB-72)
  Processing 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'
 Implement Synthetic for 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0_DW_pl_reg_J1_1'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'. (DDB-72)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy sampletest/d_samp_r3. (OPT-772)
Warning: Design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' inherited license information from design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'. (DDB-74)
Information: Added key list 'DesignWare' to design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (DDB-72)
Information: Ungrouping hierarchy sampletest/d_samp_f3. (OPT-772)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design rast. Delay-based auto_ungroup will not be performed. (OPT-780)
Information: Checking pipeline property of design rast. (RTDC-137)
Information: Pipeline detection aborted. Reason: net tri_R10S[2][2][23] is multidriver net. (RTDC-138)
Information: Aborted pipeline detection on design rast. (RTDC-140)
  Mapping Optimization (Phase 1)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming rast (top)
Warning: A black box cell bbox is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell test_iterator is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell hash_jtree is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell sampletest/d_samp_f2 is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell sampletest/d_samp_f1 is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell sampletest/d_samp_r2 is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell sampletest/d_samp_r1 is 	found on the clock tree.  (RTDC-103)
  Preferred flip-flop is DFFS_X1 with setup = 0.04

Warning: Cell 'sampletest/d_samp_f2' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'sampletest/d_samp_f1' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'sampletest/d_samp_r2' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'sampletest/d_samp_r1' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'hash_jtree' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'test_iterator' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'bbox' has no timing information. Treating it 
	like an external module. (RTDC-32)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.51
  Critical path length = 3.51
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:03   10982.9      0.65       0.7     582.5 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 310281.7500
    0:03:03   10982.9      0.65       0.7     582.5 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 310281.7500
    0:03:05   10783.9      0.60       0.6     582.5 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 302492.5938
    0:03:06   10686.8      0.54       0.5     582.5 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 298404.6250
    0:03:07   10662.6      0.52       0.5     582.5 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 297501.4062
    0:03:07   10656.8      0.52       0.5     582.5                           297270.7812
    0:03:08   10640.5      0.68       0.7     602.1                           296891.8438

  Beginning Constant Register Removal
  -----------------------------------
    0:03:08   10640.5      0.68       0.7     602.1                           296891.8438
    0:03:08   10637.3      0.68       0.7     613.0                           296833.8750

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:03:09    7989.0      0.60       0.6       0.0                           162959.3594
    0:03:16    8204.2      0.37       0.4       0.0                           173817.1406
    0:03:16    8204.2      0.37       0.4       0.0                           173817.1406
    0:03:16    8204.2      0.37       0.4       0.0                           173817.1406
    0:03:25    8204.2      0.37       0.4       0.0                           173817.1406
    0:03:25    8204.2      0.37       0.4       0.0                           173817.1406

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:34    8070.2      0.37       0.4       0.0                           168683.4531
    0:03:34    8069.9      0.37       0.4       0.0                           168718.9844
    0:03:34    8069.9      0.37       0.4       0.0                           168718.9844
    0:03:34    8068.8      0.37       0.4       0.0                           168664.5156
    0:03:34    8068.8      0.37       0.4       0.0                           168664.5156
    0:03:37    8111.7      0.37       0.4       0.0                           170536.2031
    0:03:37    8111.7      0.37       0.4       0.0                           170536.2031
    0:03:37    8112.2      0.37       0.4       0.0                           170575.9844
    0:03:37    8112.2      0.37       0.4       0.0                           170575.9844
    0:03:38    8112.2      0.37       0.4       0.0                           170575.9844
    0:03:38    8112.2      0.37       0.4       0.0                           170575.9844
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:41    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:42    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:42    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:42    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:42    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:43    8122.6      0.35       0.3       0.0                           171186.0469
    0:03:43    8124.4      0.34       0.3       0.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 171218.8438
    0:03:43    8127.4      0.34       0.3       0.0                           171276.2188
    0:03:45    8129.8      0.34       0.3       0.0                           171476.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:45    8129.8      0.34       0.3       0.0                           171476.8750
    0:03:46    8136.9      0.33       0.3       0.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 171499.0938
    0:03:46    8143.6      0.32       0.3       0.0                           171574.8594
    0:03:47    8143.6      0.32       0.3       0.0                           171574.8594
    0:03:47    8143.6      0.32       0.3       0.0                           171574.8594
    0:03:47    8140.1      0.32       0.3       0.0                           171163.8281
    0:03:47    8140.1      0.32       0.3       0.0                           171163.8281
    0:03:48    8140.1      0.32       0.3       0.0                           171163.8281
    0:03:48    8140.1      0.32       0.3       0.0                           171163.8281
    0:03:48    8142.0      0.32       0.3       0.0                           171315.2969
    0:03:48    8142.0      0.32       0.3       0.0                           171315.2969
    0:03:49    8150.0      0.32       0.3       0.0                           171692.9375
    0:03:49    8150.0      0.32       0.3       0.0                           171692.9375
    0:03:50    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:50    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:51    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:52    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:52    8152.4      0.32       0.3       0.0                           172009.4844
    0:03:52    8152.4      0.32       0.3       0.0                           172009.4844

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:52    8149.4      0.32       0.3       0.0                           171941.2969
    0:03:53    8031.6      0.33       0.3       0.0                           165996.1875
    0:03:53    8026.0      0.33       0.3       0.0                           165943.9062
    0:03:53    8026.0      0.33       0.3       0.0                           165943.9062
    0:03:53    8026.8      0.33       0.3       0.0                           166045.3438
    0:03:53    7992.8      0.33       0.3       0.0                           165110.2969
    0:03:55    8000.7      0.32       0.3       0.0                           165648.3125
    0:03:55    8000.7      0.32       0.3       0.0                           165648.3125
    0:03:55    8000.7      0.32       0.3       0.0                           165648.3125
    0:03:55    8000.7      0.32       0.3       0.0                           165648.3125
    0:03:55    8000.7      0.32       0.3       0.0                           165648.3125
    0:03:55    7992.0      0.32       0.3       0.0                           165006.1250
Loading db file '/home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning: Cannot find the design 'bbox' in the library 'WORK'. (LBR-1)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Warning: Cannot find the design 'dff2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'dff2' in 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
##########################
# Analyze Design 
##########################
redirect "reports/design_report" { report_design }
check_design
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     U-2022.12-SP1
Date:        Thu Nov 30 11:30:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    604
    Multiply driven inputs (LINT-6)                               489
    Unconnected ports (LINT-28)                                   115

Cells                                                             116
    Connected to power or ground (LINT-32)                        115
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                            1
    A tristate bus has a non tri-state driver (LINT-34)             1
--------------------------------------------------------------------------------

Warning: In design 'rast', input port 'tri_R10S[2][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'validTri_R10H' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'validSamp_R16H' is not connected to any nets. (LINT-28)
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'validSamp_R16H' is connected to logic 0. 
Warning: In design 'rast', the same net is connected to more than one pin on submodule 'sampletest'. (LINT-33)
   Net 'n115' is connected to pins 'tri_R16S[2][2][23]', 'tri_R16S[2][2][22]'', 'tri_R16S[2][2][21]', 'tri_R16S[2][2][20]', 'tri_R16S[2][2][19]', 'tri_R16S[2][2][18]', 'tri_R16S[2][2][17]', 'tri_R16S[2][2][16]', 'tri_R16S[2][2][15]', 'tri_R16S[2][2][14]', 'tri_R16S[2][2][13]', 'tri_R16S[2][2][12]', 'tri_R16S[2][2][11]', 'tri_R16S[2][2][10]', 'tri_R16S[2][2][9]', 'tri_R16S[2][2][8]', 'tri_R16S[2][2][7]', 'tri_R16S[2][2][6]', 'tri_R16S[2][2][5]', 'tri_R16S[2][2][4]', 'tri_R16S[2][2][3]', 'tri_R16S[2][2][2]', 'tri_R16S[2][2][1]', 'tri_R16S[2][2][0]', 'tri_R16S[2][1][23]', 'tri_R16S[2][1][22]', 'tri_R16S[2][1][21]', 'tri_R16S[2][1][20]', 'tri_R16S[2][1][19]', 'tri_R16S[2][1][18]', 'tri_R16S[2][1][17]', 'tri_R16S[2][1][16]', 'tri_R16S[2][1][15]', 'tri_R16S[2][1][14]', 'tri_R16S[2][1][13]', 'tri_R16S[2][0][23]', 'tri_R16S[2][0][22]', 'tri_R16S[2][0][21]', 'tri_R16S[2][0][20]', 'tri_R16S[2][0][19]', 'tri_R16S[2][0][18]', 'tri_R16S[2][0][17]', 'tri_R16S[2][0][16]', 'tri_R16S[2][0][15]', 'tri_R16S[2][0][14]', 'tri_R16S[2][0][13]', 'tri_R16S[1][2][23]', 'tri_R16S[1][2][22]', 'tri_R16S[1][2][21]', 'tri_R16S[1][2][20]', 'tri_R16S[1][2][19]', 'tri_R16S[1][2][18]', 'tri_R16S[1][2][17]', 'tri_R16S[1][2][16]', 'tri_R16S[1][2][15]', 'tri_R16S[1][2][14]', 'tri_R16S[1][2][13]', 'tri_R16S[1][2][12]', 'tri_R16S[1][2][11]', 'tri_R16S[1][2][10]', 'tri_R16S[1][2][9]', 'tri_R16S[1][2][8]', 'tri_R16S[1][2][7]', 'tri_R16S[1][2][6]', 'tri_R16S[1][2][5]', 'tri_R16S[1][2][4]', 'tri_R16S[1][2][3]', 'tri_R16S[1][2][2]', 'tri_R16S[1][2][1]', 'tri_R16S[1][2][0]', 'tri_R16S[1][1][23]', 'tri_R16S[1][1][22]', 'tri_R16S[1][1][21]', 'tri_R16S[1][1][20]', 'tri_R16S[1][1][19]', 'tri_R16S[1][1][18]', 'tri_R16S[1][1][17]', 'tri_R16S[1][1][16]', 'tri_R16S[1][1][15]', 'tri_R16S[1][1][14]', 'tri_R16S[1][1][13]', 'tri_R16S[1][0][23]', 'tri_R16S[1][0][22]', 'tri_R16S[1][0][21]', 'tri_R16S[1][0][20]', 'tri_R16S[1][0][19]', 'tri_R16S[1][0][18]', 'tri_R16S[1][0][17]', 'tri_R16S[1][0][16]', 'tri_R16S[1][0][15]', 'tri_R16S[1][0][14]', 'tri_R16S[1][0][13]', 'tri_R16S[0][1][23]', 'tri_R16S[0][1][22]', 'tri_R16S[0][1][21]', 'tri_R16S[0][1][20]', 'tri_R16S[0][1][19]', 'tri_R16S[0][1][18]', 'tri_R16S[0][1][17]', 'tri_R16S[0][1][16]', 'tri_R16S[0][1][15]', 'tri_R16S[0][1][14]', 'tri_R16S[0][1][13]', 'tri_R16S[0][0][23]', 'tri_R16S[0][0][22]', 'tri_R16S[0][0][21]', 'tri_R16S[0][0][20]', 'tri_R16S[0][0][19]', 'tri_R16S[0][0][18]', 'tri_R16S[0][0][17]', 'tri_R16S[0][0][16]', 'tri_R16S[0][0][15]', 'tri_R16S[0][0][14]', 'tri_R16S[0][0][13]', 'validSamp_R16H'.
Warning: In design 'rast', three-state bus 'sampletest/n4836' has non three-state driver 'sampletest/U1/**logic_1**'. (LINT-34)
Warning: In design 'rast', multiply-driven net 'sampletest/n4836' is driven by constant 1. (LINT-54)
1
redirect "reports/design_check" {check_design }
#report_constraint -all_violators
#redirect "reports/constraint_report" {report_constraint -all_violators}
report_area 
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : rast
Version: U-2022.12-SP1
Date   : Thu Nov 30 11:30:55 2023
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db)

Number of ports:                          973
Number of nets:                          7196
Number of cells:                         5053
Number of combinational cells:           4878
Number of sequential cells:               172
Number of macros/black boxes:               0
Number of buf/inv:                       1236
Number of references:                       4

Combinational area:               7105.126016
Buf/Inv area:                      713.146003
Noncombinational area:             886.844028
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  7991.970043
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
redirect "reports/area_report" { report_area }
#redirect "reports/area_hier_report" { report_area -hier }
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : rast
Version: U-2022.12-SP1
Date   : Thu Nov 30 11:30:55 2023
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/ruz/Documents/rasterizer-fall-2023/lib/NangateOpenCellLibrary.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
rast                   1K_hvratio_1_4    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   3.5892 mW   (53%)
  Net Switching Power  =   3.1798 mW   (47%)
                         ---------
Total Dynamic Power    =   6.7689 mW  (100%)

Cell Leakage Power     = 168.2978 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.0063e+03          484.4354        8.0821e+03        1.4988e+03  (  21.61%)  i
register         281.0471          282.8419        1.4648e+04          578.5358  (   8.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.3018e+03        2.4125e+03        1.4557e+05        4.8599e+03  (  70.06%)
--------------------------------------------------------------------------------------------------
Total          3.5892e+03 uW     3.1798e+03 uW     1.6830e+05 nW     6.9372e+03 uW
1
redirect "reports/power_report" { report_power -analysis_effort hi }
#redirect "reports/power_hier_report" { report_power -hier }
#report_timing -path full -delay max -max_paths 10
#redirect "report/timing_report_max" { report_timing -path full -delay max -max_paths 200 }
#report_timing -path full -delay min -max_paths 10
report_timing
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rast
Version: U-2022.12-SP1
Date   : Thu Nov 30 11:30:56 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sampletest/clk_r_REG121_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rast               1K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sampletest/clk_r_REG121_S1/CK (DFFS_X1)                 0.00       0.00 r
  sampletest/clk_r_REG121_S1/Q (DFFS_X1)                  0.10       0.10 r
  sampletest/U519/Z (BUF_X2)                              0.06       0.16 r
  sampletest/U3528/Z (MUX2_X1)                            0.09       0.24 f
  sampletest/U3529/ZN (AOI22_X1)                          0.08       0.33 r
  sampletest/U3873/S (FA_X1)                              0.14       0.47 f
  sampletest/U3946/S (FA_X1)                              0.15       0.62 r
  sampletest/U4074/ZN (XNOR2_X1)                          0.06       0.68 r
  sampletest/U4075/ZN (XNOR2_X1)                          0.06       0.75 r
  sampletest/U4083/ZN (NAND2_X1)                          0.03       0.78 f
  sampletest/U4084/ZN (OAI211_X1)                         0.03       0.81 r
  sampletest/U4089/ZN (AND3_X1)                           0.05       0.86 r
  sampletest/U4103/ZN (OAI211_X1)                         0.03       0.90 f
  sampletest/U497/ZN (AND2_X1)                            0.04       0.94 f
  sampletest/U4108/ZN (NAND2_X1)                          0.03       0.96 r
  sampletest/U4114/ZN (NAND3_X1)                          0.03       1.00 f
  sampletest/U4188/ZN (AOI211_X1)                         0.10       1.09 r
  sampletest/U4388/ZN (NAND2_X1)                          0.03       1.13 f
  sampletest/U62/ZN (AND3_X2)                             0.04       1.17 f
  sampletest/U4527/ZN (AND2_X1)                           0.04       1.21 f
  sampletest/U4546/ZN (OAI21_X1)                          0.04       1.25 r
  sampletest/U584/ZN (AND2_X1)                            0.05       1.29 r
  sampletest/U36/ZN (OR2_X1)                              0.04       1.33 r
  sampletest/U661/ZN (AND2_X1)                            0.04       1.37 r
  sampletest/U518/ZN (NAND3_X1)                           0.03       1.40 f
  sampletest/U4650/ZN (NAND2_X1)                          0.03       1.42 r
  sampletest/U4651/ZN (AND4_X1)                           0.06       1.48 r
  sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D (DFFR_X2)
                                                          0.01       1.49 r
  data arrival time                                                  1.49

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/CK (DFFR_X2)
                                                          0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


1
redirect "reports/timing_report_maxsm" { report_timing -significant_digits 4 }
#redirect "reports/timing_report_min" { report_timing -path full -delay min -max_paths 50 }
#report_timing_requirements
#redirect "reports/timing_requirements_report" { report_timing_requirements }
report_qor
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : rast
Version: U-2022.12-SP1
Date   : Thu Nov 30 11:30:56 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:          1.49
  Critical Path Slack:          -0.32
  Critical Path Clk Period:      1.20
  Total Negative Slack:         -0.32
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        484
  Leaf Cell Count:               5050
  Buf/Inv Cell Count:            1236
  Buf Cell Count:                 165
  Inv Cell Count:                1071
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4885
  Sequential Cell Count:          165
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7105.126016
  Noncombinational Area:   886.844028
  Buf/Inv Area:            713.146003
  Total Buffer Area:           141.51
  Total Inverter Area:         571.63
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7991.970043
  Design Area:            7991.970043


  Design Rules
  -----------------------------------
  Total Number of Nets:          6827
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: iron-03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  107.17
  Logic Optimization:                  0.86
  Mapping Optimization:               28.52
  -----------------------------------------
  Overall Compile Time:              235.07
  Overall Compile Wall Clock Time:   236.94

  --------------------------------------------------------------------

  Design  WNS: 0.32  TNS: 0.32  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect "reports/qor_report" { report_qor }
check_error
0
redirect "reports/error_checking_report" { check_error }
###################################
# Save the Design DataBase
###################################
write_sdf -version 2.1 "netlist/sdf_rasterizer"
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/users/ruz/Documents/rasterizer-fall-2023/synth/netlist/sdf_rasterizer'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
write -hierarchy -format verilog -output "netlist/rast.gv"
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/users/ruz/Documents/rasterizer-fall-2023/synth/netlist/rast.gv'.
Warning: Verilog writer has added 114 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format verilog -hier -o "netlist/rast.psv"
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/users/ruz/Documents/rasterizer-fall-2023/synth/netlist/rast.psv'.
Warning: Verilog writer has added 114 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc -hierarchy -output "rast.mapped.ddc"
Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'rast.mapped.ddc'.
1
#Concise Results in a singular file
echo $CLK_PERIOD >> results.txt
sh cat reports/error_checking_report >> results.txt
sh grep -i slack reports/timing_report_maxsm >> results.txt
sh cat reports/power_report | grep Total >> results.txt
sh cat reports/power_report | grep Cell | grep Leakage >> results.txt
sh cat reports/area_report | grep Total | grep cell >> results.txt
exit 

Memory usage for this session 176 Mbytes.
Memory usage for this session including child processes 176 Mbytes.
CPU usage for this session 289 seconds ( 0.08 hours ).
Elapsed time for this session 295 seconds ( 0.08 hours ).

Thank you...
