verilog xil_defaultlib --include "/home/archangel/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../vivado.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../vivado.gen/sources_1/bd/design_1/ip/design_1_axil_conv2D0_0_0/drivers/axil_conv2D0_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_axil_conv2D0_Pipeline_loop_k1_loop_k2.v" \
"../../../../vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_BUS1_s_axi.v" \
"../../../../vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_flow_control_loop_pipe_sequential_init.v" \
"../../../../vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0_mac_muladd_8ns_8s_21s_21_4_1.v" \
"../../../../vivado.gen/sources_1/bd/design_1/ipshared/ee63/hdl/verilog/axil_conv2D0.v" \
"../../../bd/design_1/ip/design_1_axil_conv2D0_0_0/sim/design_1_axil_conv2D0_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
