$date
	Thu Sep 22 14:21:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! clk $end
$var reg 4 " data [3:0] $end
$var reg 1 # rst_n $end
$var integer 32 $ i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#10000000
1!
b11 "
b11 $
#15000000
0!
#20000000
1!
b101 "
b101 $
#25000000
0!
#30000000
1!
b110 "
b110 $
#35000000
0!
#40000000
1!
b1001 "
b1001 $
#45000000
0!
#50000000
1!
b1010 "
b1010 $
#55000000
0!
#60000000
1!
b1100 "
b1100 $
#65000000
0!
#70000000
1!
b1 "
1#
b1 $
#75000000
0!
#80000000
1!
b10 "
b10 $
#85000000
0!
#90000000
1!
b100 "
b100 $
#95000000
0!
#100000000
1!
b111 "
b111 $
#105000000
0!
#110000000
1!
b1000 "
b1000 $
#115000000
0!
#120000000
1!
b1011 "
b1011 $
#125000000
0!
#130000000
1!
b1101 "
b1101 $
#135000000
0!
#140000000
1!
b1110 "
b1110 $
#145000000
0!
#150000000
1!
b1111 $
#155000000
0!
#160000000
1!
