Running: xsim.dir/Lab6_5verilog_tb_behav/xsimk.exe -simmode gui -wdb Lab6_5verilog_tb_behav.wdb -simrunnum 0 -socket 57676
Design successfully loaded
Design Loading Memory Usage: 6672 KB (Peak: 6672 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 7404 KB (Peak: 7404 KB)
Simulation CPU Usage: 15 ms
