#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct  3 16:58:25 2025
# Process ID: 9195
# Current directory: /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2299.375 ; gain = 0.000 ; free physical = 7255 ; free virtual = 13614
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc]
Finished Parsing XDC File [/home/delinm/Documents/Embeded_Systems-main/Tools/PYNQ-Z2-v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.258 ; gain = 0.000 ; free physical = 7169 ; free virtual = 13496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2507.258 ; gain = 208.102 ; free physical = 7169 ; free virtual = 13496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2507.258 ; gain = 0.000 ; free physical = 7152 ; free virtual = 13479

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156c6162a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.191 ; gain = 228.934 ; free physical = 6785 ; free virtual = 13119

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4a89ccb9

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12945
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 49 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 44879292

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12945
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 306 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127e4cc71

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 369 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 127e4cc71

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 127e4cc71

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 103d75e74

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              49  |                                              1  |
|  Constant propagation         |              65  |             306  |                                              0  |
|  Sweep                        |               0  |             369  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943
Ending Logic Optimization Task | Checksum: 1a5197edf

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2908.129 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12943

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1d0f47282

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6550 ; free virtual = 12922
Ending Power Optimization Task | Checksum: 1d0f47282

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3194.027 ; gain = 285.898 ; free physical = 6558 ; free virtual = 12930

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 154291c87

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12941
Ending Final Cleanup Task | Checksum: 154291c87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12941

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12941
Ending Netlist Obfuscation Task | Checksum: 154291c87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6604 ; free virtual = 12941
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 686.770 ; free physical = 6604 ; free virtual = 12941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6598 ; free virtual = 12937
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12851
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6d2f62c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12851
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12851

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2702408

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6539 ; free virtual = 12881

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2226490b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6541 ; free virtual = 12892

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2226490b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6541 ; free virtual = 12892
Phase 1 Placer Initialization | Checksum: 2226490b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6541 ; free virtual = 12892

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bf15a069

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6537 ; free virtual = 12888

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 237023bca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6538 ; free virtual = 12889

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 59 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 28 nets or cells. Created 2 new cells, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6498 ; free virtual = 12862

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             26  |                    28  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             26  |                    28  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1474ef1a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6498 ; free virtual = 12862
Phase 2.3 Global Placement Core | Checksum: 21fbe3728

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6497 ; free virtual = 12861
Phase 2 Global Placement | Checksum: 21fbe3728

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6498 ; free virtual = 12862

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a87ece16

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6498 ; free virtual = 12862

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fb94f75e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6496 ; free virtual = 12860

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133ea879b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6496 ; free virtual = 12860

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bfc79e96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6496 ; free virtual = 12860

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fbcfe302

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6512 ; free virtual = 12860

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2176dcda6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6443 ; free virtual = 12845

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16663e020

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6425 ; free virtual = 12838

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d3aba2b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6425 ; free virtual = 12838
Phase 3 Detail Placement | Checksum: d3aba2b2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6425 ; free virtual = 12838

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15349b324

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.385 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2049675ed

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6422 ; free virtual = 12835
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1efff3432

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6412 ; free virtual = 12835
Phase 4.1.1.1 BUFG Insertion | Checksum: 15349b324

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6403 ; free virtual = 12835
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.632. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12835
Phase 4.1 Post Commit Optimization | Checksum: 183941464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12835

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 183941464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12835

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 183941464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6398 ; free virtual = 12835
Phase 4.3 Placer Reporting | Checksum: 183941464

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6396 ; free virtual = 12833

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6396 ; free virtual = 12833

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6396 ; free virtual = 12833
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17082e7ed

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6393 ; free virtual = 12832
Ending Placer Task | Checksum: 14d006b40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6388 ; free virtual = 12832
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6410 ; free virtual = 12854
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6399 ; free virtual = 12849
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6415 ; free virtual = 12828
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6315 ; free virtual = 12805
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6242 ; free virtual = 12781
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8cb91438 ConstDB: 0 ShapeSum: c0475708 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 174970ab5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6226 ; free virtual = 12671
Post Restoration Checksum: NetGraph: f2b83b02 NumContArr: 81decfb3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 174970ab5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6231 ; free virtual = 12676

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 174970ab5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6197 ; free virtual = 12643

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 174970ab5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6197 ; free virtual = 12643
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1eabd9f75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6218 ; free virtual = 12622
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.907  | TNS=0.000  | WHS=-0.300 | THS=-43.022|

Phase 2 Router Initialization | Checksum: 22c846040

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6217 ; free virtual = 12620

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2652
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2652
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22c846040

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6204 ; free virtual = 12608
Phase 3 Initial Routing | Checksum: e847a61c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6206 ; free virtual = 12610

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.949  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23255c333

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6181 ; free virtual = 12585

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.973  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e0d22ba4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610
Phase 4 Rip-up And Reroute | Checksum: 1e0d22ba4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e0d22ba4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0d22ba4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610
Phase 5 Delay and Skew Optimization | Checksum: 1e0d22ba4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 181281a47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.088  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 181281a47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610
Phase 6 Post Hold Fix | Checksum: 181281a47

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.563891 %
  Global Horizontal Routing Utilization  = 0.571078 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 209579014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209579014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3194.027 ; gain = 0.000 ; free physical = 6207 ; free virtual = 12610

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21f7884db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3195.902 ; gain = 1.875 ; free physical = 6207 ; free virtual = 12610

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.088  | TNS=0.000  | WHS=0.060  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21f7884db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3195.902 ; gain = 1.875 ; free physical = 6207 ; free virtual = 12610
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3195.902 ; gain = 1.875 ; free physical = 6239 ; free virtual = 12642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3195.902 ; gain = 1.875 ; free physical = 6239 ; free virtual = 12642
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3195.902 ; gain = 0.000 ; free physical = 6229 ; free virtual = 12639
INFO: [Common 17-1381] The checkpoint '/home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/delinm/Documents/Embeded_Systems-main/uart_bram_project/uart_bram_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct  3 16:59:28 2025...
