# C:/Users/Eydi/Documents/School things/CAD Contest/2017test case/testcase_release_0419/case2/casetest3.def
# Created by Glade release version 4.6.3 compiled on May 19 2017 09:38:54
# Run by Eydi on host Eydi at Sun Jul  2 20:31:26 2017

VERSION 5.7 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3500.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2000.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3500000 2000000 ) ;

COMPONENTS 15 ;
  - B4_01 block4 + PLACED ( 2642785 1375255 ) FW ;
  - B3_01 block3 + PLACED ( 136200 76500 ) S ;
  - B5_02 block5 + FIXED ( 1086000 442700 ) FW ;
  - B9_01 block9 + PLACED ( 67300 1325000 ) FN ;
  - B4_06 block4 + PLACED ( 2328460 981610 ) FW ;
  - B7_01 block7 + FIXED ( 1056600 1048400 ) FE ;
  - B4_04 block4 + PLACED ( 3152425 1233735 ) E ;
  - B5_01 block5 + PLACED ( 1012900 1378100 ) W ;
  - B7_02 block7 + FIXED ( 1039900 848400 ) W ;
  - B8_01 block8 + FIXED ( 987500 1578100 ) FE ;
  - B4_02 block4 + PLACED ( 2792785 931970 ) FW ;
  - B4_03 block4 + PLACED ( 2365410 1699435 ) E ;
  - B4_05 block4 + FIXED ( 2946760 1698465 ) E ;
  - B2_01 block2 + FIXED ( 0 665600 ) S ;
  - B1_01 block1 + FIXED ( 2374950 225635 ) N ;
END COMPONENTS

PINS 6 ;
- VDD1 + NET VDD1 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 200000 0 ) N ;
- VDD2 + NET VDD2 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 500000 0 ) N ;
- VDD3 + NET VDD3 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1000000 0 ) N ;
- VDD4 + NET VDD4 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1200000 0 ) N ;
- VDD5 + NET VDD5 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 1500000 0 ) N ;
- VDD6 + NET VDD6 + DIRECTION INPUT + USE POWER
  + LAYER METAL6 ( -5000 0 ) ( 5000 1000 )
  + FIXED ( 2000000 0 ) N ;
END PINS


SPECIALNETS 7 ;
- VDD5
  ( B7_02 VDD_A )
  ( B7_01 VDD_A )
  ( B8_01 VDD_A )
  ( B5_02 VDD_A )
  ( B5_01 VDD_A )
  + USE POWER ;
- VDD1
  ( B1_01 VDD_A )
  + USE POWER ;
- VDD6
  ( B8_01 VDD_B )
  ( B5_02 VDD_B )
  ( B5_01 VDD_B )
  + USE POWER ;
- VDD4
  ( B4_06 VDD_A )
  ( B4_05 VDD_A )
  ( B4_04 VDD_A )
  ( B4_03 VDD_A )
  ( B4_02 VDD_A )
  ( B4_01 VDD_A )
 + USE POWER ;
- VDD2
  ( B1_01 VDD_B )
   + USE POWER ;
- VSS
  + USE GROUND ;
- VDD3
  ( B3_01 VDD_A )
  ( B9_01 VDD_A )
  ( B2_01 VDD_A )
    + USE POWER ;
END SPECIALNETS

NETS 0 ;
END NETS

END DESIGN
