{
    "code": "module TopModule (\n    input logic clk,            // Clock signal, positive edge-triggered\n    input logic load,           // Load signal, active high\n    input logic [9:0] data,     // 10-bit input data, data[9] is MSB, data[0] is LSB\n    output logic tc             // Output terminal count, active high\n);\n\n    logic [9:0] counter;        // 10-bit internal counter\n\n    // Initialize counter and tc\n    initial begin\n        counter = 10'b0;\n        tc = 1'b0;\n    end\n\n    // Counter operation\n    always_ff @(posedge clk) begin\n        if (load) begin\n            counter <= data;\n            tc <= (data == 10'b0);\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1;\n            tc <= (counter == 10'b1);\n        end else begin\n            tc <= 1'b1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}