============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 15:05:29 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.292345s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (52.0%)

RUN-1004 : used memory is 265 MB, reserved memory is 242 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 16 view nodes, 139 trigger nets, 139 data nets.
KIT-1004 : Chipwatcher code = 0110000001010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=364) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=364) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=364)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=364)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=16,BUS_DIN_NUM=139,BUS_CTRL_NUM=342,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01,32'sb01,32'sb0100000,32'sb010,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101,32'sb01000110,32'sb01000111,32'sb01100111,32'sb01101001,32'sb01101010,32'sb01101011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110,32'sb010110100,32'sb010111010,32'sb011111110,32'sb0100000110,32'sb0100001100,32'sb0100010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14793/64 useful/useless nets, 11780/41 useful/useless insts
SYN-1016 : Merged 74 instances.
SYN-1032 : 13956/18 useful/useless nets, 12746/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13940/16 useful/useless nets, 12734/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 1018 better
SYN-1014 : Optimize round 2
SYN-1032 : 13083/105 useful/useless nets, 11877/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.654973s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (69.9%)

RUN-1004 : used memory is 285 MB, reserved memory is 259 MB, peak memory is 287 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 131 instances.
SYN-2501 : Optimize round 1, 263 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 14102/2 useful/useless nets, 12911/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 57498, tnet num: 14102, tinst num: 12910, tnode num: 70671, tedge num: 92051.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14102 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 555 (3.13), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 555 (3.13), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1230 instances into 555 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 975 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.644916s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (73.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 291 MB, peak memory is 432 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.455012s wall, 2.984375s user + 0.203125s system = 3.187500s CPU (71.5%)

RUN-1004 : used memory is 308 MB, reserved memory is 291 MB, peak memory is 432 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (740 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11348 instances
RUN-0007 : 6557 luts, 3761 seqs, 608 mslices, 273 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 12572 nets
RUN-1001 : 7241 nets have 2 pins
RUN-1001 : 4015 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 289 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1509     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1253     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  57   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11346 instances, 6557 luts, 3761 seqs, 881 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54060, tnet num: 12570, tinst num: 11346, tnode num: 66939, tedge num: 88276.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.070605s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (55.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.89955e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11346.
PHY-3001 : Level 1 #clusters 1684.
PHY-3001 : End clustering;  0.083090s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 990010, overlap = 311.312
PHY-3002 : Step(2): len = 855972, overlap = 357.094
PHY-3002 : Step(3): len = 629052, overlap = 440.531
PHY-3002 : Step(4): len = 539457, overlap = 510.344
PHY-3002 : Step(5): len = 439827, overlap = 574.781
PHY-3002 : Step(6): len = 379024, overlap = 614.688
PHY-3002 : Step(7): len = 310594, overlap = 676.5
PHY-3002 : Step(8): len = 273635, overlap = 729.656
PHY-3002 : Step(9): len = 236696, overlap = 779.844
PHY-3002 : Step(10): len = 218548, overlap = 807.562
PHY-3002 : Step(11): len = 199186, overlap = 816.938
PHY-3002 : Step(12): len = 182917, overlap = 840.906
PHY-3002 : Step(13): len = 173126, overlap = 856.75
PHY-3002 : Step(14): len = 163831, overlap = 886.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3021e-06
PHY-3002 : Step(15): len = 166248, overlap = 875.531
PHY-3002 : Step(16): len = 200400, overlap = 756.281
PHY-3002 : Step(17): len = 210574, overlap = 763.562
PHY-3002 : Step(18): len = 214544, overlap = 736.969
PHY-3002 : Step(19): len = 211162, overlap = 720.094
PHY-3002 : Step(20): len = 208697, overlap = 713.594
PHY-3002 : Step(21): len = 203987, overlap = 717.281
PHY-3002 : Step(22): len = 202543, overlap = 713.156
PHY-3002 : Step(23): len = 201269, overlap = 721.156
PHY-3002 : Step(24): len = 200207, overlap = 721.781
PHY-3002 : Step(25): len = 199313, overlap = 707
PHY-3002 : Step(26): len = 199103, overlap = 661.5
PHY-3002 : Step(27): len = 198701, overlap = 637.75
PHY-3002 : Step(28): len = 197470, overlap = 632.688
PHY-3002 : Step(29): len = 195044, overlap = 637.656
PHY-3002 : Step(30): len = 191732, overlap = 641.719
PHY-3002 : Step(31): len = 190264, overlap = 661.781
PHY-3002 : Step(32): len = 186849, overlap = 669.156
PHY-3002 : Step(33): len = 185168, overlap = 659.656
PHY-3002 : Step(34): len = 183164, overlap = 671.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.60419e-06
PHY-3002 : Step(35): len = 192189, overlap = 663.969
PHY-3002 : Step(36): len = 205403, overlap = 650.625
PHY-3002 : Step(37): len = 211179, overlap = 623.344
PHY-3002 : Step(38): len = 214378, overlap = 619.281
PHY-3002 : Step(39): len = 213939, overlap = 617.844
PHY-3002 : Step(40): len = 213847, overlap = 613.812
PHY-3002 : Step(41): len = 213042, overlap = 601.938
PHY-3002 : Step(42): len = 213696, overlap = 598.188
PHY-3002 : Step(43): len = 213799, overlap = 596.625
PHY-3002 : Step(44): len = 215223, overlap = 576.594
PHY-3002 : Step(45): len = 213680, overlap = 556.406
PHY-3002 : Step(46): len = 214134, overlap = 547.5
PHY-3002 : Step(47): len = 213664, overlap = 553.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.20839e-06
PHY-3002 : Step(48): len = 225565, overlap = 526.375
PHY-3002 : Step(49): len = 241114, overlap = 468.781
PHY-3002 : Step(50): len = 250272, overlap = 445.031
PHY-3002 : Step(51): len = 254344, overlap = 441.469
PHY-3002 : Step(52): len = 254632, overlap = 425.219
PHY-3002 : Step(53): len = 254594, overlap = 427.094
PHY-3002 : Step(54): len = 253106, overlap = 437.594
PHY-3002 : Step(55): len = 252443, overlap = 429.688
PHY-3002 : Step(56): len = 252468, overlap = 441.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.84168e-05
PHY-3002 : Step(57): len = 267514, overlap = 438.25
PHY-3002 : Step(58): len = 283360, overlap = 387.031
PHY-3002 : Step(59): len = 290180, overlap = 338.688
PHY-3002 : Step(60): len = 293019, overlap = 348.594
PHY-3002 : Step(61): len = 293194, overlap = 323.625
PHY-3002 : Step(62): len = 294592, overlap = 327.531
PHY-3002 : Step(63): len = 294535, overlap = 339.688
PHY-3002 : Step(64): len = 294816, overlap = 343.25
PHY-3002 : Step(65): len = 294510, overlap = 341.344
PHY-3002 : Step(66): len = 293744, overlap = 345.594
PHY-3002 : Step(67): len = 293359, overlap = 340.625
PHY-3002 : Step(68): len = 293117, overlap = 346.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.68336e-05
PHY-3002 : Step(69): len = 308710, overlap = 306.969
PHY-3002 : Step(70): len = 321960, overlap = 271.688
PHY-3002 : Step(71): len = 326304, overlap = 268.844
PHY-3002 : Step(72): len = 329932, overlap = 268.094
PHY-3002 : Step(73): len = 333261, overlap = 258.094
PHY-3002 : Step(74): len = 336134, overlap = 260.969
PHY-3002 : Step(75): len = 334624, overlap = 258.094
PHY-3002 : Step(76): len = 333991, overlap = 267.906
PHY-3002 : Step(77): len = 334308, overlap = 272.688
PHY-3002 : Step(78): len = 334256, overlap = 267.688
PHY-3002 : Step(79): len = 332884, overlap = 262.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.36671e-05
PHY-3002 : Step(80): len = 347410, overlap = 269.062
PHY-3002 : Step(81): len = 360108, overlap = 241.125
PHY-3002 : Step(82): len = 363827, overlap = 209.438
PHY-3002 : Step(83): len = 366888, overlap = 214.906
PHY-3002 : Step(84): len = 369740, overlap = 213.844
PHY-3002 : Step(85): len = 371746, overlap = 199.125
PHY-3002 : Step(86): len = 369701, overlap = 206.906
PHY-3002 : Step(87): len = 369721, overlap = 209.344
PHY-3002 : Step(88): len = 370450, overlap = 199.469
PHY-3002 : Step(89): len = 369857, overlap = 195.375
PHY-3002 : Step(90): len = 368049, overlap = 200.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000147334
PHY-3002 : Step(91): len = 378730, overlap = 195.562
PHY-3002 : Step(92): len = 387574, overlap = 177.969
PHY-3002 : Step(93): len = 389614, overlap = 163
PHY-3002 : Step(94): len = 392050, overlap = 169.469
PHY-3002 : Step(95): len = 395324, overlap = 149.594
PHY-3002 : Step(96): len = 397416, overlap = 147
PHY-3002 : Step(97): len = 396316, overlap = 139.344
PHY-3002 : Step(98): len = 396210, overlap = 142.906
PHY-3002 : Step(99): len = 397147, overlap = 151.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000294668
PHY-3002 : Step(100): len = 407210, overlap = 135.219
PHY-3002 : Step(101): len = 415605, overlap = 133.906
PHY-3002 : Step(102): len = 416643, overlap = 119.031
PHY-3002 : Step(103): len = 418174, overlap = 110.812
PHY-3002 : Step(104): len = 420954, overlap = 106.625
PHY-3002 : Step(105): len = 422391, overlap = 107.625
PHY-3002 : Step(106): len = 420922, overlap = 110.812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000522611
PHY-3002 : Step(107): len = 426348, overlap = 101.406
PHY-3002 : Step(108): len = 430340, overlap = 88.1562
PHY-3002 : Step(109): len = 430560, overlap = 92.8125
PHY-3002 : Step(110): len = 432404, overlap = 100.594
PHY-3002 : Step(111): len = 435874, overlap = 102.594
PHY-3002 : Step(112): len = 438183, overlap = 104.312
PHY-3002 : Step(113): len = 436613, overlap = 104.25
PHY-3002 : Step(114): len = 436436, overlap = 108.844
PHY-3002 : Step(115): len = 438411, overlap = 107.062
PHY-3002 : Step(116): len = 440113, overlap = 108.594
PHY-3002 : Step(117): len = 438913, overlap = 108.875
PHY-3002 : Step(118): len = 438747, overlap = 105.531
PHY-3002 : Step(119): len = 440229, overlap = 106.875
PHY-3002 : Step(120): len = 441178, overlap = 105.562
PHY-3002 : Step(121): len = 439525, overlap = 106.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00086405
PHY-3002 : Step(122): len = 442571, overlap = 100.469
PHY-3002 : Step(123): len = 445103, overlap = 94.75
PHY-3002 : Step(124): len = 445869, overlap = 96.4688
PHY-3002 : Step(125): len = 446821, overlap = 99.4688
PHY-3002 : Step(126): len = 449147, overlap = 96.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00157739
PHY-3002 : Step(127): len = 451014, overlap = 95.4688
PHY-3002 : Step(128): len = 453980, overlap = 95
PHY-3002 : Step(129): len = 454738, overlap = 96.25
PHY-3002 : Step(130): len = 455844, overlap = 90.2188
PHY-3002 : Step(131): len = 457399, overlap = 84.5938
PHY-3002 : Step(132): len = 459151, overlap = 87.5938
PHY-3002 : Step(133): len = 459852, overlap = 84.4375
PHY-3002 : Step(134): len = 460832, overlap = 81.9688
PHY-3002 : Step(135): len = 461859, overlap = 78.6562
PHY-3002 : Step(136): len = 462726, overlap = 78.8438
PHY-3002 : Step(137): len = 463013, overlap = 79.6875
PHY-3002 : Step(138): len = 463619, overlap = 78.875
PHY-3002 : Step(139): len = 464238, overlap = 78.4062
PHY-3002 : Step(140): len = 464616, overlap = 80.125
PHY-3002 : Step(141): len = 464633, overlap = 81.9062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00255221
PHY-3002 : Step(142): len = 466629, overlap = 79.5938
PHY-3002 : Step(143): len = 471294, overlap = 75.875
PHY-3002 : Step(144): len = 471941, overlap = 73.4375
PHY-3002 : Step(145): len = 473615, overlap = 73.875
PHY-3002 : Step(146): len = 475133, overlap = 73.5
PHY-3002 : Step(147): len = 476194, overlap = 77.9375
PHY-3002 : Step(148): len = 475844, overlap = 73.25
PHY-3002 : Step(149): len = 475914, overlap = 76.9375
PHY-3002 : Step(150): len = 476548, overlap = 80.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12572.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 628272, over cnt = 1427(4%), over = 8177, worst = 49
PHY-1001 : End global iterations;  0.348180s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.5%)

PHY-1001 : Congestion index: top1 = 87.52, top5 = 64.24, top10 = 53.91, top15 = 47.64.
PHY-3001 : End congestion estimation;  0.491193s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447929s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (17.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000205745
PHY-3002 : Step(151): len = 523513, overlap = 35.0625
PHY-3002 : Step(152): len = 525161, overlap = 32.7812
PHY-3002 : Step(153): len = 522529, overlap = 31.75
PHY-3002 : Step(154): len = 521945, overlap = 26.9375
PHY-3002 : Step(155): len = 525151, overlap = 22.4688
PHY-3002 : Step(156): len = 523717, overlap = 23.4062
PHY-3002 : Step(157): len = 522321, overlap = 21.0312
PHY-3002 : Step(158): len = 522758, overlap = 23.6875
PHY-3002 : Step(159): len = 521922, overlap = 22.0938
PHY-3002 : Step(160): len = 519186, overlap = 23.9062
PHY-3002 : Step(161): len = 517348, overlap = 22.5938
PHY-3002 : Step(162): len = 515739, overlap = 25.2812
PHY-3002 : Step(163): len = 513340, overlap = 24.5312
PHY-3002 : Step(164): len = 511834, overlap = 23.3125
PHY-3002 : Step(165): len = 511089, overlap = 23.125
PHY-3002 : Step(166): len = 508982, overlap = 23.5
PHY-3002 : Step(167): len = 507577, overlap = 24.0312
PHY-3002 : Step(168): len = 506453, overlap = 24.5938
PHY-3002 : Step(169): len = 504622, overlap = 23.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00041149
PHY-3002 : Step(170): len = 506499, overlap = 23.9688
PHY-3002 : Step(171): len = 511623, overlap = 23.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00082298
PHY-3002 : Step(172): len = 513855, overlap = 21.8438
PHY-3002 : Step(173): len = 526141, overlap = 17.1875
PHY-3002 : Step(174): len = 530361, overlap = 14.125
PHY-3002 : Step(175): len = 531492, overlap = 12.6875
PHY-3002 : Step(176): len = 533733, overlap = 11.0312
PHY-3002 : Step(177): len = 536159, overlap = 11.5312
PHY-3002 : Step(178): len = 538492, overlap = 12.5625
PHY-3002 : Step(179): len = 539340, overlap = 13.2188
PHY-3002 : Step(180): len = 539728, overlap = 14.5312
PHY-3002 : Step(181): len = 539151, overlap = 15.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164596
PHY-3002 : Step(182): len = 539438, overlap = 14
PHY-3002 : Step(183): len = 541731, overlap = 14
PHY-3002 : Step(184): len = 546241, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/12572.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 657840, over cnt = 2010(5%), over = 8566, worst = 54
PHY-1001 : End global iterations;  0.448530s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.3%)

PHY-1001 : Congestion index: top1 = 83.56, top5 = 60.41, top10 = 52.10, top15 = 47.40.
PHY-3001 : End congestion estimation;  0.594893s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497095s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (47.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000199009
PHY-3002 : Step(185): len = 544496, overlap = 114.781
PHY-3002 : Step(186): len = 541606, overlap = 102.094
PHY-3002 : Step(187): len = 538079, overlap = 97.375
PHY-3002 : Step(188): len = 534587, overlap = 90.1562
PHY-3002 : Step(189): len = 529876, overlap = 88.5938
PHY-3002 : Step(190): len = 524596, overlap = 83.3438
PHY-3002 : Step(191): len = 519665, overlap = 81.75
PHY-3002 : Step(192): len = 516535, overlap = 80.9688
PHY-3002 : Step(193): len = 512353, overlap = 77.8125
PHY-3002 : Step(194): len = 508356, overlap = 76.3125
PHY-3002 : Step(195): len = 504992, overlap = 77.7188
PHY-3002 : Step(196): len = 502647, overlap = 74.8438
PHY-3002 : Step(197): len = 500156, overlap = 78.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000398017
PHY-3002 : Step(198): len = 501402, overlap = 68.1875
PHY-3002 : Step(199): len = 504813, overlap = 62.875
PHY-3002 : Step(200): len = 507011, overlap = 58.75
PHY-3002 : Step(201): len = 509268, overlap = 54.375
PHY-3002 : Step(202): len = 511024, overlap = 52.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000796034
PHY-3002 : Step(203): len = 513218, overlap = 47.5
PHY-3002 : Step(204): len = 518325, overlap = 44.9375
PHY-3002 : Step(205): len = 522827, overlap = 42
PHY-3002 : Step(206): len = 522549, overlap = 41.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54060, tnet num: 12570, tinst num: 11346, tnode num: 66939, tedge num: 88276.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 307.88 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 358/12572.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640616, over cnt = 2151(6%), over = 7075, worst = 32
PHY-1001 : End global iterations;  0.523219s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (38.8%)

PHY-1001 : Congestion index: top1 = 67.41, top5 = 52.42, top10 = 46.16, top15 = 42.67.
PHY-1001 : End incremental global routing;  0.672991s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (41.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.490265s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (79.7%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11237 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 11387 instances, 6562 luts, 3797 seqs, 881 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 526717
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10676/12613.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644008, over cnt = 2160(6%), over = 7088, worst = 32
PHY-1001 : End global iterations;  0.081513s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.7%)

PHY-1001 : Congestion index: top1 = 67.63, top5 = 52.50, top10 = 46.23, top15 = 42.75.
PHY-3001 : End congestion estimation;  0.252167s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (68.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54224, tnet num: 12611, tinst num: 11387, tnode num: 67211, tedge num: 88522.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.324057s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (51.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(207): len = 526466, overlap = 0
PHY-3002 : Step(208): len = 526463, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10696/12613.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 643544, over cnt = 2148(6%), over = 7068, worst = 32
PHY-1001 : End global iterations;  0.082936s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (75.4%)

PHY-1001 : Congestion index: top1 = 67.72, top5 = 52.53, top10 = 46.24, top15 = 42.74.
PHY-3001 : End congestion estimation;  0.247565s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (88.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.478829s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (52.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00135925
PHY-3002 : Step(209): len = 526394, overlap = 42.375
PHY-3002 : Step(210): len = 526566, overlap = 42.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0027185
PHY-3002 : Step(211): len = 526658, overlap = 42.125
PHY-3002 : Step(212): len = 526821, overlap = 42.0625
PHY-3001 : Final: Len = 526821, Over = 42.0625
PHY-3001 : End incremental placement;  2.631640s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (53.4%)

OPT-1001 : Total overflow 308.72 peak overflow 2.59
OPT-1001 : End high-fanout net optimization;  4.062366s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (55.4%)

OPT-1001 : Current memory(MB): used = 548, reserve = 531, peak = 552.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10686/12613.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644136, over cnt = 2143(6%), over = 6978, worst = 32
PHY-1002 : len = 675544, over cnt = 1361(3%), over = 3498, worst = 20
PHY-1002 : len = 699880, over cnt = 471(1%), over = 1071, worst = 20
PHY-1002 : len = 710648, over cnt = 56(0%), over = 113, worst = 10
PHY-1002 : len = 711480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.758703s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (57.7%)

PHY-1001 : Congestion index: top1 = 54.57, top5 = 46.68, top10 = 42.79, top15 = 40.37.
OPT-1001 : End congestion update;  0.931188s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (55.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.421939s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (48.1%)

OPT-0007 : Start: WNS -2961 TNS -32400 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -2961 TNS -32400 NUM_FEPS 26 with 31 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -2961 TNS -32400 NUM_FEPS 26 with 10 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -2961 TNS -32400 NUM_FEPS 26 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.382123s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (52.0%)

OPT-1001 : Current memory(MB): used = 548, reserve = 531, peak = 552.
OPT-1001 : End physical optimization;  6.630376s wall, 3.453125s user + 0.000000s system = 3.453125s CPU (52.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6562 LUT to BLE ...
SYN-4008 : Packed 6562 LUT and 1142 SEQ to BLE.
SYN-4003 : Packing 2655 remaining SEQ's ...
SYN-4005 : Packed 1963 SEQ with LUT/SLICE
SYN-4006 : 3636 single LUT's are left
SYN-4006 : 692 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7254/8850 primitive instances ...
PHY-3001 : End packing;  0.500996s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5015 instances
RUN-1001 : 2433 mslices, 2433 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11638 nets
RUN-1001 : 6047 nets have 2 pins
RUN-1001 : 4114 nets have [3 - 5] pins
RUN-1001 : 897 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5013 instances, 4866 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 542377, Over = 105.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5904/11638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702872, over cnt = 1368(3%), over = 2112, worst = 9
PHY-1002 : len = 707272, over cnt = 863(2%), over = 1218, worst = 9
PHY-1002 : len = 716192, over cnt = 345(0%), over = 473, worst = 5
PHY-1002 : len = 720376, over cnt = 105(0%), over = 139, worst = 4
PHY-1002 : len = 722208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.889849s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (17.6%)

PHY-1001 : Congestion index: top1 = 57.18, top5 = 47.79, top10 = 43.62, top15 = 41.11.
PHY-3001 : End congestion estimation;  1.118064s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (32.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50453, tnet num: 11636, tinst num: 5013, tnode num: 60338, tedge num: 84704.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.445996s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (25.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.8977e-05
PHY-3002 : Step(213): len = 531943, overlap = 110.75
PHY-3002 : Step(214): len = 525718, overlap = 125.75
PHY-3002 : Step(215): len = 521394, overlap = 134.25
PHY-3002 : Step(216): len = 518193, overlap = 140.5
PHY-3002 : Step(217): len = 515983, overlap = 139.25
PHY-3002 : Step(218): len = 514525, overlap = 142.75
PHY-3002 : Step(219): len = 513190, overlap = 146.75
PHY-3002 : Step(220): len = 512069, overlap = 145
PHY-3002 : Step(221): len = 510598, overlap = 145.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137954
PHY-3002 : Step(222): len = 517787, overlap = 132.75
PHY-3002 : Step(223): len = 524961, overlap = 116.25
PHY-3002 : Step(224): len = 526049, overlap = 114.75
PHY-3002 : Step(225): len = 526608, overlap = 105.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275908
PHY-3002 : Step(226): len = 533829, overlap = 98.5
PHY-3002 : Step(227): len = 541709, overlap = 79
PHY-3002 : Step(228): len = 545467, overlap = 76.25
PHY-3002 : Step(229): len = 545718, overlap = 71
PHY-3002 : Step(230): len = 545025, overlap = 73.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.913905s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (6.8%)

PHY-3001 : Trial Legalized: Len = 585091
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 500/11638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717456, over cnt = 1783(5%), over = 2994, worst = 9
PHY-1002 : len = 728696, over cnt = 1077(3%), over = 1601, worst = 9
PHY-1002 : len = 738696, over cnt = 471(1%), over = 689, worst = 5
PHY-1002 : len = 747928, over cnt = 115(0%), over = 156, worst = 3
PHY-1002 : len = 749920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.130125s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (42.9%)

PHY-1001 : Congestion index: top1 = 55.60, top5 = 49.22, top10 = 45.22, top15 = 42.64.
PHY-3001 : End congestion estimation;  1.384948s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (36.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490325s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173975
PHY-3002 : Step(231): len = 567994, overlap = 15
PHY-3002 : Step(232): len = 558667, overlap = 24.75
PHY-3002 : Step(233): len = 551988, overlap = 34
PHY-3002 : Step(234): len = 547247, overlap = 42.5
PHY-3002 : Step(235): len = 544598, overlap = 48.75
PHY-3002 : Step(236): len = 543087, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034795
PHY-3002 : Step(237): len = 550056, overlap = 46.5
PHY-3002 : Step(238): len = 553408, overlap = 43.5
PHY-3002 : Step(239): len = 556538, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0006959
PHY-3002 : Step(240): len = 562190, overlap = 37.25
PHY-3002 : Step(241): len = 570051, overlap = 37
PHY-3002 : Step(242): len = 573626, overlap = 35.5
PHY-3002 : Step(243): len = 573913, overlap = 32.5
PHY-3002 : Step(244): len = 574311, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 587001, Over = 0
PHY-3001 : Spreading special nets. 68 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034511s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.6%)

PHY-3001 : 92 instances has been re-located, deltaX = 14, deltaY = 52, maxDist = 1.
PHY-3001 : Final: Len = 588371, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50453, tnet num: 11636, tinst num: 5013, tnode num: 60338, tedge num: 84704.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.124631s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (62.5%)

RUN-1004 : used memory is 515 MB, reserved memory is 509 MB, peak memory is 564 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2462/11638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733680, over cnt = 1602(4%), over = 2592, worst = 6
PHY-1002 : len = 743968, over cnt = 912(2%), over = 1273, worst = 6
PHY-1002 : len = 750096, over cnt = 507(1%), over = 697, worst = 6
PHY-1002 : len = 755416, over cnt = 219(0%), over = 300, worst = 5
PHY-1002 : len = 759984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.089205s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (76.0%)

PHY-1001 : Congestion index: top1 = 55.32, top5 = 47.31, top10 = 43.35, top15 = 40.90.
PHY-1001 : End incremental global routing;  1.323914s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (75.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.466431s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4907 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 5022 instances, 4875 slices, 156 macros(881 instances: 608 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 593319
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10706/11646.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 766408, over cnt = 53(0%), over = 62, worst = 3
PHY-1002 : len = 766408, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 766528, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 766512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.425713s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.1%)

PHY-1001 : Congestion index: top1 = 55.34, top5 = 47.60, top10 = 43.68, top15 = 41.23.
PHY-3001 : End congestion estimation;  0.651523s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (57.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50563, tnet num: 11644, tinst num: 5022, tnode num: 60469, tedge num: 84850.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077987s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (66.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 533 MB, peak memory is 571 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.563674s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (66.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 591925, overlap = 0
PHY-3002 : Step(246): len = 591925, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10702/11646.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 766392, over cnt = 25(0%), over = 32, worst = 4
PHY-1002 : len = 766440, over cnt = 12(0%), over = 14, worst = 3
PHY-1002 : len = 766560, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 766592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.432689s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 55.54, top5 = 47.55, top10 = 43.69, top15 = 41.25.
PHY-3001 : End congestion estimation;  0.653342s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (43.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.501497s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000399884
PHY-3002 : Step(247): len = 591312, overlap = 0.5
PHY-3002 : Step(248): len = 590876, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004060s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (384.9%)

PHY-3001 : Legalized: Len = 590916, Over = 0
PHY-3001 : End spreading;  0.029964s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.3%)

PHY-3001 : Final: Len = 590916, Over = 0
PHY-3001 : End incremental placement;  3.673996s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (60.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.762956s wall, 3.593750s user + 0.046875s system = 3.640625s CPU (63.2%)

OPT-1001 : Current memory(MB): used = 577, reserve = 564, peak = 580.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10696/11646.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 763064, over cnt = 36(0%), over = 53, worst = 6
PHY-1002 : len = 763216, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 763344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 763344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.450239s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 55.15, top5 = 47.41, top10 = 43.51, top15 = 41.05.
OPT-1001 : End congestion update;  0.675570s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (64.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.395754s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (63.2%)

OPT-0007 : Start: WNS -2998 TNS -32039 NUM_FEPS 24
OPT-0007 : Iter 1: improved WNS -2998 TNS -32039 NUM_FEPS 24 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.103269s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (65.1%)

OPT-1001 : Current memory(MB): used = 578, reserve = 564, peak = 580.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382308s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (73.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10715/11646.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 763344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091225s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (85.6%)

PHY-1001 : Congestion index: top1 = 55.15, top5 = 47.41, top10 = 43.51, top15 = 41.05.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.376064s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (87.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2998 TNS -32039 NUM_FEPS 24
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2998ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2998ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -2998ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11646 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11646 nets
OPT-1001 : End physical optimization;  9.290033s wall, 6.031250s user + 0.046875s system = 6.078125s CPU (65.4%)

RUN-1003 : finish command "place" in  31.617925s wall, 14.593750s user + 0.671875s system = 15.265625s CPU (48.3%)

RUN-1004 : used memory is 510 MB, reserved memory is 501 MB, peak memory is 580 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.167832s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (76.3%)

RUN-1004 : used memory is 511 MB, reserved memory is 503 MB, peak memory is 580 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5024 instances
RUN-1001 : 2433 mslices, 2442 lslices, 101 pads, 40 brams, 3 dsps
RUN-1001 : There are total 11646 nets
RUN-1001 : 6042 nets have 2 pins
RUN-1001 : 4113 nets have [3 - 5] pins
RUN-1001 : 905 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50563, tnet num: 11644, tinst num: 5022, tnode num: 60469, tedge num: 84850.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2433 mslices, 2442 lslices, 101 pads, 40 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720576, over cnt = 1698(4%), over = 2855, worst = 7
PHY-1002 : len = 734632, over cnt = 942(2%), over = 1292, worst = 5
PHY-1002 : len = 743192, over cnt = 372(1%), over = 518, worst = 5
PHY-1002 : len = 750664, over cnt = 4(0%), over = 7, worst = 4
PHY-1002 : len = 750720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.956452s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (29.4%)

PHY-1001 : Congestion index: top1 = 54.20, top5 = 46.88, top10 = 43.14, top15 = 40.73.
PHY-1001 : End global routing;  1.161706s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (32.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 578, reserve = 564, peak = 580.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 838, reserve = 826, peak = 838.
PHY-1001 : End build detailed router design. 2.852514s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (48.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 147528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.536324s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (30.5%)

PHY-1001 : Current memory(MB): used = 874, reserve = 863, peak = 874.
PHY-1001 : End phase 1; 1.542008s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (30.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.06538e+06, over cnt = 979(0%), over = 989, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 880, reserve = 868, peak = 880.
PHY-1001 : End initial routed; 30.104027s wall, 14.343750s user + 0.156250s system = 14.500000s CPU (48.2%)

PHY-1001 : Update timing.....
PHY-1001 : 123/10873(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.355   |  -96.567  |  54   
RUN-1001 :   Hold   |  -1.462   |  -24.606  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.777594s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (85.3%)

PHY-1001 : Current memory(MB): used = 888, reserve = 877, peak = 888.
PHY-1001 : End phase 2; 31.881682s wall, 15.859375s user + 0.156250s system = 16.015625s CPU (50.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.344ns STNS -94.159ns FEP 52.
PHY-1001 : End OPT Iter 1; 0.146136s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (32.1%)

PHY-1022 : len = 2.06558e+06, over cnt = 991(0%), over = 1001, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.295017s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03595e+06, over cnt = 433(0%), over = 434, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.223137s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (90.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02458e+06, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.918734s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (74.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02422e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.236392s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02449e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.185432s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.02453e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.138655s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.5%)

PHY-1001 : Update timing.....
PHY-1001 : 114/10873(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.344   |  -94.159  |  52   
RUN-1001 :   Hold   |  -1.462   |  -24.606  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.798830s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (53.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 316 feed throughs used by 184 nets
PHY-1001 : End commit to database; 1.291109s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (58.1%)

PHY-1001 : Current memory(MB): used = 962, reserve = 953, peak = 962.
PHY-1001 : End phase 3; 6.298086s wall, 4.062500s user + 0.015625s system = 4.078125s CPU (64.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -3.344ns STNS -93.947ns FEP 52.
PHY-1001 : End OPT Iter 1; 0.148338s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.7%)

PHY-1022 : len = 2.02454e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.280406s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (39.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.344ns, -93.947ns, 52}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.02453e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.116612s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.2%)

PHY-1001 : Update timing.....
PHY-1001 : 114/10873(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.344   |  -93.947  |  52   
RUN-1001 :   Hold   |  -1.462   |  -24.606  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.785664s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (61.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 318 feed throughs used by 186 nets
PHY-1001 : End commit to database; 1.352586s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (68.2%)

PHY-1001 : Current memory(MB): used = 968, reserve = 959, peak = 968.
PHY-1001 : End phase 4; 3.560567s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (62.3%)

PHY-1003 : Routed, final wirelength = 2.02453e+06
PHY-1001 : Current memory(MB): used = 969, reserve = 960, peak = 969.
PHY-1001 : End export database. 0.037021s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.2%)

PHY-1001 : End detail routing;  46.423977s wall, 24.078125s user + 0.203125s system = 24.281250s CPU (52.3%)

RUN-1003 : finish command "route" in  49.104473s wall, 25.343750s user + 0.203125s system = 25.546875s CPU (52.0%)

RUN-1004 : used memory is 911 MB, reserved memory is 900 MB, peak memory is 969 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8703   out of  19600   44.40%
#reg                     3920   out of  19600   20.00%
#le                      9382
  #lut only              5462   out of   9382   58.22%
  #reg only               679   out of   9382    7.24%
  #lut&reg               3241   out of   9382   34.54%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1687
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               426
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    256
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    200
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                  |9382   |7822    |881     |3936    |40      |3       |
|  ISP                                |AHBISP                                        |1263   |644     |329     |743     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                             |584    |268     |145     |345     |8       |0       |
|      u_fifo_1                       |fifo_buf                                      |81     |36      |18      |56      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                       |fifo_buf                                      |60     |34      |18      |33      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |8      |7       |0       |8       |2       |0       |
|      u_fifo_3                       |fifo_buf                                      |72     |36      |18      |47      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4                       |fifo_buf                                      |62     |26      |18      |37      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                            |6      |1       |0       |6       |2       |0       |
|    u_bypass                         |bypass                                        |137    |97      |40      |46      |0       |0       |
|    u_demosaic                       |demosaic                                      |391    |147     |132     |263     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                    |102    |30      |30      |75      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                    |60     |23      |23      |38      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                    |77     |32      |29      |47      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                    |86     |33      |33      |63      |0       |0       |
|    u_gamma                          |gamma                                         |18     |18      |0       |17      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                     |8      |8       |0       |7       |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom                |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                          |6      |6       |0       |3       |0       |0       |
|    Decoder                          |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                         |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                             |14     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                             |46     |46      |0       |29      |0       |0       |
|  RAM_CODE                           |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                           |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                      |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL               |APB_SDCARD_CONTROL                            |4      |4       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL                  |APB_VGA_CONTROL                               |3      |3       |0       |3       |0       |0       |
|  U_sdram                            |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                              |9      |9       |0       |8       |0       |0       |
|  clk_gen_inst                       |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                               |sd2isp_fifo                                   |149    |98      |18      |111     |2       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                         |23     |20      |0       |11      |2       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |19      |0       |33      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |33      |0       |38      |0       |0       |
|  sd_reader                          |sd_reader                                     |612    |493     |100     |265     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                    |298    |260     |34      |134     |0       |0       |
|  sdram_top_inst                     |sdram_top                                     |781    |604     |115     |397     |6       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                     |391    |261     |69      |266     |6       |0       |
|      rd_fifo_data                   |fifo_data                                     |139    |91      |18      |112     |2       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |19     |18      |0       |19      |2       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |35     |26      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |31     |24      |0       |31      |0       |0       |
|      wr_fifo_data                   |fifo_data                                     |168    |110     |27      |128     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                           |28     |17      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |38     |26      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data   |35     |32      |0       |35      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                    |390    |343     |46      |131     |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                   |60     |48      |12      |21      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                   |75     |75      |0       |18      |0       |0       |
|      sdram_init_inst                |sdram_init                                    |48     |43      |4       |26      |0       |0       |
|      sdram_read_inst                |sdram_read                                    |127    |109     |18      |37      |0       |0       |
|      sdram_write_inst               |sdram_write                                   |80     |68      |12      |29      |0       |0       |
|  u_logic                            |cortexm0ds_logic                              |5008   |4920    |51      |1401    |0       |3       |
|  vga_ctrl_inst                      |vga_ctrl                                      |158    |93      |65      |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                |1294   |865     |197     |893     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                       |1294   |865     |197     |893     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                   |665    |440     |0       |659     |0       |0       |
|        reg_inst                     |register                                      |665    |440     |0       |659     |0       |0       |
|      trigger_inst                   |trigger                                       |629    |425     |197     |234     |0       |0       |
|        bus_inst                     |bus_top                                       |392    |251     |140     |131     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                       |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det                                       |86     |52      |34      |22      |0       |0       |
|          BUS_DETECTOR[14]$bus_nodes |bus_det                                       |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[15]$bus_nodes |bus_det                                       |86     |52      |34      |22      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det                                       |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det                                       |50     |32      |18      |18      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                       |51     |33      |18      |18      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                       |53     |35      |18      |21      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                       |52     |34      |18      |16      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                      |120    |91      |29      |55      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5996  
    #2          2       2380  
    #3          3       1096  
    #4          4       637   
    #5        5-10      970   
    #6        11-50     491   
    #7       51-100      17   
    #8       101-500     5    
  Average     3.12            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.557190s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (89.3%)

RUN-1004 : used memory is 912 MB, reserved memory is 902 MB, peak memory is 969 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50563, tnet num: 11644, tinst num: 5022, tnode num: 60469, tedge num: 84850.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: cc7f29b352af5dfb9232340e13f27b04da81c1a5f4bdc45ae0b104d68a1b0184 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5022
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11646, pip num: 132916
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 318
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3160 valid insts, and 356589 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010110000001010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.120956s wall, 76.906250s user + 0.921875s system = 77.828125s CPU (429.5%)

RUN-1004 : used memory is 973 MB, reserved memory is 972 MB, peak memory is 1146 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_150529.log"
