<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="aes_full" solutionName="full" date="2025-04-17T13:41:52.597-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.417-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.395-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.374-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.350-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.315-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.290-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:45.266-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('mul09_load_11', source/AESfunctions.cpp:128) on array 'mul09' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul09'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:44.391-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_80_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln134', source/AESfunctions.cpp:134 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:43.181-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_72_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln116', source/AESfunctions.cpp:116 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:41.745-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load_74', source/AESfunctions.cpp:114) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:41.649-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:41.564-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:41.449-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:41.326-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('inverted_s_box_load', source/AESfunctions.cpp:16) on array 'inverted_s_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'inverted_s_box'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:40.384-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_54_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_13', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.601-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_46_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_5', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.120-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_48', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.076-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_46', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.048-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.027-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:39.006-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_65', source/AESfunctions.cpp:66 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.696-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_60_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.672-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.656-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_61', source/AESfunctions.cpp:58) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.627-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.610-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_63_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_57', source/AESfunctions.cpp:52 on array 'state' and 'load' operation ('state_load_63', source/AESfunctions.cpp:62) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:38.594-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.424-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.408-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.388-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.364-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.340-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.324-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:37.306-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul03'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:36.800-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_39_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:36.334-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_31_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln83_2', source/AESfunctions.cpp:83 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.837-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_33', source/AESfunctions.cpp:82) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.791-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.749-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.705-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.661-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_21_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_24', source/AESfunctions.cpp:39 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.331-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_18_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_21', source/AESfunctions.cpp:34 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.313-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_23', source/AESfunctions.cpp:36) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.295-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_20', source/AESfunctions.cpp:31) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.277-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_19', source/AESfunctions.cpp:30) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.262-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_22_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_16', source/AESfunctions.cpp:25 on array 'state' and 'load' operation ('state_load_22', source/AESfunctions.cpp:35) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:35.236-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('s_box_load', source/AESfunctions.cpp:8) on array 's_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 's_box'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:34.854-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_13_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_13', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:34.400-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_5_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_5', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.858-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_7', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.835-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_5', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.790-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.771-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.748-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'store' operation ('state_addr_97_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:33.183-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:32.592-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:31.870-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:31.844-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:31.806-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:31.772-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148', source/AESfunctions.cpp:148 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:148) on array 'state'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:31.755-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:252:26)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:25.670-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.274-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.256-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.240-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.221-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.201-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:206:24)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.183-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:205:26)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.163-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.143-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.128-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.109-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:163:24)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.091-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:162:26)" projectName="aes_full" solutionName="full" date="2025-04-17T13:41:23.073-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1367. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=62)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_AES_Full_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot AES_Full&#xD;&#xA;&#xD;&#xA;****** xsim v2021.2 (64-bit)&#xD;&#xA;  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021&#xD;&#xA;  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021&#xD;&#xA;    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/AES_Full/xsim_script.tcl&#xD;&#xA;# xsim {AES_Full} -autoloadwcfg -tclbatch {AES_Full.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source AES_Full.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [n/a] @ &quot;15455000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [n/a] @ &quot;28975000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 29035 ns : File &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AES_Full.autotb.v&quot; Line 300&#xD;&#xA;## quit" projectName="aes_full" solutionName="full" date="2025-04-17T13:42:45.186-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1326. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="aes_full" solutionName="full" date="2025-04-17T13:42:35.891-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1317. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="aes_full" solutionName="full" date="2025-04-17T13:42:35.875-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1250. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="aes_full" solutionName="full" date="2025-04-17T13:42:35.860-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1209. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="aes_full" solutionName="full" date="2025-04-17T13:42:35.844-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/sim/verilog/AESL_axi_slave_CRTLS.v&quot; Line 1200. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="aes_full" solutionName="full" date="2025-04-17T13:42:35.829-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
