CKID0001:@|S:CLK_26MHZ_0.Core@|E:spi_mode_config_0.state_b[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:memory_controller_0.next_read@|E:read_address_traversal_0.current_count[23]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:memory_controller_0.next_write@|E:write_address_traversal_0.current_count[23]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:CLK_1MHZ_0.Core@|E:clock_div_1MHZ_10HZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005 
CKID0006:@|S:spi_mode_config_0.next_b@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006 
CKID0007:@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sdram_interface_0.write_counter[3]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007 
CKID0008:@|S:spi_master_0.state_q_RNIRHEV[0]@|E:spi_mode_config_0.config_cntr_a[6]@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008 
