{"Source Block": ["hdl/library/common/ad_upack.v@91:101@HdlStmAssign", "wire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n"], "Clone Blocks": [["hdl/library/common/ad_upack.v@92:102", "wire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n  end else if (ovalid_s) begin\n"], ["hdl/library/common/ad_upack.v@88:98", "reg [SH_W-1:0] inmask;\n\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\n"], ["hdl/library/common/ad_upack.v@87:97", "reg [SH_W-1:0] in_use = 'h0;\nreg [SH_W-1:0] inmask;\n\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n"], ["hdl/library/common/ad_upack.v@89:99", "\nwire [SH_W-1:0] out_mask = {O_W{1'b1}};\nwire [SH_W-1:0] in_use_nx;\nwire [SH_W-1:0] unit_valid;\nwire [O_W*UNIT_W-1:0] odata_s;\nwire                  ovalid_s;\n\nassign unit_valid = (in_use | inmask);\nassign in_use_nx = unit_valid >> O_W;\n\nalways @(posedge clk) begin\n"]], "Diff Content": {"Delete": [[96, "assign unit_valid = (in_use | inmask);\n"]], "Add": []}}