Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar 19 14:15:59 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coins[1]
                            (input port)
  Destination:            change[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 3.895ns (53.394%)  route 3.400ns (46.606%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  coins[1] (IN)
                         net (fo=0)                   0.000     0.000    coins[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  coins_IBUF[1]_inst/O
                         net (fo=11, routed)          1.541     2.484    coins_IBUF[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.150     2.634 r  change_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.494    change_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.801     7.295 r  change_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.295    change[0]
    U14                                                               r  change[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[1]
                            (input port)
  Destination:            change[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.665ns (53.011%)  route 3.249ns (46.989%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  coins[1] (IN)
                         net (fo=0)                   0.000     0.000    coins[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  coins_IBUF[1]_inst/O
                         net (fo=11, routed)          1.561     2.504    coins_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.124     2.628 r  change_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.688     4.317    change_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     6.914 r  change_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.914    change[2]
    V13                                                               r  change[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[1]
                            (input port)
  Destination:            change[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 3.662ns (53.260%)  route 3.213ns (46.740%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  coins[1] (IN)
                         net (fo=0)                   0.000     0.000    coins[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  coins_IBUF[1]_inst/O
                         net (fo=11, routed)          1.541     2.484    coins_IBUF[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.124     2.608 r  change_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.281    change_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     6.875 r  change_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.875    change[1]
    V14                                                               r  change[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.552ns (54.373%)  route 2.980ns (45.627%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[9]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_prv_state_reg[9]/Q
                         net (fo=4, routed)           0.816     1.235    FSM_onehot_prv_state_reg_n_0_[9]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.327     1.562 r  done_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.165     3.726    done_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.806     6.532 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     6.532    done
    U16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.500ns  (logic 3.325ns (60.463%)  route 2.175ns (39.537%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[5]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_prv_state_reg[5]/Q
                         net (fo=4, routed)           0.488     0.907    FSM_onehot_prv_state_reg_n_0_[5]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.299     1.206 r  product_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     2.893    product_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.500 r  product_OBUF_inst/O
                         net (fo=0)                   0.000     5.500    product
    U15                                                               r  product (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[2]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 1.420ns (38.531%)  route 2.265ns (61.469%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  coins[2] (IN)
                         net (fo=0)                   0.000     0.000    coins[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  coins_IBUF[2]_inst/O
                         net (fo=11, routed)          1.412     2.347    coins_IBUF[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I4_O)        0.152     2.499 r  FSM_onehot_prv_state[0]_i_3/O
                         net (fo=1, routed)           0.853     3.353    FSM_onehot_prv_state[0]_i_3_n_0
    SLICE_X1Y5           LUT5 (Prop_lut5_I4_O)        0.332     3.685 r  FSM_onehot_prv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.685    FSM_onehot_prv_state[0]_i_1_n_0
    SLICE_X1Y5           FDSE                                         r  FSM_onehot_prv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[2]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.964ns  (logic 1.060ns (35.754%)  route 1.904ns (64.246%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  coins[2] (IN)
                         net (fo=0)                   0.000     0.000    coins[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  coins_IBUF[2]_inst/O
                         net (fo=11, routed)          1.247     2.182    coins_IBUF[2]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     2.306 r  FSM_onehot_prv_state[7]_i_1/O
                         net (fo=1, routed)           0.658     2.964    FSM_onehot_prv_state[7]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[2]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.871ns  (logic 1.088ns (37.894%)  route 1.783ns (62.106%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  coins[2] (IN)
                         net (fo=0)                   0.000     0.000    coins[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  coins_IBUF[2]_inst/O
                         net (fo=11, routed)          1.783     2.719    coins_IBUF[2]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.152     2.871 r  FSM_onehot_prv_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.871    FSM_onehot_prv_state[5]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_onehot_prv_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[2]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.843ns  (logic 1.060ns (37.282%)  route 1.783ns (62.718%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  coins[2] (IN)
                         net (fo=0)                   0.000     0.000    coins[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  coins_IBUF[2]_inst/O
                         net (fo=11, routed)          1.783     2.719    coins_IBUF[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     2.843 r  FSM_onehot_prv_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.843    FSM_onehot_prv_state[4]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_onehot_prv_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[2]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 1.060ns (39.823%)  route 1.601ns (60.177%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  coins[2] (IN)
                         net (fo=0)                   0.000     0.000    coins[2]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  coins_IBUF[2]_inst/O
                         net (fo=11, routed)          1.412     2.347    coins_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.124     2.471 r  FSM_onehot_prv_state[3]_i_1/O
                         net (fo=1, routed)           0.190     2.661    FSM_onehot_prv_state[3]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  FSM_onehot_prv_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[10]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_prv_state_reg[10]/Q
                         net (fo=1, routed)           0.054     0.182    FSM_onehot_prv_state_reg_n_0_[10]
    SLICE_X1Y5           LUT5 (Prop_lut5_I0_O)        0.099     0.281 r  FSM_onehot_prv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    FSM_onehot_prv_state[0]_i_1_n_0
    SLICE_X1Y5           FDSE                                         r  FSM_onehot_prv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[1]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[1]/Q
                         net (fo=2, routed)           0.146     0.287    FSM_onehot_prv_state_reg_n_0_[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.332 r  FSM_onehot_prv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    FSM_onehot_prv_state[2]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.187ns (56.127%)  route 0.146ns (43.873%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[1]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[1]/Q
                         net (fo=2, routed)           0.146     0.287    FSM_onehot_prv_state_reg_n_0_[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.046     0.333 r  FSM_onehot_prv_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    FSM_onehot_prv_state[6]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_prv_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDSE                         0.000     0.000 r  FSM_onehot_prv_state_reg[0]/C
    SLICE_X1Y5           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[0]/Q
                         net (fo=2, routed)           0.170     0.311    FSM_onehot_prv_state_reg_n_0_[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  FSM_onehot_prv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    FSM_onehot_prv_state[1]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  FSM_onehot_prv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.226ns (56.470%)  route 0.174ns (43.530%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[3]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_prv_state_reg[3]/Q
                         net (fo=3, routed)           0.174     0.302    FSM_onehot_prv_state_reg_n_0_[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.098     0.400 r  FSM_onehot_prv_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.400    FSM_onehot_prv_state[4]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_onehot_prv_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.229ns (56.794%)  route 0.174ns (43.206%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[3]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_prv_state_reg[3]/Q
                         net (fo=3, routed)           0.174     0.302    FSM_onehot_prv_state_reg_n_0_[3]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.101     0.403 r  FSM_onehot_prv_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.403    FSM_onehot_prv_state[5]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_onehot_prv_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.108%)  route 0.217ns (53.892%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[2]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[2]/Q
                         net (fo=2, routed)           0.162     0.303    FSM_onehot_prv_state_reg_n_0_[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  FSM_onehot_prv_state[3]_i_1/O
                         net (fo=1, routed)           0.056     0.403    FSM_onehot_prv_state[3]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  FSM_onehot_prv_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.185ns (38.407%)  route 0.297ns (61.593%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[7]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[7]/Q
                         net (fo=3, routed)           0.297     0.438    FSM_onehot_prv_state_reg_n_0_[7]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.044     0.482 r  FSM_onehot_prv_state[9]_i_1/O
                         net (fo=1, routed)           0.000     0.482    FSM_onehot_prv_state[9]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.534%)  route 0.297ns (61.466%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[7]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[7]/Q
                         net (fo=3, routed)           0.297     0.438    FSM_onehot_prv_state_reg_n_0_[7]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.483 r  FSM_onehot_prv_state[8]_i_1/O
                         net (fo=1, routed)           0.000     0.483    FSM_onehot_prv_state[8]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.163ns (25.059%)  route 0.486ns (74.941%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=11, routed)          0.486     0.649    reset_IBUF
    SLICE_X1Y5           FDSE                                         r  FSM_onehot_prv_state_reg[0]/S
  -------------------------------------------------------------------    -------------------





