`timescale 1ps / 1 ps
module module_0 (
    input id_1,
    output logic [id_1 : id_1] id_2,
    output logic [id_1 : id_1] id_3,
    input id_4,
    output logic [id_3  +  id_1 : ~  id_2] id_5,
    input id_6
);
  assign id_6[id_3] = (1);
  id_7 id_8 (
      .id_4(id_5),
      .id_2(id_1)
  );
  id_9 id_10 (
      .id_5(id_5),
      .id_2(id_4),
      .id_6(id_4),
      .id_5(id_1),
      .id_3(id_2)
  );
endmodule
