;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @0, @2
	ADD @0, @2
	ADD 5, -1
	ADD 5, -1
	CMP @121, 103
	SLT 105, 3
	SLT 105, 3
	SUB <0, <800
	SUB <0, <800
	SUB #810, <0
	SUB 12, @10
	ADD 10, 9
	SLT 0, @42
	SPL 0, #2
	CMP -7, <-420
	SUB -7, <-420
	SUB -7, <-20
	SUB @127, 100
	SPL <-127, 100
	CMP -7, <-420
	SUB #72, @200
	SLT 130, 9
	SUB @121, 103
	SUB -7, <-420
	SUB #72, @200
	SUB -7, <-920
	SUB @127, 100
	SUB @127, 100
	SLT 10, 9
	SUB 0, -0
	SPL 130, 9
	CMP @127, 100
	SUB 0, -0
	MOV -1, -20
	ADD 270, 1
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD 270, 1
	SUB -7, <-20
	SUB -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #2
	SUB @127, 100
	ADD 270, 1
	MOV -7, <-20
	ADD 270, 0
	ADD 270, 1
	MOV -7, <-20
