verilog work "Timer_1_Segundo.v"
verilog work "FSM_Modo_Reto.v"
verilog work "Prueba_FSM_Reto.v"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
