/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module test_post_synth(tm3_clk_v0, vidin_new_data, vidin_in, vidin_out_f1);
  input tm3_clk_v0;
  input [7:0] vidin_in;
  input vidin_new_data;
  output [15:0] vidin_out_f1;
  wire \$abc$1444$li00_li00 ;
  wire \$abc$1444$li01_li01 ;
  wire \$abc$1444$li02_li02 ;
  wire \$abc$1444$li03_li03 ;
  wire \$abc$1444$li04_li04 ;
  wire \$abc$1444$li05_li05 ;
  wire \$abc$1444$li06_li06 ;
  wire \$abc$1444$li07_li07 ;
  wire \$abc$1444$li08_li08 ;
  wire \$abc$1444$li09_li09 ;
  wire \$abc$1444$li10_li10 ;
  wire \$abc$1444$li11_li11 ;
  wire \$abc$1444$li12_li12 ;
  wire \$abc$4913$new_new_n43__ ;
  wire \$abc$4913$new_new_n44__ ;
  wire \$abc$4913$new_new_n45__ ;
  wire \$abc$4913$new_new_n46__ ;
  wire \$abc$4913$new_new_n47__ ;
  wire \$abc$4913$new_new_n48__ ;
  wire \$abc$4913$new_new_n49__ ;
  wire \$abc$4913$new_new_n50__ ;
  wire \$abc$4913$new_new_n51__ ;
  wire \$abc$4913$new_new_n52__ ;
  wire \$abc$4913$new_new_n53__ ;
  wire \$abc$4913$new_new_n59__ ;
  wire \$abc$4913$new_new_n63__ ;
  wire \$abc$4913$new_new_n65__ ;
  wire \$clk_buf_$ibuf_tm3_clk_v0 ;
  wire \$delete_wire$4994 ;
  wire \$delete_wire$4995 ;
  wire \$delete_wire$4996 ;
  wire \$delete_wire$4997 ;
  wire \$delete_wire$4998 ;
  wire \$delete_wire$4999 ;
  wire \$delete_wire$5000 ;
  wire \$delete_wire$5001 ;
  wire \$delete_wire$5002 ;
  wire \$delete_wire$5003 ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[0] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[10] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[11] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[12] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[1] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[2] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[3] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[4] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[5] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[6] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[7] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[8] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \$f2g_tx_out_inst_fltr_compute_f1.dout[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:3.10-3.20" *)
  wire \$ibuf_tm3_clk_v0 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire \$ibuf_vidin_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:4.10-4.24" *)
  wire \$ibuf_vidin_new_data ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[0] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[1] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[2] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[3] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[4] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[5] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[6] ;
  (* hdlname = "fifo0 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo0.buff1[7] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[0] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[1] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[2] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[3] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[4] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[5] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[6] ;
  (* hdlname = "fifo0 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo0.buff2[7] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[0] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[1] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[2] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[3] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[4] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[5] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[6] ;
  (* hdlname = "fifo0 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo0.dout[7] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[0] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[1] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[2] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[3] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[4] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[5] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[6] ;
  (* hdlname = "fifo1 buff1" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:62.21-62.26" *)
  wire \fifo1.buff1[7] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[0] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[1] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[2] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[3] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[4] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[5] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[6] ;
  (* hdlname = "fifo1 buff2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:63.21-63.26" *)
  wire \fifo1.buff2[7] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[0] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[1] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[2] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[3] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[4] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[5] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[6] ;
  (* hdlname = "fifo1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:59.27-59.31" *)
  wire \fifo1.dout[7] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[10] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[11] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[12] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[13] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[14] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[15] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[3] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[4] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[5] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[6] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[7] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[8] ;
  (* hdlname = "inst_fltr_compute_f1 d_out_tmp" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:33.15-33.24" *)
  wire \inst_fltr_compute_f1.d_out_tmp[9] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[0] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[10] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[11] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[12] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[1] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[2] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[3] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[4] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[5] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[6] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[7] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[8] ;
  (* hdlname = "inst_fltr_compute_f1 dout" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:24.18-24.22" *)
  wire \inst_fltr_compute_f1.dout[9] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[0] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[10] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[11] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[12] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[13] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[14] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[1] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[2] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[3] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[4] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[5] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[6] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[7] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[8] ;
  (* hdlname = "inst_fltr_compute_f1 q6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:31.15-31.17" *)
  wire \inst_fltr_compute_f1.q6[9] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[0] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[10] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[11] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[12] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[1] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[2] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[3] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[4] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[5] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[6] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[7] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[8] ;
  (* hdlname = "inst_fltr_compute_f1 q7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:32.15-32.17" *)
  wire \inst_fltr_compute_f1.q7[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:3.10-3.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:3.10-3.20" *)
  wire tm3_clk_v0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:5.15-5.23" *)
  wire [7:0] vidin_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:4.10-4.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:4.10-4.24" *)
  wire vidin_new_data;
  (* init = 16'bxxx0000000000000 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:6.17-6.29" *)
  (* init = 16'bxxx0000000000000 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:6.17-6.29" *)
  wire [15:0] vidin_out_f1;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1445  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li00_li00 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1446  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li01_li01 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1447  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li02_li02 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1448  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li03_li03 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1449  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li04_li04 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1450  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li05_li05 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1451  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li06_li06 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1452  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li07_li07 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1453  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li08_li08 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1454  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li09_li09 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1455  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li10_li10 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1456  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li11_li11 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1457  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$abc$1444$li12_li12 ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.d_out_tmp[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1458  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[3] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1459  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[4] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1460  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[5] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1461  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[6] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1462  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[7] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1463  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[8] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1464  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[9] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1465  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[10] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1466  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[11] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1467  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[12] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1468  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[13] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1469  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[14] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1444$auto_1470  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\inst_fltr_compute_f1.d_out_tmp[15] ),
    .E(1'h1),
    .Q(\inst_fltr_compute_f1.dout[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1576  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1577  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1578  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1579  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1580  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1581  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1582  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1583  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\$ibuf_vidin_in[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff1[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1584  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1585  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1586  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1587  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1588  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1589  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1590  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1591  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff1[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.buff2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1592  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1593  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1594  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1595  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1596  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1597  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1598  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1599  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.buff2[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo0.dout[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1600  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1601  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1602  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1603  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1604  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1605  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1606  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1607  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo0.dout[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff1[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1608  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1609  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1610  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1611  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1612  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1613  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1614  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1615  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff1[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.buff2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1616  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[0] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1617  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[1] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1618  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[2] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1619  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[3] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1620  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[4] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1621  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[5] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1622  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[6] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$1575$auto_1623  (
    .C(\$clk_buf_$ibuf_tm3_clk_v0 ),
    .D(\fifo1.buff2[7] ),
    .E(\$ibuf_vidin_new_data ),
    .Q(\fifo1.dout[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heee8)
  ) \$abc$4913$auto_4914  (
    .A({ \inst_fltr_compute_f1.q6[11] , \inst_fltr_compute_f1.q7[11] , \inst_fltr_compute_f1.q6[12] , \inst_fltr_compute_f1.q7[12]  }),
    .Y(\$abc$4913$new_new_n43__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h111f111f111f1fff)
  ) \$abc$4913$auto_4915  (
    .A({ \inst_fltr_compute_f1.q6[4] , \inst_fltr_compute_f1.q7[4] , \inst_fltr_compute_f1.q6[5] , \inst_fltr_compute_f1.q7[5] , \inst_fltr_compute_f1.q6[6] , \inst_fltr_compute_f1.q7[6]  }),
    .Y(\$abc$4913$new_new_n44__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfea8ea80ea80ea80)
  ) \$abc$4913$auto_4916  (
    .A({ \inst_fltr_compute_f1.q6[0] , \inst_fltr_compute_f1.q7[0] , \inst_fltr_compute_f1.q6[2] , \inst_fltr_compute_f1.q6[1] , \inst_fltr_compute_f1.q7[1] , \inst_fltr_compute_f1.q7[2]  }),
    .Y(\$abc$4913$new_new_n45__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff888f888f888)
  ) \$abc$4913$auto_4917  (
    .A({ \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[3] , \inst_fltr_compute_f1.q6[5] , \inst_fltr_compute_f1.q7[5] , \inst_fltr_compute_f1.q6[4] , \inst_fltr_compute_f1.q7[4]  }),
    .Y(\$abc$4913$new_new_n46__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$4913$auto_4918  (
    .A({ \inst_fltr_compute_f1.q6[7] , \inst_fltr_compute_f1.q7[7] , \inst_fltr_compute_f1.q6[6] , \inst_fltr_compute_f1.q7[6]  }),
    .Y(\$abc$4913$new_new_n47__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ccccfddf)
  ) \$abc$4913$auto_4919  (
    .A({ \$abc$4913$new_new_n47__ , \$abc$4913$new_new_n46__ , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[3] , \$abc$4913$new_new_n44__ , \$abc$4913$new_new_n45__  }),
    .Y(\$abc$4913$new_new_n48__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf11f)
  ) \$abc$4913$auto_4920  (
    .A({ \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q6[8] , \inst_fltr_compute_f1.q6[7] , \inst_fltr_compute_f1.q7[7]  }),
    .Y(\$abc$4913$new_new_n49__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000e0e00)
  ) \$abc$4913$auto_4921  (
    .A({ \inst_fltr_compute_f1.q6[10] , \inst_fltr_compute_f1.q7[10] , \$abc$4913$new_new_n49__ , \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q7[9]  }),
    .Y(\$abc$4913$new_new_n50__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$4913$auto_4922  (
    .A({ \inst_fltr_compute_f1.q6[12] , \inst_fltr_compute_f1.q7[12]  }),
    .Y(\$abc$4913$new_new_n51__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c0e8c0e8c0)
  ) \$abc$4913$auto_4923  (
    .A({ \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q6[8] , \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q6[10] , \inst_fltr_compute_f1.q7[10] , \inst_fltr_compute_f1.q7[9]  }),
    .Y(\$abc$4913$new_new_n52__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0110)
  ) \$abc$4913$auto_4924  (
    .A({ \inst_fltr_compute_f1.q6[11] , \inst_fltr_compute_f1.q7[11] , \$abc$4913$new_new_n52__ , \$abc$4913$new_new_n51__  }),
    .Y(\$abc$4913$new_new_n53__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcfff55ff3000aa00)
  ) \$abc$4913$auto_4925  (
    .A({ \inst_fltr_compute_f1.q6[14] , \$abc$4913$new_new_n53__ , \inst_fltr_compute_f1.q6[13] , \$abc$4913$new_new_n50__ , \$abc$4913$new_new_n48__ , \$abc$4913$new_new_n43__  }),
    .Y(\$abc$1444$li11_li11 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h44f0000000000000)
  ) \$abc$4913$auto_4926  (
    .A({ \inst_fltr_compute_f1.q6[14] , \inst_fltr_compute_f1.q6[13] , \$abc$4913$new_new_n53__ , \$abc$4913$new_new_n43__ , \$abc$4913$new_new_n50__ , \$abc$4913$new_new_n48__  }),
    .Y(\$abc$1444$li12_li12 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbb0f40f0)
  ) \$abc$4913$auto_4927  (
    .A({ \inst_fltr_compute_f1.q6[13] , \$abc$4913$new_new_n53__ , \$abc$4913$new_new_n43__ , \$abc$4913$new_new_n50__ , \$abc$4913$new_new_n48__  }),
    .Y(\$abc$1444$li10_li10 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff4f040000b0fbf)
  ) \$abc$4913$auto_4928  (
    .A({ \$abc$4913$new_new_n51__ , \inst_fltr_compute_f1.q6[11] , \$abc$4913$new_new_n52__ , \inst_fltr_compute_f1.q7[11] , \$abc$4913$new_new_n50__ , \$abc$4913$new_new_n48__  }),
    .Y(\$abc$1444$li09_li09 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf40b0bf4)
  ) \$abc$4913$auto_4929  (
    .A({ \inst_fltr_compute_f1.q6[11] , \inst_fltr_compute_f1.q7[11] , \$abc$4913$new_new_n52__ , \$abc$4913$new_new_n50__ , \$abc$4913$new_new_n48__  }),
    .Y(\$abc$1444$li08_li08 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$4913$auto_4930  (
    .A({ \inst_fltr_compute_f1.q6[10] , \inst_fltr_compute_f1.q7[10] , \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q7[9] , \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q6[8]  }),
    .Y(\$abc$4913$new_new_n59__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeef0110)
  ) \$abc$4913$auto_4931  (
    .A({ \$abc$4913$new_new_n59__ , \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q7[9] , \$abc$4913$new_new_n49__ , \$abc$4913$new_new_n48__  }),
    .Y(\$abc$1444$li07_li07 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h888f77707770888f)
  ) \$abc$4913$auto_4932  (
    .A({ \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q7[9] , \$abc$4913$new_new_n49__ , \$abc$4913$new_new_n48__ , \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q6[8]  }),
    .Y(\$abc$1444$li06_li06 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0ef1f10e)
  ) \$abc$4913$auto_4933  (
    .A({ \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q6[8] , \$abc$4913$new_new_n48__ , \inst_fltr_compute_f1.q6[7] , \inst_fltr_compute_f1.q7[7]  }),
    .Y(\$abc$1444$li05_li05 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000beaa)
  ) \$abc$4913$auto_4934  (
    .A({ \$abc$4913$new_new_n44__ , \$abc$4913$new_new_n45__ , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[3] , \$abc$4913$new_new_n46__  }),
    .Y(\$abc$4913$new_new_n63__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf80707f8)
  ) \$abc$4913$auto_4935  (
    .A({ \inst_fltr_compute_f1.q6[7] , \inst_fltr_compute_f1.q7[7] , \$abc$4913$new_new_n63__ , \inst_fltr_compute_f1.q6[6] , \inst_fltr_compute_f1.q7[6]  }),
    .Y(\$abc$1444$li04_li04 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfce8e8c0)
  ) \$abc$4913$auto_4936  (
    .A({ \$abc$4913$new_new_n45__ , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[4] , \inst_fltr_compute_f1.q7[4] , \inst_fltr_compute_f1.q6[3]  }),
    .Y(\$abc$4913$new_new_n65__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he81717e8)
  ) \$abc$4913$auto_4937  (
    .A({ \inst_fltr_compute_f1.q6[6] , \inst_fltr_compute_f1.q7[6] , \$abc$4913$new_new_n65__ , \inst_fltr_compute_f1.q6[5] , \inst_fltr_compute_f1.q7[5]  }),
    .Y(\$abc$1444$li03_li03 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$4913$auto_4938  (
    .A({ \$abc$4913$new_new_n65__ , \inst_fltr_compute_f1.q6[5] , \inst_fltr_compute_f1.q7[5]  }),
    .Y(\$abc$1444$li02_li02 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he81717e8)
  ) \$abc$4913$auto_4939  (
    .A({ \inst_fltr_compute_f1.q6[4] , \inst_fltr_compute_f1.q7[4] , \$abc$4913$new_new_n45__ , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[3]  }),
    .Y(\$abc$1444$li01_li01 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$4913$auto_4940  (
    .A({ \$abc$4913$new_new_n45__ , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q6[3]  }),
    .Y(\$abc$1444$li00_li00 )
  );
  (* keep = 32'sh00000001 *)
  CLK_BUF \$clkbuf$test.$ibuf_tm3_clk_v0  (
    .I(\$ibuf_tm3_clk_v0 ),
    .O(\$clk_buf_$ibuf_tm3_clk_v0 )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[0]_1  (
    .I(\inst_fltr_compute_f1.dout[0] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[10]_1  (
    .I(\inst_fltr_compute_f1.dout[10] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[10] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[11]_1  (
    .I(\inst_fltr_compute_f1.dout[11] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[11] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[12]_1  (
    .I(\inst_fltr_compute_f1.dout[12] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[12] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[1]_1  (
    .I(\inst_fltr_compute_f1.dout[1] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[2]_1  (
    .I(\inst_fltr_compute_f1.dout[2] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[3]_1  (
    .I(\inst_fltr_compute_f1.dout[3] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[4]_1  (
    .I(\inst_fltr_compute_f1.dout[4] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[5]_1  (
    .I(\inst_fltr_compute_f1.dout[5] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[5] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[6]_1  (
    .I(\inst_fltr_compute_f1.dout[6] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[6] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[7]_1  (
    .I(\inst_fltr_compute_f1.dout[7] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[7] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[8]_1  (
    .I(\inst_fltr_compute_f1.dout[8] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[8] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_inst_fltr_compute_f1.dout[9]_1  (
    .I(\inst_fltr_compute_f1.dout[9] ),
    .O(\$f2g_tx_out_inst_fltr_compute_f1.dout[9] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_tm3_clk_v0  (
    .EN(1'h1),
    .I(tm3_clk_v0),
    .O(\$ibuf_tm3_clk_v0 )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in  (
    .EN(1'h1),
    .I(vidin_in[0]),
    .O(\$ibuf_vidin_in[0] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_1  (
    .EN(1'h1),
    .I(vidin_in[1]),
    .O(\$ibuf_vidin_in[1] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_2  (
    .EN(1'h1),
    .I(vidin_in[2]),
    .O(\$ibuf_vidin_in[2] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_3  (
    .EN(1'h1),
    .I(vidin_in[3]),
    .O(\$ibuf_vidin_in[3] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_4  (
    .EN(1'h1),
    .I(vidin_in[4]),
    .O(\$ibuf_vidin_in[4] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_5  (
    .EN(1'h1),
    .I(vidin_in[5]),
    .O(\$ibuf_vidin_in[5] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_6  (
    .EN(1'h1),
    .I(vidin_in[6]),
    .O(\$ibuf_vidin_in[6] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_in_7  (
    .EN(1'h1),
    .I(vidin_in[7]),
    .O(\$ibuf_vidin_in[7] )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$ibuf$test.$ibuf_vidin_new_data  (
    .EN(1'h1),
    .I(vidin_new_data),
    .O(\$ibuf_vidin_new_data )
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[0] ),
    .O(vidin_out_f1[0]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_1  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[1] ),
    .O(vidin_out_f1[1]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_10  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[10] ),
    .O(vidin_out_f1[10]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_11  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[11] ),
    .O(vidin_out_f1[11]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_12  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[12] ),
    .O(vidin_out_f1[12]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_13  (
    .I(1'h0),
    .O(vidin_out_f1[13]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_14  (
    .I(1'h0),
    .O(vidin_out_f1[14]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_15  (
    .I(1'h0),
    .O(vidin_out_f1[15]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_2  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[2] ),
    .O(vidin_out_f1[2]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_3  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[3] ),
    .O(vidin_out_f1[3]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_4  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[4] ),
    .O(vidin_out_f1[4]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_5  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[5] ),
    .O(vidin_out_f1[5]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_6  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[6] ),
    .O(vidin_out_f1[6]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_7  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[7] ),
    .O(vidin_out_f1[7]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_8  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[8] ),
    .O(vidin_out_f1[8]),
    .T(1'h1)
  );
  (* keep = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$obuf$test.$obuf_vidin_out_f1_9  (
    .I(\$f2g_tx_out_inst_fltr_compute_f1.dout[9] ),
    .O(vidin_out_f1[9]),
    .T(1'h1)
  );
  (* is_inferred = 32'sh00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1043.7-1064.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:138.1-159.2" *)
  DSP19X2 #(
    .COEFF1_0(10'h000),
    .COEFF1_1(10'h000),
    .COEFF1_2(10'h000),
    .COEFF1_3(10'h000),
    .COEFF2_0(10'h000),
    .COEFF2_1(10'h000),
    .COEFF2_2(10'h000),
    .COEFF2_3(10'h000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) \simd_$flatten\inst_fltr_compute_f1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:43$7_$flatten\inst_fltr_compute_f1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:44$8  (
    .A1({ 2'h0, \fifo0.dout[7] , \fifo0.dout[6] , \fifo0.dout[5] , \fifo0.dout[4] , \fifo0.dout[3] , \fifo0.dout[2] , \fifo0.dout[1] , \fifo0.dout[0]  }),
    .A2({ 2'h0, \fifo1.dout[7] , \fifo1.dout[6] , \fifo1.dout[5] , \fifo1.dout[4] , \fifo1.dout[3] , \fifo1.dout[2] , \fifo1.dout[1] , \fifo1.dout[0]  }),
    .B1(9'h065),
    .B2(9'h01d),
    .FEEDBACK(3'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z1({ \$delete_wire$4997 , \$delete_wire$4996 , \$delete_wire$4995 , \$delete_wire$4994 , \inst_fltr_compute_f1.q6[14] , \inst_fltr_compute_f1.q6[13] , \inst_fltr_compute_f1.q6[12] , \inst_fltr_compute_f1.q6[11] , \inst_fltr_compute_f1.q6[10] , \inst_fltr_compute_f1.q6[9] , \inst_fltr_compute_f1.q6[8] , \inst_fltr_compute_f1.q6[7] , \inst_fltr_compute_f1.q6[6] , \inst_fltr_compute_f1.q6[5] , \inst_fltr_compute_f1.q6[4] , \inst_fltr_compute_f1.q6[3] , \inst_fltr_compute_f1.q6[2] , \inst_fltr_compute_f1.q6[1] , \inst_fltr_compute_f1.q6[0]  }),
    .Z2({ \$delete_wire$5003 , \$delete_wire$5002 , \$delete_wire$5001 , \$delete_wire$5000 , \$delete_wire$4999 , \$delete_wire$4998 , \inst_fltr_compute_f1.q7[12] , \inst_fltr_compute_f1.q7[11] , \inst_fltr_compute_f1.q7[10] , \inst_fltr_compute_f1.q7[9] , \inst_fltr_compute_f1.q7[8] , \inst_fltr_compute_f1.q7[7] , \inst_fltr_compute_f1.q7[6] , \inst_fltr_compute_f1.q7[5] , \inst_fltr_compute_f1.q7[4] , \inst_fltr_compute_f1.q7[3] , \inst_fltr_compute_f1.q7[2] , \inst_fltr_compute_f1.q7[1] , \inst_fltr_compute_f1.q7[0]  })
  );
endmodule

