
TP_ACTIONNEUR_FRICOT_CHAPART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f50  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08009130  08009130  0000a130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009294  08009294  0000b12c  2**0
                  CONTENTS
  4 .ARM          00000008  08009294  08009294  0000a294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800929c  0800929c  0000b12c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800929c  0800929c  0000a29c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092a0  080092a0  0000a2a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000012c  20000000  080092a4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000514  2000012c  080093d0  0000b12c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000640  080093d0  0000b640  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b12c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a45e  00000000  00000000  0000b15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000364a  00000000  00000000  000255ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001628  00000000  00000000  00028c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001122  00000000  00000000  0002a230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a243  00000000  00000000  0002b352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a393  00000000  00000000  00055595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114998  00000000  00000000  0006f928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001842c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006924  00000000  00000000  00184304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0018ac28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000012c 	.word	0x2000012c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009118 	.word	0x08009118

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000130 	.word	0x20000130
 800021c:	08009118 	.word	0x08009118

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	@ 0x30
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2220      	movs	r2, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f007 fce0 	bl	8007fbe <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005fe:	4b32      	ldr	r3, [pc, #200]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000600:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000604:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000606:	4b30      	ldr	r3, [pc, #192]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000608:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060e:	4b2e      	ldr	r3, [pc, #184]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000614:	4b2c      	ldr	r3, [pc, #176]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800061a:	4b2b      	ldr	r3, [pc, #172]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000620:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000628:	2204      	movs	r2, #4
 800062a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000632:	4b25      	ldr	r3, [pc, #148]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000634:	2200      	movs	r2, #0
 8000636:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000638:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800063a:	2201      	movs	r2, #1
 800063c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b22      	ldr	r3, [pc, #136]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800064c:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065a:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800065c:	2200      	movs	r2, #0
 800065e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4817      	ldr	r0, [pc, #92]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800066a:	f001 faed 	bl	8001c48 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000674:	f000 faa4 	bl	8000bc0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000680:	4619      	mov	r1, r3
 8000682:	4811      	ldr	r0, [pc, #68]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000684:	f002 f902 	bl	800288c <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800068e:	f000 fa97 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_ADC1_Init+0xec>)
 8000694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	237f      	movs	r3, #127	@ 0x7f
 80006a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a2:	2304      	movs	r3, #4
 80006a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4619      	mov	r1, r3
 80006ae:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 80006b0:	f001 fc86 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006ba:	f000 fa81 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	3730      	adds	r7, #48	@ 0x30
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000148 	.word	0x20000148
 80006cc:	21800100 	.word	0x21800100

080006d0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006d6:	463b      	mov	r3, r7
 80006d8:	2220      	movs	r2, #32
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f007 fc6e 	bl	8007fbe <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006e4:	4a2b      	ldr	r2, [pc, #172]	@ (8000794 <MX_ADC2_Init+0xc4>)
 80006e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006e8:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006ea:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006ee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006f0:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006fc:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b21      	ldr	r3, [pc, #132]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000714:	4b1e      	ldr	r3, [pc, #120]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000716:	2200      	movs	r2, #0
 8000718:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800071c:	2201      	movs	r2, #1
 800071e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b19      	ldr	r3, [pc, #100]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000734:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800073c:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800073e:	2200      	movs	r2, #0
 8000740:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000742:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800074a:	4811      	ldr	r0, [pc, #68]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800074c:	f001 fa7c 	bl	8001c48 <HAL_ADC_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000756:	f000 fa33 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_ADC2_Init+0xc8>)
 800075c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800075e:	2306      	movs	r3, #6
 8000760:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000766:	237f      	movs	r3, #127	@ 0x7f
 8000768:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800076a:	2304      	movs	r3, #4
 800076c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000772:	463b      	mov	r3, r7
 8000774:	4619      	mov	r1, r3
 8000776:	4806      	ldr	r0, [pc, #24]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000778:	f001 fc22 	bl	8001fc0 <HAL_ADC_ConfigChannel>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000782:	f000 fa1d 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200001b4 	.word	0x200001b4
 8000794:	50000100 	.word	0x50000100
 8000798:	19200040 	.word	0x19200040

0800079c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b0a4      	sub	sp, #144	@ 0x90
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007b8:	2254      	movs	r2, #84	@ 0x54
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f007 fbfe 	bl	8007fbe <memset>
  if(adcHandle->Instance==ADC1)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007ca:	d174      	bne.n	80008b6 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007d2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80007d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 facf 	bl	8003d80 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007e8:	f000 f9ea 	bl	8000bc0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007ec:	4b63      	ldr	r3, [pc, #396]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a62      	ldr	r2, [pc, #392]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80007f6:	4b61      	ldr	r3, [pc, #388]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d10b      	bne.n	8000816 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80007fe:	4b60      	ldr	r3, [pc, #384]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a5f      	ldr	r2, [pc, #380]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000804:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b5d      	ldr	r3, [pc, #372]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a59      	ldr	r2, [pc, #356]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b57      	ldr	r3, [pc, #348]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
 8000844:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	4b4e      	ldr	r3, [pc, #312]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a4d      	ldr	r2, [pc, #308]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b4b      	ldr	r3, [pc, #300]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800085e:	2304      	movs	r3, #4
 8000860:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000862:	2303      	movs	r3, #3
 8000864:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000872:	4619      	mov	r1, r3
 8000874:	4843      	ldr	r0, [pc, #268]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000876:	f002 fab1 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 800087a:	2302      	movs	r3, #2
 800087c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800087e:	2303      	movs	r3, #3
 8000880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800088e:	4619      	mov	r1, r3
 8000890:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000894:	f002 faa2 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000898:	2303      	movs	r3, #3
 800089a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800089c:	2303      	movs	r3, #3
 800089e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ac:	4619      	mov	r1, r3
 80008ae:	4836      	ldr	r0, [pc, #216]	@ (8000988 <HAL_ADC_MspInit+0x1ec>)
 80008b0:	f002 fa94 	bl	8002ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008b4:	e05e      	b.n	8000974 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a34      	ldr	r2, [pc, #208]	@ (800098c <HAL_ADC_MspInit+0x1f0>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d159      	bne.n	8000974 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d0:	4618      	mov	r0, r3
 80008d2:	f003 fa55 	bl	8003d80 <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008dc:	f000 f970 	bl	8000bc0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008e0:	4b26      	ldr	r3, [pc, #152]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	4a25      	ldr	r2, [pc, #148]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008ea:	4b24      	ldr	r3, [pc, #144]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d10b      	bne.n	800090a <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008f2:	4b23      	ldr	r3, [pc, #140]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	4a22      	ldr	r2, [pc, #136]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008fe:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	4a1c      	ldr	r2, [pc, #112]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000916:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	4a16      	ldr	r2, [pc, #88]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800093a:	230b      	movs	r3, #11
 800093c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093e:	2303      	movs	r3, #3
 8000940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800094e:	4619      	mov	r1, r3
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000952:	f002 fa43 	bl	8002ddc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000956:	2301      	movs	r3, #1
 8000958:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095a:	2303      	movs	r3, #3
 800095c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f002 fa34 	bl	8002ddc <HAL_GPIO_Init>
}
 8000974:	bf00      	nop
 8000976:	3790      	adds	r7, #144	@ 0x90
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000220 	.word	0x20000220
 8000980:	40021000 	.word	0x40021000
 8000984:	48000800 	.word	0x48000800
 8000988:	48000400 	.word	0x48000400
 800098c:	50000100 	.word	0x50000100

08000990 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009be:	4b39      	ldr	r3, [pc, #228]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a38      	ldr	r2, [pc, #224]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c4:	f043 0320 	orr.w	r3, r3, #32
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0320 	and.w	r3, r3, #32
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009da:	4a32      	ldr	r2, [pc, #200]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e2:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f2:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	4a26      	ldr	r2, [pc, #152]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a0c:	f043 0308 	orr.w	r3, r3, #8
 8000a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a12:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	f003 0308 	and.w	r3, r3, #8
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2120      	movs	r1, #32
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a26:	f002 fb5b 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2104      	movs	r1, #4
 8000a2e:	481e      	ldr	r0, [pc, #120]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a30:	f002 fb56 	bl	80030e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4818      	ldr	r0, [pc, #96]	@ (8000aac <MX_GPIO_Init+0x11c>)
 8000a4c:	f002 f9c6 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a50:	2320      	movs	r3, #32
 8000a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	2301      	movs	r3, #1
 8000a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a6a:	f002 f9b7 	bl	8002ddc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a86:	f002 f9a9 	bl	8002ddc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2028      	movs	r0, #40	@ 0x28
 8000a90:	f002 f8bc 	bl	8002c0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a94:	2028      	movs	r0, #40	@ 0x28
 8000a96:	f002 f8d3 	bl	8002c40 <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	48000c00 	.word	0x48000c00
 8000aac:	48000800 	.word	0x48000800

08000ab0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab4:	f000 febb 	bl	800182e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab8:	f000 f826 	bl	8000b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000abc:	f7ff ff68 	bl	8000990 <MX_GPIO_Init>
  MX_ADC2_Init();
 8000ac0:	f7ff fe06 	bl	80006d0 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000ac4:	f7ff fd8c 	bl	80005e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000ac8:	f000 fa3e 	bl	8000f48 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000acc:	f000 faee 	bl	80010ac <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000ad0:	f000 fc22 	bl	8001318 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000ad4:	f000 fc6c 	bl	80013b0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	Shell_Init();
 8000ad8:	f000 fd5e 	bl	8001598 <Shell_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000adc:	2100      	movs	r1, #0
 8000ade:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <main+0x54>)
 8000ae0:	f003 fcce 	bl	8004480 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4807      	ldr	r0, [pc, #28]	@ (8000b04 <main+0x54>)
 8000ae8:	f004 fd8e 	bl	8005608 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000aec:	2104      	movs	r1, #4
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <main+0x54>)
 8000af0:	f003 fcc6 	bl	8004480 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000af4:	2104      	movs	r1, #4
 8000af6:	4803      	ldr	r0, [pc, #12]	@ (8000b04 <main+0x54>)
 8000af8:	f004 fd86 	bl	8005608 <HAL_TIMEx_PWMN_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8000afc:	f000 fd8c 	bl	8001618 <Shell_Loop>
	{
 8000b00:	bf00      	nop
 8000b02:	e7fb      	b.n	8000afc <main+0x4c>
 8000b04:	20000274 	.word	0x20000274

08000b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b094      	sub	sp, #80	@ 0x50
 8000b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0e:	f107 0318 	add.w	r3, r7, #24
 8000b12:	2238      	movs	r2, #56	@ 0x38
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f007 fa51 	bl	8007fbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f002 fb14 	bl	8003158 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b30:	2301      	movs	r3, #1
 8000b32:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b38:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b42:	2306      	movs	r3, #6
 8000b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b46:	2355      	movs	r3, #85	@ 0x55
 8000b48:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b52:	2302      	movs	r3, #2
 8000b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b56:	f107 0318 	add.w	r3, r7, #24
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 fbb0 	bl	80032c0 <HAL_RCC_OscConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000b66:	f000 f82b 	bl	8000bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b76:	2300      	movs	r3, #0
 8000b78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	2104      	movs	r1, #4
 8000b82:	4618      	mov	r0, r3
 8000b84:	f002 feae 	bl	80038e4 <HAL_RCC_ClockConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000b8e:	f000 f817 	bl	8000bc0 <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3750      	adds	r7, #80	@ 0x50
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a04      	ldr	r2, [pc, #16]	@ (8000bbc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d101      	bne.n	8000bb2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000bae:	f000 fe57 	bl	8001860 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40001000 	.word	0x40001000

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <Error_Handler+0x8>

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bde:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <HAL_MspInit+0x44>)
 8000be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bee:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <HAL_MspInit+0x44>)
 8000bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c02:	f002 fb4d 	bl	80032a0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40021000 	.word	0x40021000

08000c14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	@ 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c24:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd8 <HAL_InitTick+0xc4>)
 8000c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c28:	4a2b      	ldr	r2, [pc, #172]	@ (8000cd8 <HAL_InitTick+0xc4>)
 8000c2a:	f043 0310 	orr.w	r3, r3, #16
 8000c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c30:	4b29      	ldr	r3, [pc, #164]	@ (8000cd8 <HAL_InitTick+0xc4>)
 8000c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c34:	f003 0310 	and.w	r3, r3, #16
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c3c:	f107 020c 	add.w	r2, r7, #12
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	4611      	mov	r1, r2
 8000c46:	4618      	mov	r0, r3
 8000c48:	f003 f822 	bl	8003c90 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c4c:	f002 fff4 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 8000c50:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c54:	4a21      	ldr	r2, [pc, #132]	@ (8000cdc <HAL_InitTick+0xc8>)
 8000c56:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5a:	0c9b      	lsrs	r3, r3, #18
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c62:	4a20      	ldr	r2, [pc, #128]	@ (8000ce4 <HAL_InitTick+0xd0>)
 8000c64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c6c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c72:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000c80:	4817      	ldr	r0, [pc, #92]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c82:	f003 facb 	bl	800421c <HAL_TIM_Base_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d11b      	bne.n	8000ccc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c94:	4812      	ldr	r0, [pc, #72]	@ (8000ce0 <HAL_InitTick+0xcc>)
 8000c96:	f003 fb23 	bl	80042e0 <HAL_TIM_Base_Start_IT>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ca0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d111      	bne.n	8000ccc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ca8:	2036      	movs	r0, #54	@ 0x36
 8000caa:	f001 ffc9 	bl	8002c40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2b0f      	cmp	r3, #15
 8000cb2:	d808      	bhi.n	8000cc6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	2036      	movs	r0, #54	@ 0x36
 8000cba:	f001 ffa7 	bl	8002c0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <HAL_InitTick+0xd4>)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	e002      	b.n	8000ccc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3730      	adds	r7, #48	@ 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	431bde83 	.word	0x431bde83
 8000ce0:	20000224 	.word	0x20000224
 8000ce4:	40001000 	.word	0x40001000
 8000ce8:	200000c8 	.word	0x200000c8

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <HardFault_Handler+0x4>

08000cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <MemManage_Handler+0x4>

08000d04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <BusFault_Handler+0x4>

08000d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <UsageFault_Handler+0x4>

08000d14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <USART2_IRQHandler+0x10>)
 8000d52:	f004 ffdb 	bl	8005d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	2000030c 	.word	0x2000030c

08000d60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d64:	4802      	ldr	r0, [pc, #8]	@ (8000d70 <USART3_IRQHandler+0x10>)
 8000d66:	f004 ffd1 	bl	8005d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200003a0 	.word	0x200003a0

08000d74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000d78:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d7c:	f002 f9c8 	bl	8003110 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d88:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <TIM6_DAC_IRQHandler+0x10>)
 8000d8a:	f003 fc8b 	bl	80046a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000224 	.word	0x20000224

08000d98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  return 1;
 8000d9c:	2301      	movs	r3, #1
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr

08000da8 <_kill>:

int _kill(int pid, int sig)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000db2:	f007 f9af 	bl	8008114 <__errno>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2216      	movs	r2, #22
 8000dba:	601a      	str	r2, [r3, #0]
  return -1;
 8000dbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <_exit>:

void _exit (int status)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000dd0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff ffe7 	bl	8000da8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000dda:	bf00      	nop
 8000ddc:	e7fd      	b.n	8000dda <_exit+0x12>

08000dde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b086      	sub	sp, #24
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	60f8      	str	r0, [r7, #12]
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	617b      	str	r3, [r7, #20]
 8000dee:	e00a      	b.n	8000e06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000df0:	f3af 8000 	nop.w
 8000df4:	4601      	mov	r1, r0
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	1c5a      	adds	r2, r3, #1
 8000dfa:	60ba      	str	r2, [r7, #8]
 8000dfc:	b2ca      	uxtb	r2, r1
 8000dfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	3301      	adds	r3, #1
 8000e04:	617b      	str	r3, [r7, #20]
 8000e06:	697a      	ldr	r2, [r7, #20]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	dbf0      	blt.n	8000df0 <_read+0x12>
  }

  return len;
 8000e0e:	687b      	ldr	r3, [r7, #4]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	e009      	b.n	8000e3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e2a:	68bb      	ldr	r3, [r7, #8]
 8000e2c:	1c5a      	adds	r2, r3, #1
 8000e2e:	60ba      	str	r2, [r7, #8]
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	697a      	ldr	r2, [r7, #20]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	dbf1      	blt.n	8000e2a <_write+0x12>
  }
  return len;
 8000e46:	687b      	ldr	r3, [r7, #4]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <_close>:

int _close(int file)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e78:	605a      	str	r2, [r3, #4]
  return 0;
 8000e7a:	2300      	movs	r3, #0
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <_isatty>:

int _isatty(int file)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e90:	2301      	movs	r3, #1
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	b085      	sub	sp, #20
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	60f8      	str	r0, [r7, #12]
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eaa:	2300      	movs	r3, #0
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	@ (8000f14 <_sbrk+0x5c>)
 8000ec2:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <_sbrk+0x60>)
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ecc:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <_sbrk+0x64>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed4:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <_sbrk+0x64>)
 8000ed6:	4a12      	ldr	r2, [pc, #72]	@ (8000f20 <_sbrk+0x68>)
 8000ed8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eda:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <_sbrk+0x64>)
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d207      	bcs.n	8000ef8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee8:	f007 f914 	bl	8008114 <__errno>
 8000eec:	4603      	mov	r3, r0
 8000eee:	220c      	movs	r2, #12
 8000ef0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ef6:	e009      	b.n	8000f0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	@ (8000f1c <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efe:	4b07      	ldr	r3, [pc, #28]	@ (8000f1c <_sbrk+0x64>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4413      	add	r3, r2
 8000f06:	4a05      	ldr	r2, [pc, #20]	@ (8000f1c <_sbrk+0x64>)
 8000f08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20020000 	.word	0x20020000
 8000f18:	00000400 	.word	0x00000400
 8000f1c:	20000270 	.word	0x20000270
 8000f20:	20000640 	.word	0x20000640

08000f24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <SystemInit+0x20>)
 8000f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f2e:	4a05      	ldr	r2, [pc, #20]	@ (8000f44 <SystemInit+0x20>)
 8000f30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b098      	sub	sp, #96	@ 0x60
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f4e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f5a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]
 8000f6a:	615a      	str	r2, [r3, #20]
 8000f6c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	2234      	movs	r2, #52	@ 0x34
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f007 f822 	bl	8007fbe <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f7a:	4b4a      	ldr	r3, [pc, #296]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f7c:	4a4a      	ldr	r2, [pc, #296]	@ (80010a8 <MX_TIM1_Init+0x160>)
 8000f7e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f80:	4b48      	ldr	r3, [pc, #288]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f86:	4b47      	ldr	r3, [pc, #284]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f88:	2220      	movs	r2, #32
 8000f8a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 8000f8c:	4b45      	ldr	r3, [pc, #276]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f8e:	f242 1233 	movw	r2, #8499	@ 0x2133
 8000f92:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f94:	4b43      	ldr	r3, [pc, #268]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f9a:	4b42      	ldr	r3, [pc, #264]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa0:	4b40      	ldr	r3, [pc, #256]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fa6:	483f      	ldr	r0, [pc, #252]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000fa8:	f003 fa12 	bl	80043d0 <HAL_TIM_PWM_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000fb2:	f7ff fe05 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fc2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4836      	ldr	r0, [pc, #216]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8000fca:	f004 fbdf 	bl	800578c <HAL_TIMEx_MasterConfigSynchronization>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fd4:	f7ff fdf4 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd8:	2360      	movs	r3, #96	@ 0x60
 8000fda:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 5099;
 8000fdc:	f241 33eb 	movw	r3, #5099	@ 0x13eb
 8000fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ff6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4829      	ldr	r0, [pc, #164]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8001000:	f003 fca0 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800100a:	f7ff fdd9 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.Pulse = 3399;
 800100e:	f640 5347 	movw	r3, #3399	@ 0xd47
 8001012:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001014:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001018:	2204      	movs	r2, #4
 800101a:	4619      	mov	r1, r3
 800101c:	4821      	ldr	r0, [pc, #132]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 800101e:	f003 fc91 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8001028:	f7ff fdca 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001030:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001034:	2208      	movs	r2, #8
 8001036:	4619      	mov	r1, r3
 8001038:	481a      	ldr	r0, [pc, #104]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 800103a:	f003 fc83 	bl	8004944 <HAL_TIM_PWM_ConfigChannel>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001044:	f7ff fdbc 	bl	8000bc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 20;
 8001054:	2314      	movs	r3, #20
 8001056:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800105c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001060:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001066:	2300      	movs	r3, #0
 8001068:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800106e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001078:	2300      	movs	r3, #0
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	4619      	mov	r1, r3
 8001084:	4807      	ldr	r0, [pc, #28]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8001086:	f004 fc17 	bl	80058b8 <HAL_TIMEx_ConfigBreakDeadTime>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001090:	f7ff fd96 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001094:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <MX_TIM1_Init+0x15c>)
 8001096:	f000 f8d7 	bl	8001248 <HAL_TIM_MspPostInit>

}
 800109a:	bf00      	nop
 800109c:	3760      	adds	r7, #96	@ 0x60
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000274 	.word	0x20000274
 80010a8:	40012c00 	.word	0x40012c00

080010ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80010b2:	f107 0310 	add.w	r3, r7, #16
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010ca:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <MX_TIM3_Init+0x90>)
 80010cc:	4a1c      	ldr	r2, [pc, #112]	@ (8001140 <MX_TIM3_Init+0x94>)
 80010ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010d0:	4b1a      	ldr	r3, [pc, #104]	@ (800113c <MX_TIM3_Init+0x90>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d6:	4b19      	ldr	r3, [pc, #100]	@ (800113c <MX_TIM3_Init+0x90>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <MX_TIM3_Init+0x90>)
 80010de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <MX_TIM3_Init+0x90>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ea:	4b14      	ldr	r3, [pc, #80]	@ (800113c <MX_TIM3_Init+0x90>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	4619      	mov	r1, r3
 8001106:	480d      	ldr	r0, [pc, #52]	@ (800113c <MX_TIM3_Init+0x90>)
 8001108:	f004 f9cf 	bl	80054aa <HAL_TIMEx_HallSensor_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001112:	f7ff fd55 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001116:	2350      	movs	r3, #80	@ 0x50
 8001118:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	4619      	mov	r1, r3
 8001122:	4806      	ldr	r0, [pc, #24]	@ (800113c <MX_TIM3_Init+0x90>)
 8001124:	f004 fb32 	bl	800578c <HAL_TIMEx_MasterConfigSynchronization>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800112e:	f7ff fd47 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	3720      	adds	r7, #32
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200002c0 	.word	0x200002c0
 8001140:	40000400 	.word	0x40000400

08001144 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <HAL_TIM_PWM_MspInit+0x38>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d10b      	bne.n	800116e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001156:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <HAL_TIM_PWM_MspInit+0x3c>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800115a:	4a09      	ldr	r2, [pc, #36]	@ (8001180 <HAL_TIM_PWM_MspInit+0x3c>)
 800115c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001160:	6613      	str	r3, [r2, #96]	@ 0x60
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <HAL_TIM_PWM_MspInit+0x3c>)
 8001164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001166:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40012c00 	.word	0x40012c00
 8001180:	40021000 	.word	0x40021000

08001184 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	@ 0x28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a26      	ldr	r2, [pc, #152]	@ (800123c <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d145      	bne.n	8001232 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011a6:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011aa:	4a25      	ldr	r2, [pc, #148]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80011b2:	4b23      	ldr	r3, [pc, #140]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	4b20      	ldr	r3, [pc, #128]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011da:	4a19      	ldr	r2, [pc, #100]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e2:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80011ee:	2350      	movs	r3, #80	@ 0x50
 80011f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	2302      	movs	r3, #2
 80011f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011fe:	2302      	movs	r3, #2
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120c:	f001 fde6 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001222:	2302      	movs	r3, #2
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	4805      	ldr	r0, [pc, #20]	@ (8001244 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 800122e:	f001 fdd5 	bl	8002ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001232:	bf00      	nop
 8001234:	3728      	adds	r7, #40	@ 0x28
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40000400 	.word	0x40000400
 8001240:	40021000 	.word	0x40021000
 8001244:	48000800 	.word	0x48000800

08001248 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08a      	sub	sp, #40	@ 0x28
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a29      	ldr	r2, [pc, #164]	@ (800130c <HAL_TIM_MspPostInit+0xc4>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d14b      	bne.n	8001302 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4b29      	ldr	r3, [pc, #164]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	4a28      	ldr	r2, [pc, #160]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 8001270:	f043 0302 	orr.w	r3, r3, #2
 8001274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001276:	4b26      	ldr	r3, [pc, #152]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001282:	4b23      	ldr	r3, [pc, #140]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	4a22      	ldr	r2, [pc, #136]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128e:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <HAL_TIM_MspPostInit+0xc8>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 800129a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800129e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a8:	2300      	movs	r3, #0
 80012aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012ac:	2306      	movs	r3, #6
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4817      	ldr	r0, [pc, #92]	@ (8001314 <HAL_TIM_MspPostInit+0xcc>)
 80012b8:	f001 fd90 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 80012bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80012ce:	2304      	movs	r3, #4
 80012d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	480e      	ldr	r0, [pc, #56]	@ (8001314 <HAL_TIM_MspPostInit+0xcc>)
 80012da:	f001 fd7f 	bl	8002ddc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 80012de:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80012e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012f0:	2306      	movs	r3, #6
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012fe:	f001 fd6d 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001302:	bf00      	nop
 8001304:	3728      	adds	r7, #40	@ 0x28
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40012c00 	.word	0x40012c00
 8001310:	40021000 	.word	0x40021000
 8001314:	48000400 	.word	0x48000400

08001318 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800131c:	4b22      	ldr	r3, [pc, #136]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 800131e:	4a23      	ldr	r2, [pc, #140]	@ (80013ac <MX_USART2_UART_Init+0x94>)
 8001320:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001322:	4b21      	ldr	r3, [pc, #132]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001336:	4b1c      	ldr	r3, [pc, #112]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800134e:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001350:	2200      	movs	r2, #0
 8001352:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001354:	4b14      	ldr	r3, [pc, #80]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001356:	2200      	movs	r2, #0
 8001358:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800135a:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 800135c:	2200      	movs	r2, #0
 800135e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001360:	4811      	ldr	r0, [pc, #68]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001362:	f004 fba8 	bl	8005ab6 <HAL_UART_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800136c:	f7ff fc28 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001370:	2100      	movs	r1, #0
 8001372:	480d      	ldr	r0, [pc, #52]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001374:	f006 fc1f 	bl	8007bb6 <HAL_UARTEx_SetTxFifoThreshold>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800137e:	f7ff fc1f 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001382:	2100      	movs	r1, #0
 8001384:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001386:	f006 fc54 	bl	8007c32 <HAL_UARTEx_SetRxFifoThreshold>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001390:	f7ff fc16 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001394:	4804      	ldr	r0, [pc, #16]	@ (80013a8 <MX_USART2_UART_Init+0x90>)
 8001396:	f006 fbd5 	bl	8007b44 <HAL_UARTEx_DisableFifoMode>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013a0:	f7ff fc0e 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	2000030c 	.word	0x2000030c
 80013ac:	40004400 	.word	0x40004400

080013b0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013b4:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013b6:	4a23      	ldr	r2, [pc, #140]	@ (8001444 <MX_USART3_UART_Init+0x94>)
 80013b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ba:	4b21      	ldr	r3, [pc, #132]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013d6:	220c      	movs	r2, #12
 80013d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013da:	4b19      	ldr	r3, [pc, #100]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013e6:	4b16      	ldr	r3, [pc, #88]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013ec:	4b14      	ldr	r3, [pc, #80]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013f2:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013f8:	4811      	ldr	r0, [pc, #68]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 80013fa:	f004 fb5c 	bl	8005ab6 <HAL_UART_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001404:	f7ff fbdc 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001408:	2100      	movs	r1, #0
 800140a:	480d      	ldr	r0, [pc, #52]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 800140c:	f006 fbd3 	bl	8007bb6 <HAL_UARTEx_SetTxFifoThreshold>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001416:	f7ff fbd3 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800141a:	2100      	movs	r1, #0
 800141c:	4808      	ldr	r0, [pc, #32]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 800141e:	f006 fc08 	bl	8007c32 <HAL_UARTEx_SetRxFifoThreshold>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001428:	f7ff fbca 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800142c:	4804      	ldr	r0, [pc, #16]	@ (8001440 <MX_USART3_UART_Init+0x90>)
 800142e:	f006 fb89 	bl	8007b44 <HAL_UARTEx_DisableFifoMode>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001438:	f7ff fbc2 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200003a0 	.word	0x200003a0
 8001444:	40004800 	.word	0x40004800

08001448 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b0a0      	sub	sp, #128	@ 0x80
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001450:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001460:	f107 0318 	add.w	r3, r7, #24
 8001464:	2254      	movs	r2, #84	@ 0x54
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f006 fda8 	bl	8007fbe <memset>
  if(uartHandle->Instance==USART2)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a45      	ldr	r2, [pc, #276]	@ (8001588 <HAL_UART_MspInit+0x140>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d13f      	bne.n	80014f8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001478:	2302      	movs	r3, #2
 800147a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800147c:	2300      	movs	r3, #0
 800147e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001480:	f107 0318 	add.w	r3, r7, #24
 8001484:	4618      	mov	r0, r3
 8001486:	f002 fc7b 	bl	8003d80 <HAL_RCCEx_PeriphCLKConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001490:	f7ff fb96 	bl	8000bc0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001494:	4b3d      	ldr	r3, [pc, #244]	@ (800158c <HAL_UART_MspInit+0x144>)
 8001496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001498:	4a3c      	ldr	r2, [pc, #240]	@ (800158c <HAL_UART_MspInit+0x144>)
 800149a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800149e:	6593      	str	r3, [r2, #88]	@ 0x58
 80014a0:	4b3a      	ldr	r3, [pc, #232]	@ (800158c <HAL_UART_MspInit+0x144>)
 80014a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014a8:	617b      	str	r3, [r7, #20]
 80014aa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ac:	4b37      	ldr	r3, [pc, #220]	@ (800158c <HAL_UART_MspInit+0x144>)
 80014ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b0:	4a36      	ldr	r2, [pc, #216]	@ (800158c <HAL_UART_MspInit+0x144>)
 80014b2:	f043 0301 	orr.w	r3, r3, #1
 80014b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b8:	4b34      	ldr	r3, [pc, #208]	@ (800158c <HAL_UART_MspInit+0x144>)
 80014ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014c4:	230c      	movs	r3, #12
 80014c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d0:	2300      	movs	r3, #0
 80014d2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014d4:	2307      	movs	r3, #7
 80014d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80014dc:	4619      	mov	r1, r3
 80014de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014e2:	f001 fc7b 	bl	8002ddc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2100      	movs	r1, #0
 80014ea:	2026      	movs	r0, #38	@ 0x26
 80014ec:	f001 fb8e 	bl	8002c0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014f0:	2026      	movs	r0, #38	@ 0x26
 80014f2:	f001 fba5 	bl	8002c40 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014f6:	e043      	b.n	8001580 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a24      	ldr	r2, [pc, #144]	@ (8001590 <HAL_UART_MspInit+0x148>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d13e      	bne.n	8001580 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001502:	2304      	movs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001506:	2300      	movs	r3, #0
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800150a:	f107 0318 	add.w	r3, r7, #24
 800150e:	4618      	mov	r0, r3
 8001510:	f002 fc36 	bl	8003d80 <HAL_RCCEx_PeriphCLKConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <HAL_UART_MspInit+0xd6>
      Error_Handler();
 800151a:	f7ff fb51 	bl	8000bc0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800151e:	4b1b      	ldr	r3, [pc, #108]	@ (800158c <HAL_UART_MspInit+0x144>)
 8001520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001522:	4a1a      	ldr	r2, [pc, #104]	@ (800158c <HAL_UART_MspInit+0x144>)
 8001524:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001528:	6593      	str	r3, [r2, #88]	@ 0x58
 800152a:	4b18      	ldr	r3, [pc, #96]	@ (800158c <HAL_UART_MspInit+0x144>)
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <HAL_UART_MspInit+0x144>)
 8001538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153a:	4a14      	ldr	r2, [pc, #80]	@ (800158c <HAL_UART_MspInit+0x144>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_UART_MspInit+0x144>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	f003 0304 	and.w	r3, r3, #4
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800154e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001552:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001560:	2307      	movs	r3, #7
 8001562:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001564:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001568:	4619      	mov	r1, r3
 800156a:	480a      	ldr	r0, [pc, #40]	@ (8001594 <HAL_UART_MspInit+0x14c>)
 800156c:	f001 fc36 	bl	8002ddc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001570:	2200      	movs	r2, #0
 8001572:	2100      	movs	r1, #0
 8001574:	2027      	movs	r0, #39	@ 0x27
 8001576:	f001 fb49 	bl	8002c0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800157a:	2027      	movs	r0, #39	@ 0x27
 800157c:	f001 fb60 	bl	8002c40 <HAL_NVIC_EnableIRQ>
}
 8001580:	bf00      	nop
 8001582:	3780      	adds	r7, #128	@ 0x80
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40004400 	.word	0x40004400
 800158c:	40021000 	.word	0x40021000
 8001590:	40004800 	.word	0x40004800
 8001594:	48000800 	.word	0x48000800

08001598 <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 800159c:	2224      	movs	r2, #36	@ 0x24
 800159e:	2100      	movs	r1, #0
 80015a0:	4816      	ldr	r0, [pc, #88]	@ (80015fc <Shell_Init+0x64>)
 80015a2:	f006 fd0c 	bl	8007fbe <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 80015a6:	2240      	movs	r2, #64	@ 0x40
 80015a8:	2100      	movs	r1, #0
 80015aa:	4815      	ldr	r0, [pc, #84]	@ (8001600 <Shell_Init+0x68>)
 80015ac:	f006 fd07 	bl	8007fbe <memset>
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
 80015b0:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <Shell_Init+0x6c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 80015b6:	2240      	movs	r2, #64	@ 0x40
 80015b8:	2100      	movs	r1, #0
 80015ba:	4813      	ldr	r0, [pc, #76]	@ (8001608 <Shell_Init+0x70>)
 80015bc:	f006 fcff 	bl	8007fbe <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80015c0:	2201      	movs	r2, #1
 80015c2:	4910      	ldr	r1, [pc, #64]	@ (8001604 <Shell_Init+0x6c>)
 80015c4:	4811      	ldr	r0, [pc, #68]	@ (800160c <Shell_Init+0x74>)
 80015c6:	f004 fb55 	bl	8005c74 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 80015ca:	4811      	ldr	r0, [pc, #68]	@ (8001610 <Shell_Init+0x78>)
 80015cc:	f7fe fe32 	bl	8000234 <strlen>
 80015d0:	4603      	mov	r3, r0
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015d8:	490d      	ldr	r1, [pc, #52]	@ (8001610 <Shell_Init+0x78>)
 80015da:	480c      	ldr	r0, [pc, #48]	@ (800160c <Shell_Init+0x74>)
 80015dc:	f004 fabb 	bl	8005b56 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <Shell_Init+0x7c>)
 80015e2:	f7fe fe27 	bl	8000234 <strlen>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015ee:	4909      	ldr	r1, [pc, #36]	@ (8001614 <Shell_Init+0x7c>)
 80015f0:	4806      	ldr	r0, [pc, #24]	@ (800160c <Shell_Init+0x74>)
 80015f2:	f004 fab0 	bl	8005b56 <HAL_UART_Transmit>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	200004c0 	.word	0x200004c0
 8001600:	2000047c 	.word	0x2000047c
 8001604:	20000438 	.word	0x20000438
 8001608:	2000043c 	.word	0x2000043c
 800160c:	2000030c 	.word	0x2000030c
 8001610:	20000028 	.word	0x20000028
 8001614:	20000004 	.word	0x20000004

08001618 <Shell_Loop>:

void Shell_Loop(void){
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 800161e:	4b51      	ldr	r3, [pc, #324]	@ (8001764 <Shell_Loop+0x14c>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d05b      	beq.n	80016de <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 8001626:	4b50      	ldr	r3, [pc, #320]	@ (8001768 <Shell_Loop+0x150>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b08      	cmp	r3, #8
 800162c:	d034      	beq.n	8001698 <Shell_Loop+0x80>
 800162e:	2b0d      	cmp	r3, #13
 8001630:	d142      	bne.n	80016b8 <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction à traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001636:	2203      	movs	r2, #3
 8001638:	494c      	ldr	r1, [pc, #304]	@ (800176c <Shell_Loop+0x154>)
 800163a:	484d      	ldr	r0, [pc, #308]	@ (8001770 <Shell_Loop+0x158>)
 800163c:	f004 fa8b 	bl	8005b56 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8001640:	4b4c      	ldr	r3, [pc, #304]	@ (8001774 <Shell_Loop+0x15c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a4c      	ldr	r2, [pc, #304]	@ (8001778 <Shell_Loop+0x160>)
 8001646:	2100      	movs	r1, #0
 8001648:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 800164a:	4b4c      	ldr	r3, [pc, #304]	@ (800177c <Shell_Loop+0x164>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8001650:	494b      	ldr	r1, [pc, #300]	@ (8001780 <Shell_Loop+0x168>)
 8001652:	4849      	ldr	r0, [pc, #292]	@ (8001778 <Shell_Loop+0x160>)
 8001654:	f006 fcbc 	bl	8007fd0 <strtok>
 8001658:	4603      	mov	r3, r0
 800165a:	4a4a      	ldr	r2, [pc, #296]	@ (8001784 <Shell_Loop+0x16c>)
 800165c:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 800165e:	e010      	b.n	8001682 <Shell_Loop+0x6a>
				argv[argc++] = token;
 8001660:	4b46      	ldr	r3, [pc, #280]	@ (800177c <Shell_Loop+0x164>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	4945      	ldr	r1, [pc, #276]	@ (800177c <Shell_Loop+0x164>)
 8001668:	600a      	str	r2, [r1, #0]
 800166a:	4a46      	ldr	r2, [pc, #280]	@ (8001784 <Shell_Loop+0x16c>)
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	4946      	ldr	r1, [pc, #280]	@ (8001788 <Shell_Loop+0x170>)
 8001670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8001674:	4942      	ldr	r1, [pc, #264]	@ (8001780 <Shell_Loop+0x168>)
 8001676:	2000      	movs	r0, #0
 8001678:	f006 fcaa 	bl	8007fd0 <strtok>
 800167c:	4603      	mov	r3, r0
 800167e:	4a41      	ldr	r2, [pc, #260]	@ (8001784 <Shell_Loop+0x16c>)
 8001680:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001682:	4b40      	ldr	r3, [pc, #256]	@ (8001784 <Shell_Loop+0x16c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1ea      	bne.n	8001660 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 800168a:	4b3a      	ldr	r3, [pc, #232]	@ (8001774 <Shell_Loop+0x15c>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 8001690:	4b3e      	ldr	r3, [pc, #248]	@ (800178c <Shell_Loop+0x174>)
 8001692:	2201      	movs	r2, #1
 8001694:	601a      	str	r2, [r3, #0]
			break;
 8001696:	e01f      	b.n	80016d8 <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractère
			cmdBuffer[idx_cmd--] = '\0';
 8001698:	4b36      	ldr	r3, [pc, #216]	@ (8001774 <Shell_Loop+0x15c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	1e5a      	subs	r2, r3, #1
 800169e:	4935      	ldr	r1, [pc, #212]	@ (8001774 <Shell_Loop+0x15c>)
 80016a0:	600a      	str	r2, [r1, #0]
 80016a2:	4a35      	ldr	r2, [pc, #212]	@ (8001778 <Shell_Loop+0x160>)
 80016a4:	2100      	movs	r1, #0
 80016a6:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016ac:	2204      	movs	r2, #4
 80016ae:	4938      	ldr	r1, [pc, #224]	@ (8001790 <Shell_Loop+0x178>)
 80016b0:	482f      	ldr	r0, [pc, #188]	@ (8001770 <Shell_Loop+0x158>)
 80016b2:	f004 fa50 	bl	8005b56 <HAL_UART_Transmit>
			break;
 80016b6:	e00f      	b.n	80016d8 <Shell_Loop+0xc0>

		default: // Nouveau caractère
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80016b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001774 <Shell_Loop+0x15c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	492d      	ldr	r1, [pc, #180]	@ (8001774 <Shell_Loop+0x15c>)
 80016c0:	600a      	str	r2, [r1, #0]
 80016c2:	4a29      	ldr	r2, [pc, #164]	@ (8001768 <Shell_Loop+0x150>)
 80016c4:	7811      	ldrb	r1, [r2, #0]
 80016c6:	4a2c      	ldr	r2, [pc, #176]	@ (8001778 <Shell_Loop+0x160>)
 80016c8:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016ce:	2201      	movs	r2, #1
 80016d0:	4925      	ldr	r1, [pc, #148]	@ (8001768 <Shell_Loop+0x150>)
 80016d2:	4827      	ldr	r0, [pc, #156]	@ (8001770 <Shell_Loop+0x158>)
 80016d4:	f004 fa3f 	bl	8005b56 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 80016d8:	4b22      	ldr	r3, [pc, #136]	@ (8001764 <Shell_Loop+0x14c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 80016de:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <Shell_Loop+0x174>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d039      	beq.n	800175a <Shell_Loop+0x142>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 80016e6:	4b28      	ldr	r3, [pc, #160]	@ (8001788 <Shell_Loop+0x170>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	492a      	ldr	r1, [pc, #168]	@ (8001794 <Shell_Loop+0x17c>)
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe fd97 	bl	8000220 <strcmp>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d107      	bne.n	8001708 <Shell_Loop+0xf0>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016fc:	221a      	movs	r2, #26
 80016fe:	4926      	ldr	r1, [pc, #152]	@ (8001798 <Shell_Loop+0x180>)
 8001700:	481b      	ldr	r0, [pc, #108]	@ (8001770 <Shell_Loop+0x158>)
 8001702:	f004 fa28 	bl	8005b56 <HAL_UART_Transmit>
 8001706:	e01e      	b.n	8001746 <Shell_Loop+0x12e>
		}
		else if(strcmp(argv[0],"help")==0){
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <Shell_Loop+0x170>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4923      	ldr	r1, [pc, #140]	@ (800179c <Shell_Loop+0x184>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe fd86 	bl	8000220 <strcmp>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10e      	bne.n	8001738 <Shell_Loop+0x120>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 800171a:	4a21      	ldr	r2, [pc, #132]	@ (80017a0 <Shell_Loop+0x188>)
 800171c:	2140      	movs	r1, #64	@ 0x40
 800171e:	4821      	ldr	r0, [pc, #132]	@ (80017a4 <Shell_Loop+0x18c>)
 8001720:	f006 fbd6 	bl	8007ed0 <sniprintf>
 8001724:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	b29a      	uxth	r2, r3
 800172a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800172e:	491d      	ldr	r1, [pc, #116]	@ (80017a4 <Shell_Loop+0x18c>)
 8001730:	480f      	ldr	r0, [pc, #60]	@ (8001770 <Shell_Loop+0x158>)
 8001732:	f004 fa10 	bl	8005b56 <HAL_UART_Transmit>
 8001736:	e006      	b.n	8001746 <Shell_Loop+0x12e>
		}
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001738:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173c:	2214      	movs	r2, #20
 800173e:	491a      	ldr	r1, [pc, #104]	@ (80017a8 <Shell_Loop+0x190>)
 8001740:	480b      	ldr	r0, [pc, #44]	@ (8001770 <Shell_Loop+0x158>)
 8001742:	f004 fa08 	bl	8005b56 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001746:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800174a:	2222      	movs	r2, #34	@ 0x22
 800174c:	4917      	ldr	r1, [pc, #92]	@ (80017ac <Shell_Loop+0x194>)
 800174e:	4808      	ldr	r0, [pc, #32]	@ (8001770 <Shell_Loop+0x158>)
 8001750:	f004 fa01 	bl	8005b56 <HAL_UART_Transmit>
		newCmdReady = 0;
 8001754:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <Shell_Loop+0x174>)
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
	}
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000434 	.word	0x20000434
 8001768:	20000438 	.word	0x20000438
 800176c:	20000090 	.word	0x20000090
 8001770:	2000030c 	.word	0x2000030c
 8001774:	200004bc 	.word	0x200004bc
 8001778:	2000047c 	.word	0x2000047c
 800177c:	200004e4 	.word	0x200004e4
 8001780:	08009130 	.word	0x08009130
 8001784:	200004e8 	.word	0x200004e8
 8001788:	200004c0 	.word	0x200004c0
 800178c:	200004ec 	.word	0x200004ec
 8001790:	20000094 	.word	0x20000094
 8001794:	08009134 	.word	0x08009134
 8001798:	200000ac 	.word	0x200000ac
 800179c:	08009144 	.word	0x08009144
 80017a0:	0800914c 	.word	0x0800914c
 80017a4:	2000043c 	.word	0x2000043c
 80017a8:	20000098 	.word	0x20000098
 80017ac:	20000004 	.word	0x20000004

080017b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_UART_RxCpltCallback+0x20>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80017be:	2201      	movs	r2, #1
 80017c0:	4904      	ldr	r1, [pc, #16]	@ (80017d4 <HAL_UART_RxCpltCallback+0x24>)
 80017c2:	4805      	ldr	r0, [pc, #20]	@ (80017d8 <HAL_UART_RxCpltCallback+0x28>)
 80017c4:	f004 fa56 	bl	8005c74 <HAL_UART_Receive_IT>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000434 	.word	0x20000434
 80017d4:	20000438 	.word	0x20000438
 80017d8:	2000030c 	.word	0x2000030c

080017dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017dc:	480d      	ldr	r0, [pc, #52]	@ (8001814 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017de:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017e0:	480d      	ldr	r0, [pc, #52]	@ (8001818 <LoopForever+0x6>)
  ldr r1, =_edata
 80017e2:	490e      	ldr	r1, [pc, #56]	@ (800181c <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001820 <LoopForever+0xe>)
  movs r3, #0
 80017e6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80017e8:	e002      	b.n	80017f0 <LoopCopyDataInit>

080017ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ee:	3304      	adds	r3, #4

080017f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f4:	d3f9      	bcc.n	80017ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001824 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f8:	4c0b      	ldr	r4, [pc, #44]	@ (8001828 <LoopForever+0x16>)
  movs r3, #0
 80017fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017fc:	e001      	b.n	8001802 <LoopFillZerobss>

080017fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001800:	3204      	adds	r2, #4

08001802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001804:	d3fb      	bcc.n	80017fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001806:	f7ff fb8d 	bl	8000f24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800180a:	f006 fc89 	bl	8008120 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800180e:	f7ff f94f 	bl	8000ab0 <main>

08001812 <LoopForever>:

LoopForever:
    b LoopForever
 8001812:	e7fe      	b.n	8001812 <LoopForever>
  ldr   r0, =_estack
 8001814:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800181c:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8001820:	080092a4 	.word	0x080092a4
  ldr r2, =_sbss
 8001824:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8001828:	20000640 	.word	0x20000640

0800182c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800182c:	e7fe      	b.n	800182c <ADC1_2_IRQHandler>

0800182e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001834:	2300      	movs	r3, #0
 8001836:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001838:	2003      	movs	r0, #3
 800183a:	f001 f9dc 	bl	8002bf6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800183e:	200f      	movs	r0, #15
 8001840:	f7ff f9e8 	bl	8000c14 <HAL_InitTick>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	e001      	b.n	8001854 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001850:	f7ff f9bc 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001854:	79fb      	ldrb	r3, [r7, #7]

}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001864:	4b05      	ldr	r3, [pc, #20]	@ (800187c <HAL_IncTick+0x1c>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <HAL_IncTick+0x20>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4413      	add	r3, r2
 800186e:	4a03      	ldr	r2, [pc, #12]	@ (800187c <HAL_IncTick+0x1c>)
 8001870:	6013      	str	r3, [r2, #0]
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	200004f0 	.word	0x200004f0
 8001880:	200000cc 	.word	0x200000cc

08001884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  return uwTick;
 8001888:	4b03      	ldr	r3, [pc, #12]	@ (8001898 <HAL_GetTick+0x14>)
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	200004f0 	.word	0x200004f0

0800189c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	609a      	str	r2, [r3, #8]
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	609a      	str	r2, [r3, #8]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001904:	b480      	push	{r7}
 8001906:	b087      	sub	sp, #28
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
 8001910:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3360      	adds	r3, #96	@ 0x60
 8001916:	461a      	mov	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <LL_ADC_SetOffset+0x44>)
 8001926:	4013      	ands	r3, r2
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	4313      	orrs	r3, r2
 8001934:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800193c:	bf00      	nop
 800193e:	371c      	adds	r7, #28
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	03fff000 	.word	0x03fff000

0800194c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3360      	adds	r3, #96	@ 0x60
 800195a:	461a      	mov	r2, r3
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001978:	b480      	push	{r7}
 800197a:	b087      	sub	sp, #28
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	3360      	adds	r3, #96	@ 0x60
 8001988:	461a      	mov	r2, r3
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	431a      	orrs	r2, r3
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80019a2:	bf00      	nop
 80019a4:	371c      	adds	r7, #28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b087      	sub	sp, #28
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3360      	adds	r3, #96	@ 0x60
 80019be:	461a      	mov	r2, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	431a      	orrs	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80019d8:	bf00      	nop
 80019da:	371c      	adds	r7, #28
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b087      	sub	sp, #28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	3360      	adds	r3, #96	@ 0x60
 80019f4:	461a      	mov	r2, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001a0e:	bf00      	nop
 8001a10:	371c      	adds	r7, #28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	615a      	str	r2, [r3, #20]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b087      	sub	sp, #28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	3330      	adds	r3, #48	@ 0x30
 8001a50:	461a      	mov	r2, r3
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	f003 030c 	and.w	r3, r3, #12
 8001a5c:	4413      	add	r3, r2
 8001a5e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	f003 031f 	and.w	r3, r3, #31
 8001a6a:	211f      	movs	r1, #31
 8001a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	401a      	ands	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	0e9b      	lsrs	r3, r3, #26
 8001a78:	f003 011f 	and.w	r1, r3, #31
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	f003 031f 	and.w	r3, r3, #31
 8001a82:	fa01 f303 	lsl.w	r3, r1, r3
 8001a86:	431a      	orrs	r2, r3
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a8c:	bf00      	nop
 8001a8e:	371c      	adds	r7, #28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	0e5b      	lsrs	r3, r3, #25
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	4413      	add	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	0d1b      	lsrs	r3, r3, #20
 8001ac0:	f003 031f 	and.w	r3, r3, #31
 8001ac4:	2107      	movs	r1, #7
 8001ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aca:	43db      	mvns	r3, r3
 8001acc:	401a      	ands	r2, r3
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	0d1b      	lsrs	r3, r3, #20
 8001ad2:	f003 031f 	and.w	r3, r3, #31
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	431a      	orrs	r2, r3
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ae2:	bf00      	nop
 8001ae4:	371c      	adds	r7, #28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f003 0318 	and.w	r3, r3, #24
 8001b12:	4908      	ldr	r1, [pc, #32]	@ (8001b34 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b14:	40d9      	lsrs	r1, r3
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	400b      	ands	r3, r1
 8001b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b26:	bf00      	nop
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	0007ffff 	.word	0x0007ffff

08001b38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001b48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	6093      	str	r3, [r2, #8]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b70:	d101      	bne.n	8001b76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b72:	2301      	movs	r3, #1
 8001b74:	e000      	b.n	8001b78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b98:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001bc0:	d101      	bne.n	8001bc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <LL_ADC_IsEnabled+0x18>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <LL_ADC_IsEnabled+0x1a>
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 0304 	and.w	r3, r3, #4
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d101      	bne.n	8001c12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0308 	and.w	r3, r3, #8
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d101      	bne.n	8001c38 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c48:	b590      	push	{r4, r7, lr}
 8001c4a:	b089      	sub	sp, #36	@ 0x24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c50:	2300      	movs	r3, #0
 8001c52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e1a9      	b.n	8001fb6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d109      	bne.n	8001c84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7fe fd93 	bl	800079c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff67 	bl	8001b5c <LL_ADC_IsDeepPowerDownEnabled>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d004      	beq.n	8001c9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ff4d 	bl	8001b38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff82 	bl	8001bac <LL_ADC_IsInternalRegulatorEnabled>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d115      	bne.n	8001cda <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ff66 	bl	8001b84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cb8:	4b9c      	ldr	r3, [pc, #624]	@ (8001f2c <HAL_ADC_Init+0x2e4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	099b      	lsrs	r3, r3, #6
 8001cbe:	4a9c      	ldr	r2, [pc, #624]	@ (8001f30 <HAL_ADC_Init+0x2e8>)
 8001cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc4:	099b      	lsrs	r3, r3, #6
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ccc:	e002      	b.n	8001cd4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	3b01      	subs	r3, #1
 8001cd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f9      	bne.n	8001cce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff64 	bl	8001bac <LL_ADC_IsInternalRegulatorEnabled>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d10d      	bne.n	8001d06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cee:	f043 0210 	orr.w	r2, r3, #16
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cfa:	f043 0201 	orr.w	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ff75 	bl	8001bfa <LL_ADC_REG_IsConversionOngoing>
 8001d10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d16:	f003 0310 	and.w	r3, r3, #16
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f040 8142 	bne.w	8001fa4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f040 813e 	bne.w	8001fa4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d2c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d30:	f043 0202 	orr.w	r2, r3, #2
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff49 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d141      	bne.n	8001dcc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d50:	d004      	beq.n	8001d5c <HAL_ADC_Init+0x114>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a77      	ldr	r2, [pc, #476]	@ (8001f34 <HAL_ADC_Init+0x2ec>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d10f      	bne.n	8001d7c <HAL_ADC_Init+0x134>
 8001d5c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001d60:	f7ff ff38 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d64:	4604      	mov	r4, r0
 8001d66:	4873      	ldr	r0, [pc, #460]	@ (8001f34 <HAL_ADC_Init+0x2ec>)
 8001d68:	f7ff ff34 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4323      	orrs	r3, r4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	e012      	b.n	8001da2 <HAL_ADC_Init+0x15a>
 8001d7c:	486e      	ldr	r0, [pc, #440]	@ (8001f38 <HAL_ADC_Init+0x2f0>)
 8001d7e:	f7ff ff29 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d82:	4604      	mov	r4, r0
 8001d84:	486d      	ldr	r0, [pc, #436]	@ (8001f3c <HAL_ADC_Init+0x2f4>)
 8001d86:	f7ff ff25 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	431c      	orrs	r4, r3
 8001d8e:	486c      	ldr	r0, [pc, #432]	@ (8001f40 <HAL_ADC_Init+0x2f8>)
 8001d90:	f7ff ff20 	bl	8001bd4 <LL_ADC_IsEnabled>
 8001d94:	4603      	mov	r3, r0
 8001d96:	4323      	orrs	r3, r4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2301      	moveq	r3, #1
 8001d9e:	2300      	movne	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d012      	beq.n	8001dcc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dae:	d004      	beq.n	8001dba <HAL_ADC_Init+0x172>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a5f      	ldr	r2, [pc, #380]	@ (8001f34 <HAL_ADC_Init+0x2ec>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_Init+0x176>
 8001dba:	4a62      	ldr	r2, [pc, #392]	@ (8001f44 <HAL_ADC_Init+0x2fc>)
 8001dbc:	e000      	b.n	8001dc0 <HAL_ADC_Init+0x178>
 8001dbe:	4a62      	ldr	r2, [pc, #392]	@ (8001f48 <HAL_ADC_Init+0x300>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f7ff fd68 	bl	800189c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	7f5b      	ldrb	r3, [r3, #29]
 8001dd0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dd6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001ddc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001de2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d106      	bne.n	8001e08 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	045b      	lsls	r3, r3, #17
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d009      	beq.n	8001e24 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e14:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	4b48      	ldr	r3, [pc, #288]	@ (8001f4c <HAL_ADC_Init+0x304>)
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	69b9      	ldr	r1, [r7, #24]
 8001e34:	430b      	orrs	r3, r1
 8001e36:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff fee4 	bl	8001c20 <LL_ADC_INJ_IsConversionOngoing>
 8001e58:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d17f      	bne.n	8001f60 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d17c      	bne.n	8001f60 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e6a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e72:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e74:	4313      	orrs	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e82:	f023 0302 	bic.w	r3, r3, #2
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	430b      	orrs	r3, r1
 8001e8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d017      	beq.n	8001ec8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	691a      	ldr	r2, [r3, #16]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001ea6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001eb0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001eb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	6911      	ldr	r1, [r2, #16]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	430b      	orrs	r3, r1
 8001ec2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001ec6:	e013      	b.n	8001ef0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691a      	ldr	r2, [r3, #16]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001ed6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001ee8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001eec:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d12a      	bne.n	8001f50 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001f04:	f023 0304 	bic.w	r3, r3, #4
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f10:	4311      	orrs	r1, r2
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f16:	4311      	orrs	r1, r2
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f042 0201 	orr.w	r2, r2, #1
 8001f28:	611a      	str	r2, [r3, #16]
 8001f2a:	e019      	b.n	8001f60 <HAL_ADC_Init+0x318>
 8001f2c:	20000000 	.word	0x20000000
 8001f30:	053e2d63 	.word	0x053e2d63
 8001f34:	50000100 	.word	0x50000100
 8001f38:	50000400 	.word	0x50000400
 8001f3c:	50000500 	.word	0x50000500
 8001f40:	50000600 	.word	0x50000600
 8001f44:	50000300 	.word	0x50000300
 8001f48:	50000700 	.word	0x50000700
 8001f4c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	691a      	ldr	r2, [r3, #16]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f022 0201 	bic.w	r2, r2, #1
 8001f5e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d10c      	bne.n	8001f82 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	f023 010f 	bic.w	r1, r3, #15
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	1e5a      	subs	r2, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f80:	e007      	b.n	8001f92 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 020f 	bic.w	r2, r2, #15
 8001f90:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fa2:	e007      	b.n	8001fb4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa8:	f043 0210 	orr.w	r2, r3, #16
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001fb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3724      	adds	r7, #36	@ 0x24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd90      	pop	{r4, r7, pc}
 8001fbe:	bf00      	nop

08001fc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b0b6      	sub	sp, #216	@ 0xd8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d102      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x24>
 8001fde:	2302      	movs	r3, #2
 8001fe0:	f000 bc13 	b.w	800280a <HAL_ADC_ConfigChannel+0x84a>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fe02 	bl	8001bfa <LL_ADC_REG_IsConversionOngoing>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f040 83f3 	bne.w	80027e4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	6859      	ldr	r1, [r3, #4]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	461a      	mov	r2, r3
 800200c:	f7ff fd18 	bl	8001a40 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fdf0 	bl	8001bfa <LL_ADC_REG_IsConversionOngoing>
 800201a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fdfc 	bl	8001c20 <LL_ADC_INJ_IsConversionOngoing>
 8002028:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800202c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002030:	2b00      	cmp	r3, #0
 8002032:	f040 81d9 	bne.w	80023e8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002036:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800203a:	2b00      	cmp	r3, #0
 800203c:	f040 81d4 	bne.w	80023e8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002048:	d10f      	bne.n	800206a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6818      	ldr	r0, [r3, #0]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2200      	movs	r2, #0
 8002054:	4619      	mov	r1, r3
 8002056:	f7ff fd1f 	bl	8001a98 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fcd9 	bl	8001a1a <LL_ADC_SetSamplingTimeCommonConfig>
 8002068:	e00e      	b.n	8002088 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	6819      	ldr	r1, [r3, #0]
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	461a      	mov	r2, r3
 8002078:	f7ff fd0e 	bl	8001a98 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2100      	movs	r1, #0
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fcc9 	bl	8001a1a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	08db      	lsrs	r3, r3, #3
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	d022      	beq.n	80020f0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6818      	ldr	r0, [r3, #0]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	6919      	ldr	r1, [r3, #16]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80020ba:	f7ff fc23 	bl	8001904 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6818      	ldr	r0, [r3, #0]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	6919      	ldr	r1, [r3, #16]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	461a      	mov	r2, r3
 80020cc:	f7ff fc6f 	bl	80019ae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6818      	ldr	r0, [r3, #0]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d102      	bne.n	80020e6 <HAL_ADC_ConfigChannel+0x126>
 80020e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020e4:	e000      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x128>
 80020e6:	2300      	movs	r3, #0
 80020e8:	461a      	mov	r2, r3
 80020ea:	f7ff fc7b 	bl	80019e4 <LL_ADC_SetOffsetSaturation>
 80020ee:	e17b      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff fc28 	bl	800194c <LL_ADC_GetOffsetChannel>
 80020fc:	4603      	mov	r3, r0
 80020fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10a      	bne.n	800211c <HAL_ADC_ConfigChannel+0x15c>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2100      	movs	r1, #0
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fc1d 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	0e9b      	lsrs	r3, r3, #26
 8002116:	f003 021f 	and.w	r2, r3, #31
 800211a:	e01e      	b.n	800215a <HAL_ADC_ConfigChannel+0x19a>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fc12 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002128:	4603      	mov	r3, r0
 800212a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002132:	fa93 f3a3 	rbit	r3, r3
 8002136:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800213a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800213e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002142:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800214a:	2320      	movs	r3, #32
 800214c:	e004      	b.n	8002158 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800214e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002152:	fab3 f383 	clz	r3, r3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002162:	2b00      	cmp	r3, #0
 8002164:	d105      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x1b2>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	0e9b      	lsrs	r3, r3, #26
 800216c:	f003 031f 	and.w	r3, r3, #31
 8002170:	e018      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x1e4>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800217e:	fa93 f3a3 	rbit	r3, r3
 8002182:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800218a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800218e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002196:	2320      	movs	r3, #32
 8002198:	e004      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800219a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800219e:	fab3 f383 	clz	r3, r3
 80021a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d106      	bne.n	80021b6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2200      	movs	r2, #0
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fbe1 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2101      	movs	r1, #1
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fbc5 	bl	800194c <LL_ADC_GetOffsetChannel>
 80021c2:	4603      	mov	r3, r0
 80021c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d10a      	bne.n	80021e2 <HAL_ADC_ConfigChannel+0x222>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2101      	movs	r1, #1
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fbba 	bl	800194c <LL_ADC_GetOffsetChannel>
 80021d8:	4603      	mov	r3, r0
 80021da:	0e9b      	lsrs	r3, r3, #26
 80021dc:	f003 021f 	and.w	r2, r3, #31
 80021e0:	e01e      	b.n	8002220 <HAL_ADC_ConfigChannel+0x260>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2101      	movs	r1, #1
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fbaf 	bl	800194c <LL_ADC_GetOffsetChannel>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021f8:	fa93 f3a3 	rbit	r3, r3
 80021fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002200:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002204:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002208:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800220c:	2b00      	cmp	r3, #0
 800220e:	d101      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002210:	2320      	movs	r3, #32
 8002212:	e004      	b.n	800221e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002214:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002228:	2b00      	cmp	r3, #0
 800222a:	d105      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x278>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	0e9b      	lsrs	r3, r3, #26
 8002232:	f003 031f 	and.w	r3, r3, #31
 8002236:	e018      	b.n	800226a <HAL_ADC_ConfigChannel+0x2aa>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002244:	fa93 f3a3 	rbit	r3, r3
 8002248:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800224c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002250:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002254:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800225c:	2320      	movs	r3, #32
 800225e:	e004      	b.n	800226a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002260:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002264:	fab3 f383 	clz	r3, r3
 8002268:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800226a:	429a      	cmp	r2, r3
 800226c:	d106      	bne.n	800227c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2200      	movs	r2, #0
 8002274:	2101      	movs	r1, #1
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fb7e 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2102      	movs	r1, #2
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fb62 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002288:	4603      	mov	r3, r0
 800228a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10a      	bne.n	80022a8 <HAL_ADC_ConfigChannel+0x2e8>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2102      	movs	r1, #2
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fb57 	bl	800194c <LL_ADC_GetOffsetChannel>
 800229e:	4603      	mov	r3, r0
 80022a0:	0e9b      	lsrs	r3, r3, #26
 80022a2:	f003 021f 	and.w	r2, r3, #31
 80022a6:	e01e      	b.n	80022e6 <HAL_ADC_ConfigChannel+0x326>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2102      	movs	r1, #2
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff fb4c 	bl	800194c <LL_ADC_GetOffsetChannel>
 80022b4:	4603      	mov	r3, r0
 80022b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022be:	fa93 f3a3 	rbit	r3, r3
 80022c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80022c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80022ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80022d6:	2320      	movs	r3, #32
 80022d8:	e004      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80022da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022de:	fab3 f383 	clz	r3, r3
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d105      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x33e>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	0e9b      	lsrs	r3, r3, #26
 80022f8:	f003 031f 	and.w	r3, r3, #31
 80022fc:	e016      	b.n	800232c <HAL_ADC_ConfigChannel+0x36c>
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002310:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002312:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002316:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800231e:	2320      	movs	r3, #32
 8002320:	e004      	b.n	800232c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002322:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002326:	fab3 f383 	clz	r3, r3
 800232a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800232c:	429a      	cmp	r2, r3
 800232e:	d106      	bne.n	800233e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2200      	movs	r2, #0
 8002336:	2102      	movs	r1, #2
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff fb1d 	bl	8001978 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2103      	movs	r1, #3
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff fb01 	bl	800194c <LL_ADC_GetOffsetChannel>
 800234a:	4603      	mov	r3, r0
 800234c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10a      	bne.n	800236a <HAL_ADC_ConfigChannel+0x3aa>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2103      	movs	r1, #3
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff faf6 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002360:	4603      	mov	r3, r0
 8002362:	0e9b      	lsrs	r3, r3, #26
 8002364:	f003 021f 	and.w	r2, r3, #31
 8002368:	e017      	b.n	800239a <HAL_ADC_ConfigChannel+0x3da>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2103      	movs	r1, #3
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff faeb 	bl	800194c <LL_ADC_GetOffsetChannel>
 8002376:	4603      	mov	r3, r0
 8002378:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800237c:	fa93 f3a3 	rbit	r3, r3
 8002380:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002384:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002386:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800238c:	2320      	movs	r3, #32
 800238e:	e003      	b.n	8002398 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002390:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002392:	fab3 f383 	clz	r3, r3
 8002396:	b2db      	uxtb	r3, r3
 8002398:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d105      	bne.n	80023b2 <HAL_ADC_ConfigChannel+0x3f2>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	0e9b      	lsrs	r3, r3, #26
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	e011      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x416>
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023ba:	fa93 f3a3 	rbit	r3, r3
 80023be:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80023c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80023c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d101      	bne.n	80023ce <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80023ca:	2320      	movs	r3, #32
 80023cc:	e003      	b.n	80023d6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80023ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023d0:	fab3 f383 	clz	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d106      	bne.n	80023e8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2200      	movs	r2, #0
 80023e0:	2103      	movs	r1, #3
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fac8 	bl	8001978 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fbf1 	bl	8001bd4 <LL_ADC_IsEnabled>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f040 813d 	bne.w	8002674 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	6819      	ldr	r1, [r3, #0]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	461a      	mov	r2, r3
 8002408:	f7ff fb72 	bl	8001af0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	4aa2      	ldr	r2, [pc, #648]	@ (800269c <HAL_ADC_ConfigChannel+0x6dc>)
 8002412:	4293      	cmp	r3, r2
 8002414:	f040 812e 	bne.w	8002674 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10b      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x480>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	0e9b      	lsrs	r3, r3, #26
 800242e:	3301      	adds	r3, #1
 8002430:	f003 031f 	and.w	r3, r3, #31
 8002434:	2b09      	cmp	r3, #9
 8002436:	bf94      	ite	ls
 8002438:	2301      	movls	r3, #1
 800243a:	2300      	movhi	r3, #0
 800243c:	b2db      	uxtb	r3, r3
 800243e:	e019      	b.n	8002474 <HAL_ADC_ConfigChannel+0x4b4>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002448:	fa93 f3a3 	rbit	r3, r3
 800244c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800244e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002450:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002454:	2b00      	cmp	r3, #0
 8002456:	d101      	bne.n	800245c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002458:	2320      	movs	r3, #32
 800245a:	e003      	b.n	8002464 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800245c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800245e:	fab3 f383 	clz	r3, r3
 8002462:	b2db      	uxtb	r3, r3
 8002464:	3301      	adds	r3, #1
 8002466:	f003 031f 	and.w	r3, r3, #31
 800246a:	2b09      	cmp	r3, #9
 800246c:	bf94      	ite	ls
 800246e:	2301      	movls	r3, #1
 8002470:	2300      	movhi	r3, #0
 8002472:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002474:	2b00      	cmp	r3, #0
 8002476:	d079      	beq.n	800256c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002480:	2b00      	cmp	r3, #0
 8002482:	d107      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x4d4>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	0e9b      	lsrs	r3, r3, #26
 800248a:	3301      	adds	r3, #1
 800248c:	069b      	lsls	r3, r3, #26
 800248e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002492:	e015      	b.n	80024c0 <HAL_ADC_ConfigChannel+0x500>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800249c:	fa93 f3a3 	rbit	r3, r3
 80024a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80024a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80024a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d101      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80024ac:	2320      	movs	r3, #32
 80024ae:	e003      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80024b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024b2:	fab3 f383 	clz	r3, r3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	3301      	adds	r3, #1
 80024ba:	069b      	lsls	r3, r3, #26
 80024bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d109      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x520>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	0e9b      	lsrs	r3, r3, #26
 80024d2:	3301      	adds	r3, #1
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2101      	movs	r1, #1
 80024da:	fa01 f303 	lsl.w	r3, r1, r3
 80024de:	e017      	b.n	8002510 <HAL_ADC_ConfigChannel+0x550>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024e8:	fa93 f3a3 	rbit	r3, r3
 80024ec:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80024ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80024f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d101      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80024f8:	2320      	movs	r3, #32
 80024fa:	e003      	b.n	8002504 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80024fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024fe:	fab3 f383 	clz	r3, r3
 8002502:	b2db      	uxtb	r3, r3
 8002504:	3301      	adds	r3, #1
 8002506:	f003 031f 	and.w	r3, r3, #31
 800250a:	2101      	movs	r1, #1
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	ea42 0103 	orr.w	r1, r2, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10a      	bne.n	8002536 <HAL_ADC_ConfigChannel+0x576>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0e9b      	lsrs	r3, r3, #26
 8002526:	3301      	adds	r3, #1
 8002528:	f003 021f 	and.w	r2, r3, #31
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	051b      	lsls	r3, r3, #20
 8002534:	e018      	b.n	8002568 <HAL_ADC_ConfigChannel+0x5a8>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002546:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800254e:	2320      	movs	r3, #32
 8002550:	e003      	b.n	800255a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002554:	fab3 f383 	clz	r3, r3
 8002558:	b2db      	uxtb	r3, r3
 800255a:	3301      	adds	r3, #1
 800255c:	f003 021f 	and.w	r2, r3, #31
 8002560:	4613      	mov	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4413      	add	r3, r2
 8002566:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002568:	430b      	orrs	r3, r1
 800256a:	e07e      	b.n	800266a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002574:	2b00      	cmp	r3, #0
 8002576:	d107      	bne.n	8002588 <HAL_ADC_ConfigChannel+0x5c8>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	0e9b      	lsrs	r3, r3, #26
 800257e:	3301      	adds	r3, #1
 8002580:	069b      	lsls	r3, r3, #26
 8002582:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002586:	e015      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x5f4>
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002590:	fa93 f3a3 	rbit	r3, r3
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002598:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800259a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80025a0:	2320      	movs	r3, #32
 80025a2:	e003      	b.n	80025ac <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80025a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	3301      	adds	r3, #1
 80025ae:	069b      	lsls	r3, r3, #26
 80025b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d109      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x614>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	0e9b      	lsrs	r3, r3, #26
 80025c6:	3301      	adds	r3, #1
 80025c8:	f003 031f 	and.w	r3, r3, #31
 80025cc:	2101      	movs	r1, #1
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	e017      	b.n	8002604 <HAL_ADC_ConfigChannel+0x644>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	61fb      	str	r3, [r7, #28]
  return result;
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80025ec:	2320      	movs	r3, #32
 80025ee:	e003      	b.n	80025f8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	3301      	adds	r3, #1
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	2101      	movs	r1, #1
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	ea42 0103 	orr.w	r1, r2, r3
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002610:	2b00      	cmp	r3, #0
 8002612:	d10d      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x670>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	0e9b      	lsrs	r3, r3, #26
 800261a:	3301      	adds	r3, #1
 800261c:	f003 021f 	and.w	r2, r3, #31
 8002620:	4613      	mov	r3, r2
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4413      	add	r3, r2
 8002626:	3b1e      	subs	r3, #30
 8002628:	051b      	lsls	r3, r3, #20
 800262a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800262e:	e01b      	b.n	8002668 <HAL_ADC_ConfigChannel+0x6a8>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	613b      	str	r3, [r7, #16]
  return result;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002648:	2320      	movs	r3, #32
 800264a:	e003      	b.n	8002654 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	fab3 f383 	clz	r3, r3
 8002652:	b2db      	uxtb	r3, r3
 8002654:	3301      	adds	r3, #1
 8002656:	f003 021f 	and.w	r2, r3, #31
 800265a:	4613      	mov	r3, r2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4413      	add	r3, r2
 8002660:	3b1e      	subs	r3, #30
 8002662:	051b      	lsls	r3, r3, #20
 8002664:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002668:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800266e:	4619      	mov	r1, r3
 8002670:	f7ff fa12 	bl	8001a98 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b09      	ldr	r3, [pc, #36]	@ (80026a0 <HAL_ADC_ConfigChannel+0x6e0>)
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80be 	beq.w	80027fe <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800268a:	d004      	beq.n	8002696 <HAL_ADC_ConfigChannel+0x6d6>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a04      	ldr	r2, [pc, #16]	@ (80026a4 <HAL_ADC_ConfigChannel+0x6e4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d10a      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x6ec>
 8002696:	4b04      	ldr	r3, [pc, #16]	@ (80026a8 <HAL_ADC_ConfigChannel+0x6e8>)
 8002698:	e009      	b.n	80026ae <HAL_ADC_ConfigChannel+0x6ee>
 800269a:	bf00      	nop
 800269c:	407f0000 	.word	0x407f0000
 80026a0:	80080000 	.word	0x80080000
 80026a4:	50000100 	.word	0x50000100
 80026a8:	50000300 	.word	0x50000300
 80026ac:	4b59      	ldr	r3, [pc, #356]	@ (8002814 <HAL_ADC_ConfigChannel+0x854>)
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff f91a 	bl	80018e8 <LL_ADC_GetCommonPathInternalCh>
 80026b4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a56      	ldr	r2, [pc, #344]	@ (8002818 <HAL_ADC_ConfigChannel+0x858>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d004      	beq.n	80026cc <HAL_ADC_ConfigChannel+0x70c>
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a55      	ldr	r2, [pc, #340]	@ (800281c <HAL_ADC_ConfigChannel+0x85c>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d13a      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d134      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026e0:	d005      	beq.n	80026ee <HAL_ADC_ConfigChannel+0x72e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a4e      	ldr	r2, [pc, #312]	@ (8002820 <HAL_ADC_ConfigChannel+0x860>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	f040 8085 	bne.w	80027f8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026f6:	d004      	beq.n	8002702 <HAL_ADC_ConfigChannel+0x742>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a49      	ldr	r2, [pc, #292]	@ (8002824 <HAL_ADC_ConfigChannel+0x864>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d101      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x746>
 8002702:	4a49      	ldr	r2, [pc, #292]	@ (8002828 <HAL_ADC_ConfigChannel+0x868>)
 8002704:	e000      	b.n	8002708 <HAL_ADC_ConfigChannel+0x748>
 8002706:	4a43      	ldr	r2, [pc, #268]	@ (8002814 <HAL_ADC_ConfigChannel+0x854>)
 8002708:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800270c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f7ff f8d5 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002718:	4b44      	ldr	r3, [pc, #272]	@ (800282c <HAL_ADC_ConfigChannel+0x86c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	099b      	lsrs	r3, r3, #6
 800271e:	4a44      	ldr	r2, [pc, #272]	@ (8002830 <HAL_ADC_ConfigChannel+0x870>)
 8002720:	fba2 2303 	umull	r2, r3, r2, r3
 8002724:	099b      	lsrs	r3, r3, #6
 8002726:	1c5a      	adds	r2, r3, #1
 8002728:	4613      	mov	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002732:	e002      	b.n	800273a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3b01      	subs	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1f9      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002740:	e05a      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a3b      	ldr	r2, [pc, #236]	@ (8002834 <HAL_ADC_ConfigChannel+0x874>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d125      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800274c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d11f      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a31      	ldr	r2, [pc, #196]	@ (8002824 <HAL_ADC_ConfigChannel+0x864>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d104      	bne.n	800276c <HAL_ADC_ConfigChannel+0x7ac>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a34      	ldr	r2, [pc, #208]	@ (8002838 <HAL_ADC_ConfigChannel+0x878>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d047      	beq.n	80027fc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002774:	d004      	beq.n	8002780 <HAL_ADC_ConfigChannel+0x7c0>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a2a      	ldr	r2, [pc, #168]	@ (8002824 <HAL_ADC_ConfigChannel+0x864>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d101      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x7c4>
 8002780:	4a29      	ldr	r2, [pc, #164]	@ (8002828 <HAL_ADC_ConfigChannel+0x868>)
 8002782:	e000      	b.n	8002786 <HAL_ADC_ConfigChannel+0x7c6>
 8002784:	4a23      	ldr	r2, [pc, #140]	@ (8002814 <HAL_ADC_ConfigChannel+0x854>)
 8002786:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800278a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800278e:	4619      	mov	r1, r3
 8002790:	4610      	mov	r0, r2
 8002792:	f7ff f896 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002796:	e031      	b.n	80027fc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a27      	ldr	r2, [pc, #156]	@ (800283c <HAL_ADC_ConfigChannel+0x87c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d12d      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80027a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d127      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002824 <HAL_ADC_ConfigChannel+0x864>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d022      	beq.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027c0:	d004      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x80c>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a17      	ldr	r2, [pc, #92]	@ (8002824 <HAL_ADC_ConfigChannel+0x864>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d101      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x810>
 80027cc:	4a16      	ldr	r2, [pc, #88]	@ (8002828 <HAL_ADC_ConfigChannel+0x868>)
 80027ce:	e000      	b.n	80027d2 <HAL_ADC_ConfigChannel+0x812>
 80027d0:	4a10      	ldr	r2, [pc, #64]	@ (8002814 <HAL_ADC_ConfigChannel+0x854>)
 80027d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027da:	4619      	mov	r1, r3
 80027dc:	4610      	mov	r0, r2
 80027de:	f7ff f870 	bl	80018c2 <LL_ADC_SetCommonPathInternalCh>
 80027e2:	e00c      	b.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80027f6:	e002      	b.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027f8:	bf00      	nop
 80027fa:	e000      	b.n	80027fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002806:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800280a:	4618      	mov	r0, r3
 800280c:	37d8      	adds	r7, #216	@ 0xd8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	50000700 	.word	0x50000700
 8002818:	c3210000 	.word	0xc3210000
 800281c:	90c00010 	.word	0x90c00010
 8002820:	50000600 	.word	0x50000600
 8002824:	50000100 	.word	0x50000100
 8002828:	50000300 	.word	0x50000300
 800282c:	20000000 	.word	0x20000000
 8002830:	053e2d63 	.word	0x053e2d63
 8002834:	c7520000 	.word	0xc7520000
 8002838:	50000500 	.word	0x50000500
 800283c:	cb840000 	.word	0xcb840000

08002840 <LL_ADC_IsEnabled>:
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <LL_ADC_IsEnabled+0x18>
 8002854:	2301      	movs	r3, #1
 8002856:	e000      	b.n	800285a <LL_ADC_IsEnabled+0x1a>
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <LL_ADC_REG_IsConversionOngoing>:
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d101      	bne.n	800287e <LL_ADC_REG_IsConversionOngoing+0x18>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800288c:	b590      	push	{r4, r7, lr}
 800288e:	b0a1      	sub	sp, #132	@ 0x84
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e0e7      	b.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80028b2:	2300      	movs	r3, #0
 80028b4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80028b6:	2300      	movs	r3, #0
 80028b8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028c2:	d102      	bne.n	80028ca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80028c4:	4b6f      	ldr	r3, [pc, #444]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	e009      	b.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d102      	bne.n	80028da <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80028d4:	4b6d      	ldr	r3, [pc, #436]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80028d6:	60bb      	str	r3, [r7, #8]
 80028d8:	e001      	b.n	80028de <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10b      	bne.n	80028fc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e8:	f043 0220 	orr.w	r2, r3, #32
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e0be      	b.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff ffb1 	bl	8002866 <LL_ADC_REG_IsConversionOngoing>
 8002904:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff ffab 	bl	8002866 <LL_ADC_REG_IsConversionOngoing>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	f040 80a0 	bne.w	8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002918:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800291a:	2b00      	cmp	r3, #0
 800291c:	f040 809c 	bne.w	8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002928:	d004      	beq.n	8002934 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a55      	ldr	r2, [pc, #340]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d101      	bne.n	8002938 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002934:	4b56      	ldr	r3, [pc, #344]	@ (8002a90 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002936:	e000      	b.n	800293a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002938:	4b56      	ldr	r3, [pc, #344]	@ (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800293a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d04b      	beq.n	80029dc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002944:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002956:	035b      	lsls	r3, r3, #13
 8002958:	430b      	orrs	r3, r1
 800295a:	431a      	orrs	r2, r3
 800295c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800295e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002968:	d004      	beq.n	8002974 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a45      	ldr	r2, [pc, #276]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d10f      	bne.n	8002994 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002974:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002978:	f7ff ff62 	bl	8002840 <LL_ADC_IsEnabled>
 800297c:	4604      	mov	r4, r0
 800297e:	4841      	ldr	r0, [pc, #260]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002980:	f7ff ff5e 	bl	8002840 <LL_ADC_IsEnabled>
 8002984:	4603      	mov	r3, r0
 8002986:	4323      	orrs	r3, r4
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf0c      	ite	eq
 800298c:	2301      	moveq	r3, #1
 800298e:	2300      	movne	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e012      	b.n	80029ba <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002994:	483c      	ldr	r0, [pc, #240]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002996:	f7ff ff53 	bl	8002840 <LL_ADC_IsEnabled>
 800299a:	4604      	mov	r4, r0
 800299c:	483b      	ldr	r0, [pc, #236]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800299e:	f7ff ff4f 	bl	8002840 <LL_ADC_IsEnabled>
 80029a2:	4603      	mov	r3, r0
 80029a4:	431c      	orrs	r4, r3
 80029a6:	483c      	ldr	r0, [pc, #240]	@ (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80029a8:	f7ff ff4a 	bl	8002840 <LL_ADC_IsEnabled>
 80029ac:	4603      	mov	r3, r0
 80029ae:	4323      	orrs	r3, r4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d056      	beq.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80029c6:	f023 030f 	bic.w	r3, r3, #15
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	6811      	ldr	r1, [r2, #0]
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	6892      	ldr	r2, [r2, #8]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	431a      	orrs	r2, r3
 80029d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029d8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80029da:	e047      	b.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029e6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029f0:	d004      	beq.n	80029fc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a23      	ldr	r2, [pc, #140]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d10f      	bne.n	8002a1c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80029fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a00:	f7ff ff1e 	bl	8002840 <LL_ADC_IsEnabled>
 8002a04:	4604      	mov	r4, r0
 8002a06:	481f      	ldr	r0, [pc, #124]	@ (8002a84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002a08:	f7ff ff1a 	bl	8002840 <LL_ADC_IsEnabled>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4323      	orrs	r3, r4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	bf0c      	ite	eq
 8002a14:	2301      	moveq	r3, #1
 8002a16:	2300      	movne	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	e012      	b.n	8002a42 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002a1c:	481a      	ldr	r0, [pc, #104]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002a1e:	f7ff ff0f 	bl	8002840 <LL_ADC_IsEnabled>
 8002a22:	4604      	mov	r4, r0
 8002a24:	4819      	ldr	r0, [pc, #100]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002a26:	f7ff ff0b 	bl	8002840 <LL_ADC_IsEnabled>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	431c      	orrs	r4, r3
 8002a2e:	481a      	ldr	r0, [pc, #104]	@ (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002a30:	f7ff ff06 	bl	8002840 <LL_ADC_IsEnabled>
 8002a34:	4603      	mov	r3, r0
 8002a36:	4323      	orrs	r3, r4
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d012      	beq.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002a4e:	f023 030f 	bic.w	r3, r3, #15
 8002a52:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a54:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a56:	e009      	b.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5c:	f043 0220 	orr.w	r2, r3, #32
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002a6a:	e000      	b.n	8002a6e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a6c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a76:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3784      	adds	r7, #132	@ 0x84
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd90      	pop	{r4, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	50000100 	.word	0x50000100
 8002a88:	50000400 	.word	0x50000400
 8002a8c:	50000500 	.word	0x50000500
 8002a90:	50000300 	.word	0x50000300
 8002a94:	50000700 	.word	0x50000700
 8002a98:	50000600 	.word	0x50000600

08002a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ace:	4a04      	ldr	r2, [pc, #16]	@ (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	60d3      	str	r3, [r2, #12]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae8:	4b04      	ldr	r3, [pc, #16]	@ (8002afc <__NVIC_GetPriorityGrouping+0x18>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	f003 0307 	and.w	r3, r3, #7
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	db0b      	blt.n	8002b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	f003 021f 	and.w	r2, r3, #31
 8002b18:	4907      	ldr	r1, [pc, #28]	@ (8002b38 <__NVIC_EnableIRQ+0x38>)
 8002b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1e:	095b      	lsrs	r3, r3, #5
 8002b20:	2001      	movs	r0, #1
 8002b22:	fa00 f202 	lsl.w	r2, r0, r2
 8002b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	e000e100 	.word	0xe000e100

08002b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	6039      	str	r1, [r7, #0]
 8002b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	db0a      	blt.n	8002b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	b2da      	uxtb	r2, r3
 8002b54:	490c      	ldr	r1, [pc, #48]	@ (8002b88 <__NVIC_SetPriority+0x4c>)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	0112      	lsls	r2, r2, #4
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	440b      	add	r3, r1
 8002b60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b64:	e00a      	b.n	8002b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	4908      	ldr	r1, [pc, #32]	@ (8002b8c <__NVIC_SetPriority+0x50>)
 8002b6c:	79fb      	ldrb	r3, [r7, #7]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	3b04      	subs	r3, #4
 8002b74:	0112      	lsls	r2, r2, #4
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	440b      	add	r3, r1
 8002b7a:	761a      	strb	r2, [r3, #24]
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr
 8002b88:	e000e100 	.word	0xe000e100
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b089      	sub	sp, #36	@ 0x24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f1c3 0307 	rsb	r3, r3, #7
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	bf28      	it	cs
 8002bae:	2304      	movcs	r3, #4
 8002bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	2b06      	cmp	r3, #6
 8002bb8:	d902      	bls.n	8002bc0 <NVIC_EncodePriority+0x30>
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3b03      	subs	r3, #3
 8002bbe:	e000      	b.n	8002bc2 <NVIC_EncodePriority+0x32>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43da      	mvns	r2, r3
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	401a      	ands	r2, r3
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	43d9      	mvns	r1, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be8:	4313      	orrs	r3, r2
         );
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3724      	adds	r7, #36	@ 0x24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff ff4c 	bl	8002a9c <__NVIC_SetPriorityGrouping>
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c1a:	f7ff ff63 	bl	8002ae4 <__NVIC_GetPriorityGrouping>
 8002c1e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	6978      	ldr	r0, [r7, #20]
 8002c26:	f7ff ffb3 	bl	8002b90 <NVIC_EncodePriority>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c30:	4611      	mov	r1, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff ff82 	bl	8002b3c <__NVIC_SetPriority>
}
 8002c38:	bf00      	nop
 8002c3a:	3718      	adds	r7, #24
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff ff56 	bl	8002b00 <__NVIC_EnableIRQ>
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d005      	beq.n	8002c80 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2204      	movs	r2, #4
 8002c78:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
 8002c7e:	e037      	b.n	8002cf0 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 020e 	bic.w	r2, r2, #14
 8002c8e:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c9e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0201 	bic.w	r2, r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb4:	f003 021f 	and.w	r2, r3, #31
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc2:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ccc:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ce4:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002cee:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b084      	sub	sp, #16
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d16:	2300      	movs	r3, #0
 8002d18:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d00d      	beq.n	8002d42 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2204      	movs	r2, #4
 8002d2a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
 8002d40:	e047      	b.n	8002dd2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 020e 	bic.w	r2, r2, #14
 8002d50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0201 	bic.w	r2, r2, #1
 8002d60:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d70:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d76:	f003 021f 	and.w	r2, r3, #31
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	2101      	movs	r1, #1
 8002d80:	fa01 f202 	lsl.w	r2, r1, r2
 8002d84:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002d8e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00c      	beq.n	8002db2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002da6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002db0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	4798      	blx	r3
    }
  }
  return status;
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dea:	e15a      	b.n	80030a2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	2101      	movs	r1, #1
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa01 f303 	lsl.w	r3, r1, r3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 814c 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d005      	beq.n	8002e1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d130      	bne.n	8002e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	2203      	movs	r2, #3
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68da      	ldr	r2, [r3, #12]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e52:	2201      	movs	r2, #1
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f003 0201 	and.w	r2, r3, #1
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d017      	beq.n	8002eba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	2203      	movs	r2, #3
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	689a      	ldr	r2, [r3, #8]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d123      	bne.n	8002f0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	08da      	lsrs	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3208      	adds	r2, #8
 8002ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	220f      	movs	r2, #15
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	43db      	mvns	r3, r3
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	08da      	lsrs	r2, r3, #3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3208      	adds	r2, #8
 8002f08:	6939      	ldr	r1, [r7, #16]
 8002f0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	2203      	movs	r2, #3
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0203 	and.w	r2, r3, #3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 80a6 	beq.w	800309c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f50:	4b5b      	ldr	r3, [pc, #364]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	4a5a      	ldr	r2, [pc, #360]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f5c:	4b58      	ldr	r3, [pc, #352]	@ (80030c0 <HAL_GPIO_Init+0x2e4>)
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f68:	4a56      	ldr	r2, [pc, #344]	@ (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3302      	adds	r3, #2
 8002f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f003 0303 	and.w	r3, r3, #3
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	220f      	movs	r2, #15
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f92:	d01f      	beq.n	8002fd4 <HAL_GPIO_Init+0x1f8>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a4c      	ldr	r2, [pc, #304]	@ (80030c8 <HAL_GPIO_Init+0x2ec>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d019      	beq.n	8002fd0 <HAL_GPIO_Init+0x1f4>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a4b      	ldr	r2, [pc, #300]	@ (80030cc <HAL_GPIO_Init+0x2f0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d013      	beq.n	8002fcc <HAL_GPIO_Init+0x1f0>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a4a      	ldr	r2, [pc, #296]	@ (80030d0 <HAL_GPIO_Init+0x2f4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d00d      	beq.n	8002fc8 <HAL_GPIO_Init+0x1ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a49      	ldr	r2, [pc, #292]	@ (80030d4 <HAL_GPIO_Init+0x2f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d007      	beq.n	8002fc4 <HAL_GPIO_Init+0x1e8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a48      	ldr	r2, [pc, #288]	@ (80030d8 <HAL_GPIO_Init+0x2fc>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d101      	bne.n	8002fc0 <HAL_GPIO_Init+0x1e4>
 8002fbc:	2305      	movs	r3, #5
 8002fbe:	e00a      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc0:	2306      	movs	r3, #6
 8002fc2:	e008      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc4:	2304      	movs	r3, #4
 8002fc6:	e006      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e004      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_GPIO_Init+0x1fa>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	f002 0203 	and.w	r2, r2, #3
 8002fdc:	0092      	lsls	r2, r2, #2
 8002fde:	4093      	lsls	r3, r2
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fe6:	4937      	ldr	r1, [pc, #220]	@ (80030c4 <HAL_GPIO_Init+0x2e8>)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	3302      	adds	r3, #2
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ff4:	4b39      	ldr	r3, [pc, #228]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4013      	ands	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4313      	orrs	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003018:	4a30      	ldr	r2, [pc, #192]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800301e:	4b2f      	ldr	r3, [pc, #188]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	43db      	mvns	r3, r3
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d003      	beq.n	8003042 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4313      	orrs	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003042:	4a26      	ldr	r2, [pc, #152]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003048:	4b24      	ldr	r3, [pc, #144]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d003      	beq.n	800306c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800306c:	4a1b      	ldr	r2, [pc, #108]	@ (80030dc <HAL_GPIO_Init+0x300>)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003072:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003096:	4a11      	ldr	r2, [pc, #68]	@ (80030dc <HAL_GPIO_Init+0x300>)
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f47f ae9d 	bne.w	8002dec <HAL_GPIO_Init+0x10>
  }
}
 80030b2:	bf00      	nop
 80030b4:	bf00      	nop
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40021000 	.word	0x40021000
 80030c4:	40010000 	.word	0x40010000
 80030c8:	48000400 	.word	0x48000400
 80030cc:	48000800 	.word	0x48000800
 80030d0:	48000c00 	.word	0x48000c00
 80030d4:	48001000 	.word	0x48001000
 80030d8:	48001400 	.word	0x48001400
 80030dc:	40010400 	.word	0x40010400

080030e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]
 80030ec:	4613      	mov	r3, r2
 80030ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030f0:	787b      	ldrb	r3, [r7, #1]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030f6:	887a      	ldrh	r2, [r7, #2]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030fc:	e002      	b.n	8003104 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030fe:	887a      	ldrh	r2, [r7, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800311a:	4b08      	ldr	r3, [pc, #32]	@ (800313c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	4013      	ands	r3, r2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d006      	beq.n	8003134 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003126:	4a05      	ldr	r2, [pc, #20]	@ (800313c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800312c:	88fb      	ldrh	r3, [r7, #6]
 800312e:	4618      	mov	r0, r3
 8003130:	f000 f806 	bl	8003140 <HAL_GPIO_EXTI_Callback>
  }
}
 8003134:	bf00      	nop
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40010400 	.word	0x40010400

08003140 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
	...

08003158 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d141      	bne.n	80031ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003166:	4b4b      	ldr	r3, [pc, #300]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003172:	d131      	bne.n	80031d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003174:	4b47      	ldr	r3, [pc, #284]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800317a:	4a46      	ldr	r2, [pc, #280]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003180:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003184:	4b43      	ldr	r3, [pc, #268]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800318c:	4a41      	ldr	r2, [pc, #260]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800318e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003192:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003194:	4b40      	ldr	r3, [pc, #256]	@ (8003298 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2232      	movs	r2, #50	@ 0x32
 800319a:	fb02 f303 	mul.w	r3, r2, r3
 800319e:	4a3f      	ldr	r2, [pc, #252]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031a0:	fba2 2303 	umull	r2, r3, r2, r3
 80031a4:	0c9b      	lsrs	r3, r3, #18
 80031a6:	3301      	adds	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031aa:	e002      	b.n	80031b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031b2:	4b38      	ldr	r3, [pc, #224]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031be:	d102      	bne.n	80031c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f2      	bne.n	80031ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031c6:	4b33      	ldr	r3, [pc, #204]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031d2:	d158      	bne.n	8003286 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e057      	b.n	8003288 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031de:	4a2d      	ldr	r2, [pc, #180]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031e8:	e04d      	b.n	8003286 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f0:	d141      	bne.n	8003276 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031f2:	4b28      	ldr	r3, [pc, #160]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031fe:	d131      	bne.n	8003264 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003200:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003206:	4a23      	ldr	r2, [pc, #140]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800320c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003210:	4b20      	ldr	r3, [pc, #128]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003218:	4a1e      	ldr	r2, [pc, #120]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800321e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003220:	4b1d      	ldr	r3, [pc, #116]	@ (8003298 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2232      	movs	r2, #50	@ 0x32
 8003226:	fb02 f303 	mul.w	r3, r2, r3
 800322a:	4a1c      	ldr	r2, [pc, #112]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	0c9b      	lsrs	r3, r3, #18
 8003232:	3301      	adds	r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003236:	e002      	b.n	800323e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	3b01      	subs	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800323e:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324a:	d102      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f2      	bne.n	8003238 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003252:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800325e:	d112      	bne.n	8003286 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e011      	b.n	8003288 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003264:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800326a:	4a0a      	ldr	r2, [pc, #40]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003270:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003274:	e007      	b.n	8003286 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003276:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800327e:	4a05      	ldr	r2, [pc, #20]	@ (8003294 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003280:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003284:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	40007000 	.word	0x40007000
 8003298:	20000000 	.word	0x20000000
 800329c:	431bde83 	.word	0x431bde83

080032a0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	4a04      	ldr	r2, [pc, #16]	@ (80032bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80032aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032ae:	6093      	str	r3, [r2, #8]
}
 80032b0:	bf00      	nop
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40007000 	.word	0x40007000

080032c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e2fe      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d075      	beq.n	80033ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032de:	4b97      	ldr	r3, [pc, #604]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032e8:	4b94      	ldr	r3, [pc, #592]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d102      	bne.n	80032fe <HAL_RCC_OscConfig+0x3e>
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d002      	beq.n	8003304 <HAL_RCC_OscConfig+0x44>
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d10b      	bne.n	800331c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	4b8d      	ldr	r3, [pc, #564]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d05b      	beq.n	80033c8 <HAL_RCC_OscConfig+0x108>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d157      	bne.n	80033c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e2d9      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003324:	d106      	bne.n	8003334 <HAL_RCC_OscConfig+0x74>
 8003326:	4b85      	ldr	r3, [pc, #532]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a84      	ldr	r2, [pc, #528]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800332c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003330:	6013      	str	r3, [r2, #0]
 8003332:	e01d      	b.n	8003370 <HAL_RCC_OscConfig+0xb0>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800333c:	d10c      	bne.n	8003358 <HAL_RCC_OscConfig+0x98>
 800333e:	4b7f      	ldr	r3, [pc, #508]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a7e      	ldr	r2, [pc, #504]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003348:	6013      	str	r3, [r2, #0]
 800334a:	4b7c      	ldr	r3, [pc, #496]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a7b      	ldr	r2, [pc, #492]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003354:	6013      	str	r3, [r2, #0]
 8003356:	e00b      	b.n	8003370 <HAL_RCC_OscConfig+0xb0>
 8003358:	4b78      	ldr	r3, [pc, #480]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a77      	ldr	r2, [pc, #476]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800335e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003362:	6013      	str	r3, [r2, #0]
 8003364:	4b75      	ldr	r3, [pc, #468]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a74      	ldr	r2, [pc, #464]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800336a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800336e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d013      	beq.n	80033a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7fe fa84 	bl	8001884 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003380:	f7fe fa80 	bl	8001884 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b64      	cmp	r3, #100	@ 0x64
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e29e      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003392:	4b6a      	ldr	r3, [pc, #424]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0f0      	beq.n	8003380 <HAL_RCC_OscConfig+0xc0>
 800339e:	e014      	b.n	80033ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7fe fa70 	bl	8001884 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a8:	f7fe fa6c 	bl	8001884 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b64      	cmp	r3, #100	@ 0x64
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e28a      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ba:	4b60      	ldr	r3, [pc, #384]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0xe8>
 80033c6:	e000      	b.n	80033ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d075      	beq.n	80034c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033d6:	4b59      	ldr	r3, [pc, #356]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e0:	4b56      	ldr	r3, [pc, #344]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	2b0c      	cmp	r3, #12
 80033ee:	d102      	bne.n	80033f6 <HAL_RCC_OscConfig+0x136>
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d002      	beq.n	80033fc <HAL_RCC_OscConfig+0x13c>
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d11f      	bne.n	800343c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033fc:	4b4f      	ldr	r3, [pc, #316]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003404:	2b00      	cmp	r3, #0
 8003406:	d005      	beq.n	8003414 <HAL_RCC_OscConfig+0x154>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e25d      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003414:	4b49      	ldr	r3, [pc, #292]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	061b      	lsls	r3, r3, #24
 8003422:	4946      	ldr	r1, [pc, #280]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003424:	4313      	orrs	r3, r2
 8003426:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003428:	4b45      	ldr	r3, [pc, #276]	@ (8003540 <HAL_RCC_OscConfig+0x280>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7fd fbf1 	bl	8000c14 <HAL_InitTick>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d043      	beq.n	80034c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e249      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d023      	beq.n	800348c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003444:	4b3d      	ldr	r3, [pc, #244]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a3c      	ldr	r2, [pc, #240]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800344a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800344e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003450:	f7fe fa18 	bl	8001884 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003458:	f7fe fa14 	bl	8001884 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e232      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800346a:	4b34      	ldr	r3, [pc, #208]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f0      	beq.n	8003458 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003476:	4b31      	ldr	r3, [pc, #196]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	061b      	lsls	r3, r3, #24
 8003484:	492d      	ldr	r1, [pc, #180]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003486:	4313      	orrs	r3, r2
 8003488:	604b      	str	r3, [r1, #4]
 800348a:	e01a      	b.n	80034c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800348c:	4b2b      	ldr	r3, [pc, #172]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003492:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003496:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003498:	f7fe f9f4 	bl	8001884 <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a0:	f7fe f9f0 	bl	8001884 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e20e      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034b2:	4b22      	ldr	r3, [pc, #136]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x1e0>
 80034be:	e000      	b.n	80034c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0308 	and.w	r3, r3, #8
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d041      	beq.n	8003552 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d01c      	beq.n	8003510 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034d6:	4b19      	ldr	r3, [pc, #100]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80034d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034dc:	4a17      	ldr	r2, [pc, #92]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 80034de:	f043 0301 	orr.w	r3, r3, #1
 80034e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e6:	f7fe f9cd 	bl	8001884 <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ee:	f7fe f9c9 	bl	8001884 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e1e7      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003500:	4b0e      	ldr	r3, [pc, #56]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003502:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0ef      	beq.n	80034ee <HAL_RCC_OscConfig+0x22e>
 800350e:	e020      	b.n	8003552 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003510:	4b0a      	ldr	r3, [pc, #40]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003512:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003516:	4a09      	ldr	r2, [pc, #36]	@ (800353c <HAL_RCC_OscConfig+0x27c>)
 8003518:	f023 0301 	bic.w	r3, r3, #1
 800351c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003520:	f7fe f9b0 	bl	8001884 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003526:	e00d      	b.n	8003544 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003528:	f7fe f9ac 	bl	8001884 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d906      	bls.n	8003544 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e1ca      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
 800353a:	bf00      	nop
 800353c:	40021000 	.word	0x40021000
 8003540:	200000c8 	.word	0x200000c8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003544:	4b8c      	ldr	r3, [pc, #560]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ea      	bne.n	8003528 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 80a6 	beq.w	80036ac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003560:	2300      	movs	r3, #0
 8003562:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003564:	4b84      	ldr	r3, [pc, #528]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_OscConfig+0x2b4>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <HAL_RCC_OscConfig+0x2b6>
 8003574:	2300      	movs	r3, #0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00d      	beq.n	8003596 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800357a:	4b7f      	ldr	r3, [pc, #508]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800357c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357e:	4a7e      	ldr	r2, [pc, #504]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003584:	6593      	str	r3, [r2, #88]	@ 0x58
 8003586:	4b7c      	ldr	r3, [pc, #496]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800358e:	60fb      	str	r3, [r7, #12]
 8003590:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003592:	2301      	movs	r3, #1
 8003594:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003596:	4b79      	ldr	r3, [pc, #484]	@ (800377c <HAL_RCC_OscConfig+0x4bc>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d118      	bne.n	80035d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035a2:	4b76      	ldr	r3, [pc, #472]	@ (800377c <HAL_RCC_OscConfig+0x4bc>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a75      	ldr	r2, [pc, #468]	@ (800377c <HAL_RCC_OscConfig+0x4bc>)
 80035a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ae:	f7fe f969 	bl	8001884 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b6:	f7fe f965 	bl	8001884 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e183      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035c8:	4b6c      	ldr	r3, [pc, #432]	@ (800377c <HAL_RCC_OscConfig+0x4bc>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d108      	bne.n	80035ee <HAL_RCC_OscConfig+0x32e>
 80035dc:	4b66      	ldr	r3, [pc, #408]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80035de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e2:	4a65      	ldr	r2, [pc, #404]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035ec:	e024      	b.n	8003638 <HAL_RCC_OscConfig+0x378>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b05      	cmp	r3, #5
 80035f4:	d110      	bne.n	8003618 <HAL_RCC_OscConfig+0x358>
 80035f6:	4b60      	ldr	r3, [pc, #384]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80035f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fc:	4a5e      	ldr	r2, [pc, #376]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80035fe:	f043 0304 	orr.w	r3, r3, #4
 8003602:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003606:	4b5c      	ldr	r3, [pc, #368]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360c:	4a5a      	ldr	r2, [pc, #360]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800360e:	f043 0301 	orr.w	r3, r3, #1
 8003612:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003616:	e00f      	b.n	8003638 <HAL_RCC_OscConfig+0x378>
 8003618:	4b57      	ldr	r3, [pc, #348]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800361a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361e:	4a56      	ldr	r2, [pc, #344]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003620:	f023 0301 	bic.w	r3, r3, #1
 8003624:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003628:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	4a52      	ldr	r2, [pc, #328]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003630:	f023 0304 	bic.w	r3, r3, #4
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003640:	f7fe f920 	bl	8001884 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003646:	e00a      	b.n	800365e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003648:	f7fe f91c 	bl	8001884 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003656:	4293      	cmp	r3, r2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e138      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800365e:	4b46      	ldr	r3, [pc, #280]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0ed      	beq.n	8003648 <HAL_RCC_OscConfig+0x388>
 800366c:	e015      	b.n	800369a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366e:	f7fe f909 	bl	8001884 <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003674:	e00a      	b.n	800368c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fe f905 	bl	8001884 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003684:	4293      	cmp	r3, r2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e121      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800368c:	4b3a      	ldr	r3, [pc, #232]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1ed      	bne.n	8003676 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800369a:	7ffb      	ldrb	r3, [r7, #31]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d105      	bne.n	80036ac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036a0:	4b35      	ldr	r3, [pc, #212]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a4:	4a34      	ldr	r2, [pc, #208]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036aa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0320 	and.w	r3, r3, #32
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d03c      	beq.n	8003732 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01c      	beq.n	80036fa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d0:	f7fe f8d8 	bl	8001884 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036d8:	f7fe f8d4 	bl	8001884 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e0f2      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036ea:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ef      	beq.n	80036d8 <HAL_RCC_OscConfig+0x418>
 80036f8:	e01b      	b.n	8003732 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 80036fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003700:	4a1d      	ldr	r2, [pc, #116]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003702:	f023 0301 	bic.w	r3, r3, #1
 8003706:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370a:	f7fe f8bb 	bl	8001884 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003712:	f7fe f8b7 	bl	8001884 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e0d5      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003724:	4b14      	ldr	r3, [pc, #80]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003726:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1ef      	bne.n	8003712 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80c9 	beq.w	80038ce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800373c:	4b0e      	ldr	r3, [pc, #56]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 030c 	and.w	r3, r3, #12
 8003744:	2b0c      	cmp	r3, #12
 8003746:	f000 8083 	beq.w	8003850 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	2b02      	cmp	r3, #2
 8003750:	d15e      	bne.n	8003810 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003752:	4b09      	ldr	r3, [pc, #36]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a08      	ldr	r2, [pc, #32]	@ (8003778 <HAL_RCC_OscConfig+0x4b8>)
 8003758:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800375c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800375e:	f7fe f891 	bl	8001884 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003764:	e00c      	b.n	8003780 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003766:	f7fe f88d 	bl	8001884 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d905      	bls.n	8003780 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e0ab      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
 8003778:	40021000 	.word	0x40021000
 800377c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003780:	4b55      	ldr	r3, [pc, #340]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1ec      	bne.n	8003766 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800378c:	4b52      	ldr	r3, [pc, #328]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	4b52      	ldr	r3, [pc, #328]	@ (80038dc <HAL_RCC_OscConfig+0x61c>)
 8003792:	4013      	ands	r3, r2
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6a11      	ldr	r1, [r2, #32]
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800379c:	3a01      	subs	r2, #1
 800379e:	0112      	lsls	r2, r2, #4
 80037a0:	4311      	orrs	r1, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80037a6:	0212      	lsls	r2, r2, #8
 80037a8:	4311      	orrs	r1, r2
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80037ae:	0852      	lsrs	r2, r2, #1
 80037b0:	3a01      	subs	r2, #1
 80037b2:	0552      	lsls	r2, r2, #21
 80037b4:	4311      	orrs	r1, r2
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80037ba:	0852      	lsrs	r2, r2, #1
 80037bc:	3a01      	subs	r2, #1
 80037be:	0652      	lsls	r2, r2, #25
 80037c0:	4311      	orrs	r1, r2
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037c6:	06d2      	lsls	r2, r2, #27
 80037c8:	430a      	orrs	r2, r1
 80037ca:	4943      	ldr	r1, [pc, #268]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d0:	4b41      	ldr	r3, [pc, #260]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a40      	ldr	r2, [pc, #256]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 80037d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037da:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037dc:	4b3e      	ldr	r3, [pc, #248]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	4a3d      	ldr	r2, [pc, #244]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 80037e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037e6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e8:	f7fe f84c 	bl	8001884 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f0:	f7fe f848 	bl	8001884 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e066      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003802:	4b35      	ldr	r3, [pc, #212]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0f0      	beq.n	80037f0 <HAL_RCC_OscConfig+0x530>
 800380e:	e05e      	b.n	80038ce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003810:	4b31      	ldr	r3, [pc, #196]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a30      	ldr	r2, [pc, #192]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800381a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800381c:	f7fe f832 	bl	8001884 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003824:	f7fe f82e 	bl	8001884 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e04c      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003836:	4b28      	ldr	r3, [pc, #160]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003842:	4b25      	ldr	r3, [pc, #148]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	4924      	ldr	r1, [pc, #144]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 8003848:	4b25      	ldr	r3, [pc, #148]	@ (80038e0 <HAL_RCC_OscConfig+0x620>)
 800384a:	4013      	ands	r3, r2
 800384c:	60cb      	str	r3, [r1, #12]
 800384e:	e03e      	b.n	80038ce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d101      	bne.n	800385c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e039      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800385c:	4b1e      	ldr	r3, [pc, #120]	@ (80038d8 <HAL_RCC_OscConfig+0x618>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f003 0203 	and.w	r2, r3, #3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	429a      	cmp	r2, r3
 800386e:	d12c      	bne.n	80038ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387a:	3b01      	subs	r3, #1
 800387c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800387e:	429a      	cmp	r2, r3
 8003880:	d123      	bne.n	80038ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800388e:	429a      	cmp	r2, r3
 8003890:	d11b      	bne.n	80038ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d113      	bne.n	80038ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ac:	085b      	lsrs	r3, r3, #1
 80038ae:	3b01      	subs	r3, #1
 80038b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d109      	bne.n	80038ca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c0:	085b      	lsrs	r3, r3, #1
 80038c2:	3b01      	subs	r3, #1
 80038c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d001      	beq.n	80038ce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3720      	adds	r7, #32
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40021000 	.word	0x40021000
 80038dc:	019f800c 	.word	0x019f800c
 80038e0:	feeefffc 	.word	0xfeeefffc

080038e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e11e      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038fc:	4b91      	ldr	r3, [pc, #580]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 030f 	and.w	r3, r3, #15
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d910      	bls.n	800392c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390a:	4b8e      	ldr	r3, [pc, #568]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 020f 	bic.w	r2, r3, #15
 8003912:	498c      	ldr	r1, [pc, #560]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800391a:	4b8a      	ldr	r3, [pc, #552]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	429a      	cmp	r2, r3
 8003926:	d001      	beq.n	800392c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e106      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d073      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d129      	bne.n	8003994 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003940:	4b81      	ldr	r3, [pc, #516]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0f4      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003950:	f000 f9d0 	bl	8003cf4 <RCC_GetSysClockFreqFromPLLSource>
 8003954:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4a7c      	ldr	r2, [pc, #496]	@ (8003b4c <HAL_RCC_ClockConfig+0x268>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d93f      	bls.n	80039de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800395e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d009      	beq.n	800397e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003972:	2b00      	cmp	r3, #0
 8003974:	d033      	beq.n	80039de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800397a:	2b00      	cmp	r3, #0
 800397c:	d12f      	bne.n	80039de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800397e:	4b72      	ldr	r3, [pc, #456]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003986:	4a70      	ldr	r2, [pc, #448]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003988:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800398c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800398e:	2380      	movs	r3, #128	@ 0x80
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	e024      	b.n	80039de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b02      	cmp	r3, #2
 800399a:	d107      	bne.n	80039ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800399c:	4b6a      	ldr	r3, [pc, #424]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d109      	bne.n	80039bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e0c6      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039ac:	4b66      	ldr	r3, [pc, #408]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0be      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80039bc:	f000 f8ce 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 80039c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	4a61      	ldr	r2, [pc, #388]	@ (8003b4c <HAL_RCC_ClockConfig+0x268>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d909      	bls.n	80039de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80039ca:	4b5f      	ldr	r3, [pc, #380]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039d2:	4a5d      	ldr	r2, [pc, #372]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 80039d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80039da:	2380      	movs	r3, #128	@ 0x80
 80039dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039de:	4b5a      	ldr	r3, [pc, #360]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f023 0203 	bic.w	r2, r3, #3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	4957      	ldr	r1, [pc, #348]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039f0:	f7fd ff48 	bl	8001884 <HAL_GetTick>
 80039f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039f8:	f7fd ff44 	bl	8001884 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e095      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0e:	4b4e      	ldr	r3, [pc, #312]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 020c 	and.w	r2, r3, #12
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d1eb      	bne.n	80039f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0302 	and.w	r3, r3, #2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d023      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0304 	and.w	r3, r3, #4
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a38:	4b43      	ldr	r3, [pc, #268]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	4a42      	ldr	r2, [pc, #264]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a42:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0308 	and.w	r3, r3, #8
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a50:	4b3d      	ldr	r3, [pc, #244]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a58:	4a3b      	ldr	r2, [pc, #236]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a60:	4b39      	ldr	r3, [pc, #228]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	4936      	ldr	r1, [pc, #216]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	608b      	str	r3, [r1, #8]
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	2b80      	cmp	r3, #128	@ 0x80
 8003a78:	d105      	bne.n	8003a86 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a7a:	4b33      	ldr	r3, [pc, #204]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	4a32      	ldr	r2, [pc, #200]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003a80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a84:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a86:	4b2f      	ldr	r3, [pc, #188]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d21d      	bcs.n	8003ad0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a94:	4b2b      	ldr	r3, [pc, #172]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f023 020f 	bic.w	r2, r3, #15
 8003a9c:	4929      	ldr	r1, [pc, #164]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003aa4:	f7fd feee 	bl	8001884 <HAL_GetTick>
 8003aa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aaa:	e00a      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aac:	f7fd feea 	bl	8001884 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e03b      	b.n	8003b3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ac2:	4b20      	ldr	r3, [pc, #128]	@ (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d1ed      	bne.n	8003aac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003adc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	4917      	ldr	r1, [pc, #92]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d009      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003afa:	4b13      	ldr	r3, [pc, #76]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	490f      	ldr	r1, [pc, #60]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b0e:	f000 f825 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 8003b12:	4602      	mov	r2, r0
 8003b14:	4b0c      	ldr	r3, [pc, #48]	@ (8003b48 <HAL_RCC_ClockConfig+0x264>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	091b      	lsrs	r3, r3, #4
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	490c      	ldr	r1, [pc, #48]	@ (8003b50 <HAL_RCC_ClockConfig+0x26c>)
 8003b20:	5ccb      	ldrb	r3, [r1, r3]
 8003b22:	f003 031f 	and.w	r3, r3, #31
 8003b26:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b54 <HAL_RCC_ClockConfig+0x270>)
 8003b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b58 <HAL_RCC_ClockConfig+0x274>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7fd f86e 	bl	8000c14 <HAL_InitTick>
 8003b38:	4603      	mov	r3, r0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3718      	adds	r7, #24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	40022000 	.word	0x40022000
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	04c4b400 	.word	0x04c4b400
 8003b50:	08009174 	.word	0x08009174
 8003b54:	20000000 	.word	0x20000000
 8003b58:	200000c8 	.word	0x200000c8

08003b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b087      	sub	sp, #28
 8003b60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b62:	4b2c      	ldr	r3, [pc, #176]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d102      	bne.n	8003b74 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b70:	613b      	str	r3, [r7, #16]
 8003b72:	e047      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b74:	4b27      	ldr	r3, [pc, #156]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 030c 	and.w	r3, r3, #12
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d102      	bne.n	8003b86 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b80:	4b26      	ldr	r3, [pc, #152]	@ (8003c1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	e03e      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b86:	4b23      	ldr	r3, [pc, #140]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 030c 	and.w	r3, r3, #12
 8003b8e:	2b0c      	cmp	r3, #12
 8003b90:	d136      	bne.n	8003c00 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b92:	4b20      	ldr	r3, [pc, #128]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 030f 	and.w	r3, r3, #15
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2b03      	cmp	r3, #3
 8003bae:	d10c      	bne.n	8003bca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bb0:	4a1a      	ldr	r2, [pc, #104]	@ (8003c1c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb8:	4a16      	ldr	r2, [pc, #88]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bba:	68d2      	ldr	r2, [r2, #12]
 8003bbc:	0a12      	lsrs	r2, r2, #8
 8003bbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003bc2:	fb02 f303 	mul.w	r3, r2, r3
 8003bc6:	617b      	str	r3, [r7, #20]
      break;
 8003bc8:	e00c      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bca:	4a13      	ldr	r2, [pc, #76]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd2:	4a10      	ldr	r2, [pc, #64]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bd4:	68d2      	ldr	r2, [r2, #12]
 8003bd6:	0a12      	lsrs	r2, r2, #8
 8003bd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003bdc:	fb02 f303 	mul.w	r3, r2, r3
 8003be0:	617b      	str	r3, [r7, #20]
      break;
 8003be2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	0e5b      	lsrs	r3, r3, #25
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	613b      	str	r3, [r7, #16]
 8003bfe:	e001      	b.n	8003c04 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003c04:	693b      	ldr	r3, [r7, #16]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	371c      	adds	r7, #28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40021000 	.word	0x40021000
 8003c18:	00f42400 	.word	0x00f42400
 8003c1c:	016e3600 	.word	0x016e3600

08003c20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c24:	4b03      	ldr	r3, [pc, #12]	@ (8003c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20000000 	.word	0x20000000

08003c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c3c:	f7ff fff0 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c40:	4602      	mov	r2, r0
 8003c42:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	0a1b      	lsrs	r3, r3, #8
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	4904      	ldr	r1, [pc, #16]	@ (8003c60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c4e:	5ccb      	ldrb	r3, [r1, r3]
 8003c50:	f003 031f 	and.w	r3, r3, #31
 8003c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	08009184 	.word	0x08009184

08003c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c68:	f7ff ffda 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	0adb      	lsrs	r3, r3, #11
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	4904      	ldr	r1, [pc, #16]	@ (8003c8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c7a:	5ccb      	ldrb	r3, [r1, r3]
 8003c7c:	f003 031f 	and.w	r3, r3, #31
 8003c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	08009184 	.word	0x08009184

08003c90 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	220f      	movs	r2, #15
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003ca0:	4b12      	ldr	r3, [pc, #72]	@ (8003cec <HAL_RCC_GetClockConfig+0x5c>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 0203 	and.w	r2, r3, #3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003cac:	4b0f      	ldr	r3, [pc, #60]	@ (8003cec <HAL_RCC_GetClockConfig+0x5c>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <HAL_RCC_GetClockConfig+0x5c>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003cc4:	4b09      	ldr	r3, [pc, #36]	@ (8003cec <HAL_RCC_GetClockConfig+0x5c>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	08db      	lsrs	r3, r3, #3
 8003cca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003cd2:	4b07      	ldr	r3, [pc, #28]	@ (8003cf0 <HAL_RCC_GetClockConfig+0x60>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 020f 	and.w	r2, r3, #15
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	601a      	str	r2, [r3, #0]
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	40022000 	.word	0x40022000

08003cf4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b087      	sub	sp, #28
 8003cf8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d04:	4b1b      	ldr	r3, [pc, #108]	@ (8003d74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	091b      	lsrs	r3, r3, #4
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	3301      	adds	r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d10c      	bne.n	8003d32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d18:	4a17      	ldr	r2, [pc, #92]	@ (8003d78 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d20:	4a14      	ldr	r2, [pc, #80]	@ (8003d74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d22:	68d2      	ldr	r2, [r2, #12]
 8003d24:	0a12      	lsrs	r2, r2, #8
 8003d26:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
 8003d2e:	617b      	str	r3, [r7, #20]
    break;
 8003d30:	e00c      	b.n	8003d4c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d32:	4a12      	ldr	r2, [pc, #72]	@ (8003d7c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3a:	4a0e      	ldr	r2, [pc, #56]	@ (8003d74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d3c:	68d2      	ldr	r2, [r2, #12]
 8003d3e:	0a12      	lsrs	r2, r2, #8
 8003d40:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d44:	fb02 f303 	mul.w	r3, r2, r3
 8003d48:	617b      	str	r3, [r7, #20]
    break;
 8003d4a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d4c:	4b09      	ldr	r3, [pc, #36]	@ (8003d74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	0e5b      	lsrs	r3, r3, #25
 8003d52:	f003 0303 	and.w	r3, r3, #3
 8003d56:	3301      	adds	r3, #1
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d64:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003d66:	687b      	ldr	r3, [r7, #4]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	40021000 	.word	0x40021000
 8003d78:	016e3600 	.word	0x016e3600
 8003d7c:	00f42400 	.word	0x00f42400

08003d80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d88:	2300      	movs	r3, #0
 8003d8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 8098 	beq.w	8003ece <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003da2:	4b43      	ldr	r3, [pc, #268]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10d      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dae:	4b40      	ldr	r3, [pc, #256]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db2:	4a3f      	ldr	r2, [pc, #252]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dba:	4b3d      	ldr	r3, [pc, #244]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dca:	4b3a      	ldr	r3, [pc, #232]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a39      	ldr	r2, [pc, #228]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dd4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dd6:	f7fd fd55 	bl	8001884 <HAL_GetTick>
 8003dda:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ddc:	e009      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dde:	f7fd fd51 	bl	8001884 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d902      	bls.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	74fb      	strb	r3, [r7, #19]
        break;
 8003df0:	e005      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003df2:	4b30      	ldr	r3, [pc, #192]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d0ef      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003dfe:	7cfb      	ldrb	r3, [r7, #19]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d159      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e04:	4b2a      	ldr	r3, [pc, #168]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e0e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d01e      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d019      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e20:	4b23      	ldr	r3, [pc, #140]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e2c:	4b20      	ldr	r3, [pc, #128]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e32:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e42:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e4c:	4a18      	ldr	r2, [pc, #96]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d016      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5e:	f7fd fd11 	bl	8001884 <HAL_GetTick>
 8003e62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e64:	e00b      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e66:	f7fd fd0d 	bl	8001884 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d902      	bls.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e7c:	e006      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ec      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003e8c:	7cfb      	ldrb	r3, [r7, #19]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10b      	bne.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e92:	4b07      	ldr	r3, [pc, #28]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea0:	4903      	ldr	r1, [pc, #12]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ea8:	e008      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003eaa:	7cfb      	ldrb	r3, [r7, #19]
 8003eac:	74bb      	strb	r3, [r7, #18]
 8003eae:	e005      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb8:	7cfb      	ldrb	r3, [r7, #19]
 8003eba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ebc:	7c7b      	ldrb	r3, [r7, #17]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d105      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec2:	4ba7      	ldr	r3, [pc, #668]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec6:	4aa6      	ldr	r2, [pc, #664]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ec8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eda:	4ba1      	ldr	r3, [pc, #644]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f023 0203 	bic.w	r2, r3, #3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	499d      	ldr	r1, [pc, #628]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003efc:	4b98      	ldr	r3, [pc, #608]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f02:	f023 020c 	bic.w	r2, r3, #12
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	4995      	ldr	r1, [pc, #596]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0304 	and.w	r3, r3, #4
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00a      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f1e:	4b90      	ldr	r3, [pc, #576]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	498c      	ldr	r1, [pc, #560]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f40:	4b87      	ldr	r3, [pc, #540]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	4984      	ldr	r1, [pc, #528]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f62:	4b7f      	ldr	r3, [pc, #508]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	497b      	ldr	r1, [pc, #492]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0320 	and.w	r3, r3, #32
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00a      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f84:	4b76      	ldr	r3, [pc, #472]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	4973      	ldr	r1, [pc, #460]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fa6:	4b6e      	ldr	r3, [pc, #440]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	496a      	ldr	r1, [pc, #424]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00a      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fc8:	4b65      	ldr	r3, [pc, #404]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	4962      	ldr	r1, [pc, #392]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00a      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fea:	4b5d      	ldr	r3, [pc, #372]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff8:	4959      	ldr	r1, [pc, #356]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00a      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800400c:	4b54      	ldr	r3, [pc, #336]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800400e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004012:	f023 0203 	bic.w	r2, r3, #3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401a:	4951      	ldr	r1, [pc, #324]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00a      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800402e:	4b4c      	ldr	r3, [pc, #304]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004034:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	4948      	ldr	r1, [pc, #288]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800404c:	2b00      	cmp	r3, #0
 800404e:	d015      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004050:	4b43      	ldr	r3, [pc, #268]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004056:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	4940      	ldr	r1, [pc, #256]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800406e:	d105      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004070:	4b3b      	ldr	r3, [pc, #236]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	4a3a      	ldr	r2, [pc, #232]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004076:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800407a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004084:	2b00      	cmp	r3, #0
 8004086:	d015      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004088:	4b35      	ldr	r3, [pc, #212]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800408a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004096:	4932      	ldr	r1, [pc, #200]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004098:	4313      	orrs	r3, r2
 800409a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040a6:	d105      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	4a2c      	ldr	r2, [pc, #176]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040b2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d015      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80040c0:	4b27      	ldr	r3, [pc, #156]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ce:	4924      	ldr	r1, [pc, #144]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040de:	d105      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d015      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040f8:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004106:	4916      	ldr	r1, [pc, #88]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004108:	4313      	orrs	r3, r2
 800410a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004112:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004116:	d105      	bne.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004118:	4b11      	ldr	r3, [pc, #68]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	4a10      	ldr	r2, [pc, #64]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004122:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d019      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004130:	4b0b      	ldr	r3, [pc, #44]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004136:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413e:	4908      	ldr	r1, [pc, #32]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800414e:	d109      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004150:	4b03      	ldr	r3, [pc, #12]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	4a02      	ldr	r2, [pc, #8]	@ (8004160 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004156:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800415a:	60d3      	str	r3, [r2, #12]
 800415c:	e002      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800415e:	bf00      	nop
 8004160:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d015      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004170:	4b29      	ldr	r3, [pc, #164]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004176:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417e:	4926      	ldr	r1, [pc, #152]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800418e:	d105      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004190:	4b21      	ldr	r3, [pc, #132]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	4a20      	ldr	r2, [pc, #128]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d015      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80041a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ae:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041b6:	4918      	ldr	r1, [pc, #96]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041c6:	d105      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041c8:	4b13      	ldr	r3, [pc, #76]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d015      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80041e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ee:	490a      	ldr	r1, [pc, #40]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041fe:	d105      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004200:	4b05      	ldr	r3, [pc, #20]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	4a04      	ldr	r2, [pc, #16]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004206:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800420a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800420c:	7cbb      	ldrb	r3, [r7, #18]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40021000 	.word	0x40021000

0800421c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e049      	b.n	80042c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d106      	bne.n	8004248 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f841 	bl	80042ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	3304      	adds	r3, #4
 8004258:	4619      	mov	r1, r3
 800425a:	4610      	mov	r0, r2
 800425c:	f000 fcae 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
	...

080042e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d001      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e054      	b.n	80043a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a26      	ldr	r2, [pc, #152]	@ (80043b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d022      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004322:	d01d      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a22      	ldr	r2, [pc, #136]	@ (80043b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d018      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a21      	ldr	r2, [pc, #132]	@ (80043b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d013      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a1f      	ldr	r2, [pc, #124]	@ (80043bc <HAL_TIM_Base_Start_IT+0xdc>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00e      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a1e      	ldr	r2, [pc, #120]	@ (80043c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d009      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a1c      	ldr	r2, [pc, #112]	@ (80043c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d004      	beq.n	8004360 <HAL_TIM_Base_Start_IT+0x80>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a1b      	ldr	r2, [pc, #108]	@ (80043c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d115      	bne.n	800438c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689a      	ldr	r2, [r3, #8]
 8004366:	4b19      	ldr	r3, [pc, #100]	@ (80043cc <HAL_TIM_Base_Start_IT+0xec>)
 8004368:	4013      	ands	r3, r2
 800436a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2b06      	cmp	r3, #6
 8004370:	d015      	beq.n	800439e <HAL_TIM_Base_Start_IT+0xbe>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004378:	d011      	beq.n	800439e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 0201 	orr.w	r2, r2, #1
 8004388:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438a:	e008      	b.n	800439e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f042 0201 	orr.w	r2, r2, #1
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	e000      	b.n	80043a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800439e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40012c00 	.word	0x40012c00
 80043b4:	40000400 	.word	0x40000400
 80043b8:	40000800 	.word	0x40000800
 80043bc:	40000c00 	.word	0x40000c00
 80043c0:	40013400 	.word	0x40013400
 80043c4:	40014000 	.word	0x40014000
 80043c8:	40015000 	.word	0x40015000
 80043cc:	00010007 	.word	0x00010007

080043d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d101      	bne.n	80043e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e049      	b.n	8004476 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fc fea4 	bl	8001144 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	4619      	mov	r1, r3
 800440e:	4610      	mov	r0, r2
 8004410:	f000 fbd4 	bl	8004bbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_TIM_PWM_Start+0x24>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	bf14      	ite	ne
 800449c:	2301      	movne	r3, #1
 800449e:	2300      	moveq	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e03c      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d109      	bne.n	80044be <HAL_TIM_PWM_Start+0x3e>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	bf14      	ite	ne
 80044b6:	2301      	movne	r3, #1
 80044b8:	2300      	moveq	r3, #0
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	e02f      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d109      	bne.n	80044d8 <HAL_TIM_PWM_Start+0x58>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	bf14      	ite	ne
 80044d0:	2301      	movne	r3, #1
 80044d2:	2300      	moveq	r3, #0
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	e022      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	2b0c      	cmp	r3, #12
 80044dc:	d109      	bne.n	80044f2 <HAL_TIM_PWM_Start+0x72>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	bf14      	ite	ne
 80044ea:	2301      	movne	r3, #1
 80044ec:	2300      	moveq	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	e015      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d109      	bne.n	800450c <HAL_TIM_PWM_Start+0x8c>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b01      	cmp	r3, #1
 8004502:	bf14      	ite	ne
 8004504:	2301      	movne	r3, #1
 8004506:	2300      	moveq	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	e008      	b.n	800451e <HAL_TIM_PWM_Start+0x9e>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004512:	b2db      	uxtb	r3, r3
 8004514:	2b01      	cmp	r3, #1
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e0a6      	b.n	8004674 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d104      	bne.n	8004536 <HAL_TIM_PWM_Start+0xb6>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004534:	e023      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	2b04      	cmp	r3, #4
 800453a:	d104      	bne.n	8004546 <HAL_TIM_PWM_Start+0xc6>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004544:	e01b      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b08      	cmp	r3, #8
 800454a:	d104      	bne.n	8004556 <HAL_TIM_PWM_Start+0xd6>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004554:	e013      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b0c      	cmp	r3, #12
 800455a:	d104      	bne.n	8004566 <HAL_TIM_PWM_Start+0xe6>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004564:	e00b      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b10      	cmp	r3, #16
 800456a:	d104      	bne.n	8004576 <HAL_TIM_PWM_Start+0xf6>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004574:	e003      	b.n	800457e <HAL_TIM_PWM_Start+0xfe>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	2201      	movs	r2, #1
 8004584:	6839      	ldr	r1, [r7, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f000 ff6a 	bl	8005460 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a3a      	ldr	r2, [pc, #232]	@ (800467c <HAL_TIM_PWM_Start+0x1fc>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d018      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x148>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a39      	ldr	r2, [pc, #228]	@ (8004680 <HAL_TIM_PWM_Start+0x200>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d013      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x148>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a37      	ldr	r2, [pc, #220]	@ (8004684 <HAL_TIM_PWM_Start+0x204>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d00e      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x148>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a36      	ldr	r2, [pc, #216]	@ (8004688 <HAL_TIM_PWM_Start+0x208>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d009      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x148>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a34      	ldr	r2, [pc, #208]	@ (800468c <HAL_TIM_PWM_Start+0x20c>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d004      	beq.n	80045c8 <HAL_TIM_PWM_Start+0x148>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a33      	ldr	r2, [pc, #204]	@ (8004690 <HAL_TIM_PWM_Start+0x210>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d101      	bne.n	80045cc <HAL_TIM_PWM_Start+0x14c>
 80045c8:	2301      	movs	r3, #1
 80045ca:	e000      	b.n	80045ce <HAL_TIM_PWM_Start+0x14e>
 80045cc:	2300      	movs	r3, #0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a25      	ldr	r2, [pc, #148]	@ (800467c <HAL_TIM_PWM_Start+0x1fc>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d022      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f4:	d01d      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a26      	ldr	r2, [pc, #152]	@ (8004694 <HAL_TIM_PWM_Start+0x214>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d018      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a24      	ldr	r2, [pc, #144]	@ (8004698 <HAL_TIM_PWM_Start+0x218>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a23      	ldr	r2, [pc, #140]	@ (800469c <HAL_TIM_PWM_Start+0x21c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00e      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a19      	ldr	r2, [pc, #100]	@ (8004680 <HAL_TIM_PWM_Start+0x200>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d009      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a18      	ldr	r2, [pc, #96]	@ (8004684 <HAL_TIM_PWM_Start+0x204>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d004      	beq.n	8004632 <HAL_TIM_PWM_Start+0x1b2>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a18      	ldr	r2, [pc, #96]	@ (8004690 <HAL_TIM_PWM_Start+0x210>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d115      	bne.n	800465e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	4b19      	ldr	r3, [pc, #100]	@ (80046a0 <HAL_TIM_PWM_Start+0x220>)
 800463a:	4013      	ands	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2b06      	cmp	r3, #6
 8004642:	d015      	beq.n	8004670 <HAL_TIM_PWM_Start+0x1f0>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800464a:	d011      	beq.n	8004670 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f042 0201 	orr.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465c:	e008      	b.n	8004670 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 0201 	orr.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	e000      	b.n	8004672 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004670:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40012c00 	.word	0x40012c00
 8004680:	40013400 	.word	0x40013400
 8004684:	40014000 	.word	0x40014000
 8004688:	40014400 	.word	0x40014400
 800468c:	40014800 	.word	0x40014800
 8004690:	40015000 	.word	0x40015000
 8004694:	40000400 	.word	0x40000400
 8004698:	40000800 	.word	0x40000800
 800469c:	40000c00 	.word	0x40000c00
 80046a0:	00010007 	.word	0x00010007

080046a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d020      	beq.n	8004708 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01b      	beq.n	8004708 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f06f 0202 	mvn.w	r2, #2
 80046d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	f003 0303 	and.w	r3, r3, #3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fa46 	bl	8004b80 <HAL_TIM_IC_CaptureCallback>
 80046f4:	e005      	b.n	8004702 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fa38 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 fa49 	bl	8004b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	d020      	beq.n	8004754 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b00      	cmp	r3, #0
 800471a:	d01b      	beq.n	8004754 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f06f 0204 	mvn.w	r2, #4
 8004724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2202      	movs	r2, #2
 800472a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004736:	2b00      	cmp	r3, #0
 8004738:	d003      	beq.n	8004742 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 fa20 	bl	8004b80 <HAL_TIM_IC_CaptureCallback>
 8004740:	e005      	b.n	800474e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 fa12 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 fa23 	bl	8004b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	2b00      	cmp	r3, #0
 800475c:	d020      	beq.n	80047a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f003 0308 	and.w	r3, r3, #8
 8004764:	2b00      	cmp	r3, #0
 8004766:	d01b      	beq.n	80047a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f06f 0208 	mvn.w	r2, #8
 8004770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2204      	movs	r2, #4
 8004776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f9fa 	bl	8004b80 <HAL_TIM_IC_CaptureCallback>
 800478c:	e005      	b.n	800479a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f9ec 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 f9fd 	bl	8004b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f003 0310 	and.w	r3, r3, #16
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d020      	beq.n	80047ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f003 0310 	and.w	r3, r3, #16
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01b      	beq.n	80047ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f06f 0210 	mvn.w	r2, #16
 80047bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2208      	movs	r2, #8
 80047c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d003      	beq.n	80047da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f9d4 	bl	8004b80 <HAL_TIM_IC_CaptureCallback>
 80047d8:	e005      	b.n	80047e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f9c6 	bl	8004b6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 f9d7 	bl	8004b94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00c      	beq.n	8004810 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d007      	beq.n	8004810 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f06f 0201 	mvn.w	r2, #1
 8004808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fc f9c6 	bl	8000b9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004816:	2b00      	cmp	r3, #0
 8004818:	d104      	bne.n	8004824 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00c      	beq.n	800483e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f001 f8db 	bl	80059f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00c      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800485a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f001 f8d3 	bl	8005a08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00c      	beq.n	8004886 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d007      	beq.n	8004886 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800487e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f991 	bl	8004ba8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f003 0320 	and.w	r3, r3, #32
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00c      	beq.n	80048aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f06f 0220 	mvn.w	r2, #32
 80048a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f001 f89b 	bl	80059e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00c      	beq.n	80048ce <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d007      	beq.n	80048ce <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80048c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f001 f8a7 	bl	8005a1c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00c      	beq.n	80048f2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d007      	beq.n	80048f2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80048ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f001 f89f 	bl	8005a30 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00c      	beq.n	8004916 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d007      	beq.n	8004916 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800490e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f001 f897 	bl	8005a44 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00c      	beq.n	800493a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d007      	beq.n	800493a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f001 f88f 	bl	8005a58 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800493a:	bf00      	nop
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
	...

08004944 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800495e:	2302      	movs	r3, #2
 8004960:	e0ff      	b.n	8004b62 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2b14      	cmp	r3, #20
 800496e:	f200 80f0 	bhi.w	8004b52 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004972:	a201      	add	r2, pc, #4	@ (adr r2, 8004978 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004978:	080049cd 	.word	0x080049cd
 800497c:	08004b53 	.word	0x08004b53
 8004980:	08004b53 	.word	0x08004b53
 8004984:	08004b53 	.word	0x08004b53
 8004988:	08004a0d 	.word	0x08004a0d
 800498c:	08004b53 	.word	0x08004b53
 8004990:	08004b53 	.word	0x08004b53
 8004994:	08004b53 	.word	0x08004b53
 8004998:	08004a4f 	.word	0x08004a4f
 800499c:	08004b53 	.word	0x08004b53
 80049a0:	08004b53 	.word	0x08004b53
 80049a4:	08004b53 	.word	0x08004b53
 80049a8:	08004a8f 	.word	0x08004a8f
 80049ac:	08004b53 	.word	0x08004b53
 80049b0:	08004b53 	.word	0x08004b53
 80049b4:	08004b53 	.word	0x08004b53
 80049b8:	08004ad1 	.word	0x08004ad1
 80049bc:	08004b53 	.word	0x08004b53
 80049c0:	08004b53 	.word	0x08004b53
 80049c4:	08004b53 	.word	0x08004b53
 80049c8:	08004b11 	.word	0x08004b11
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 f9a6 	bl	8004d24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699a      	ldr	r2, [r3, #24]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0208 	orr.w	r2, r2, #8
 80049e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	699a      	ldr	r2, [r3, #24]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0204 	bic.w	r2, r2, #4
 80049f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6999      	ldr	r1, [r3, #24]
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	691a      	ldr	r2, [r3, #16]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	619a      	str	r2, [r3, #24]
      break;
 8004a0a:	e0a5      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68b9      	ldr	r1, [r7, #8]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fa20 	bl	8004e58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699a      	ldr	r2, [r3, #24]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	699a      	ldr	r2, [r3, #24]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6999      	ldr	r1, [r3, #24]
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	021a      	lsls	r2, r3, #8
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	619a      	str	r2, [r3, #24]
      break;
 8004a4c:	e084      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 fa93 	bl	8004f80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69da      	ldr	r2, [r3, #28]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f042 0208 	orr.w	r2, r2, #8
 8004a68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69da      	ldr	r2, [r3, #28]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0204 	bic.w	r2, r2, #4
 8004a78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69d9      	ldr	r1, [r3, #28]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	61da      	str	r2, [r3, #28]
      break;
 8004a8c:	e064      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f000 fb05 	bl	80050a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69da      	ldr	r2, [r3, #28]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69da      	ldr	r2, [r3, #28]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	69d9      	ldr	r1, [r3, #28]
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	691b      	ldr	r3, [r3, #16]
 8004ac4:	021a      	lsls	r2, r3, #8
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	61da      	str	r2, [r3, #28]
      break;
 8004ace:	e043      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fb78 	bl	80051cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0208 	orr.w	r2, r2, #8
 8004aea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 0204 	bic.w	r2, r2, #4
 8004afa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004b0e:	e023      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68b9      	ldr	r1, [r7, #8]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 fbc2 	bl	80052a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b2a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b3a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	021a      	lsls	r2, r3, #8
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004b50:	e002      	b.n	8004b58 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	75fb      	strb	r3, [r7, #23]
      break;
 8004b56:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop

08004b6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a4c      	ldr	r2, [pc, #304]	@ (8004d00 <TIM_Base_SetConfig+0x144>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d017      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bda:	d013      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a49      	ldr	r2, [pc, #292]	@ (8004d04 <TIM_Base_SetConfig+0x148>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d00f      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a48      	ldr	r2, [pc, #288]	@ (8004d08 <TIM_Base_SetConfig+0x14c>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d00b      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a47      	ldr	r2, [pc, #284]	@ (8004d0c <TIM_Base_SetConfig+0x150>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d007      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a46      	ldr	r2, [pc, #280]	@ (8004d10 <TIM_Base_SetConfig+0x154>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_Base_SetConfig+0x48>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a45      	ldr	r2, [pc, #276]	@ (8004d14 <TIM_Base_SetConfig+0x158>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d108      	bne.n	8004c16 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a39      	ldr	r2, [pc, #228]	@ (8004d00 <TIM_Base_SetConfig+0x144>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d023      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c24:	d01f      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a36      	ldr	r2, [pc, #216]	@ (8004d04 <TIM_Base_SetConfig+0x148>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d01b      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a35      	ldr	r2, [pc, #212]	@ (8004d08 <TIM_Base_SetConfig+0x14c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d017      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a34      	ldr	r2, [pc, #208]	@ (8004d0c <TIM_Base_SetConfig+0x150>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d013      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a33      	ldr	r2, [pc, #204]	@ (8004d10 <TIM_Base_SetConfig+0x154>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d00f      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a33      	ldr	r2, [pc, #204]	@ (8004d18 <TIM_Base_SetConfig+0x15c>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00b      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a32      	ldr	r2, [pc, #200]	@ (8004d1c <TIM_Base_SetConfig+0x160>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a31      	ldr	r2, [pc, #196]	@ (8004d20 <TIM_Base_SetConfig+0x164>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <TIM_Base_SetConfig+0xaa>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a2c      	ldr	r2, [pc, #176]	@ (8004d14 <TIM_Base_SetConfig+0x158>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d108      	bne.n	8004c78 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a18      	ldr	r2, [pc, #96]	@ (8004d00 <TIM_Base_SetConfig+0x144>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d013      	beq.n	8004ccc <TIM_Base_SetConfig+0x110>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d10 <TIM_Base_SetConfig+0x154>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00f      	beq.n	8004ccc <TIM_Base_SetConfig+0x110>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a1a      	ldr	r2, [pc, #104]	@ (8004d18 <TIM_Base_SetConfig+0x15c>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d00b      	beq.n	8004ccc <TIM_Base_SetConfig+0x110>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <TIM_Base_SetConfig+0x160>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d007      	beq.n	8004ccc <TIM_Base_SetConfig+0x110>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a18      	ldr	r2, [pc, #96]	@ (8004d20 <TIM_Base_SetConfig+0x164>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d003      	beq.n	8004ccc <TIM_Base_SetConfig+0x110>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a13      	ldr	r2, [pc, #76]	@ (8004d14 <TIM_Base_SetConfig+0x158>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d103      	bne.n	8004cd4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d105      	bne.n	8004cf2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	f023 0201 	bic.w	r2, r3, #1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	611a      	str	r2, [r3, #16]
  }
}
 8004cf2:	bf00      	nop
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40012c00 	.word	0x40012c00
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40013400 	.word	0x40013400
 8004d14:	40015000 	.word	0x40015000
 8004d18:	40014000 	.word	0x40014000
 8004d1c:	40014400 	.word	0x40014400
 8004d20:	40014800 	.word	0x40014800

08004d24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	f023 0201 	bic.w	r2, r3, #1
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 0303 	bic.w	r3, r3, #3
 8004d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f023 0302 	bic.w	r3, r3, #2
 8004d70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a30      	ldr	r2, [pc, #192]	@ (8004e40 <TIM_OC1_SetConfig+0x11c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d013      	beq.n	8004dac <TIM_OC1_SetConfig+0x88>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a2f      	ldr	r2, [pc, #188]	@ (8004e44 <TIM_OC1_SetConfig+0x120>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00f      	beq.n	8004dac <TIM_OC1_SetConfig+0x88>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a2e      	ldr	r2, [pc, #184]	@ (8004e48 <TIM_OC1_SetConfig+0x124>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d00b      	beq.n	8004dac <TIM_OC1_SetConfig+0x88>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a2d      	ldr	r2, [pc, #180]	@ (8004e4c <TIM_OC1_SetConfig+0x128>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d007      	beq.n	8004dac <TIM_OC1_SetConfig+0x88>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e50 <TIM_OC1_SetConfig+0x12c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d003      	beq.n	8004dac <TIM_OC1_SetConfig+0x88>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a2b      	ldr	r2, [pc, #172]	@ (8004e54 <TIM_OC1_SetConfig+0x130>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d10c      	bne.n	8004dc6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 0308 	bic.w	r3, r3, #8
 8004db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f023 0304 	bic.w	r3, r3, #4
 8004dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e40 <TIM_OC1_SetConfig+0x11c>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d013      	beq.n	8004df6 <TIM_OC1_SetConfig+0xd2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8004e44 <TIM_OC1_SetConfig+0x120>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d00f      	beq.n	8004df6 <TIM_OC1_SetConfig+0xd2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e48 <TIM_OC1_SetConfig+0x124>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d00b      	beq.n	8004df6 <TIM_OC1_SetConfig+0xd2>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e4c <TIM_OC1_SetConfig+0x128>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d007      	beq.n	8004df6 <TIM_OC1_SetConfig+0xd2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a19      	ldr	r2, [pc, #100]	@ (8004e50 <TIM_OC1_SetConfig+0x12c>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d003      	beq.n	8004df6 <TIM_OC1_SetConfig+0xd2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a18      	ldr	r2, [pc, #96]	@ (8004e54 <TIM_OC1_SetConfig+0x130>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d111      	bne.n	8004e1a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	621a      	str	r2, [r3, #32]
}
 8004e34:	bf00      	nop
 8004e36:	371c      	adds	r7, #28
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	40012c00 	.word	0x40012c00
 8004e44:	40013400 	.word	0x40013400
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40014400 	.word	0x40014400
 8004e50:	40014800 	.word	0x40014800
 8004e54:	40015000 	.word	0x40015000

08004e58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
 8004e66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	f023 0210 	bic.w	r2, r3, #16
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f023 0320 	bic.w	r3, r3, #32
 8004ea6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	011b      	lsls	r3, r3, #4
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8004f68 <TIM_OC2_SetConfig+0x110>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d007      	beq.n	8004ecc <TIM_OC2_SetConfig+0x74>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a2b      	ldr	r2, [pc, #172]	@ (8004f6c <TIM_OC2_SetConfig+0x114>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d003      	beq.n	8004ecc <TIM_OC2_SetConfig+0x74>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8004f70 <TIM_OC2_SetConfig+0x118>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d10d      	bne.n	8004ee8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	011b      	lsls	r3, r3, #4
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ee6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	4a1f      	ldr	r2, [pc, #124]	@ (8004f68 <TIM_OC2_SetConfig+0x110>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d013      	beq.n	8004f18 <TIM_OC2_SetConfig+0xc0>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f6c <TIM_OC2_SetConfig+0x114>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00f      	beq.n	8004f18 <TIM_OC2_SetConfig+0xc0>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a1e      	ldr	r2, [pc, #120]	@ (8004f74 <TIM_OC2_SetConfig+0x11c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d00b      	beq.n	8004f18 <TIM_OC2_SetConfig+0xc0>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a1d      	ldr	r2, [pc, #116]	@ (8004f78 <TIM_OC2_SetConfig+0x120>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d007      	beq.n	8004f18 <TIM_OC2_SetConfig+0xc0>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8004f7c <TIM_OC2_SetConfig+0x124>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d003      	beq.n	8004f18 <TIM_OC2_SetConfig+0xc0>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a17      	ldr	r2, [pc, #92]	@ (8004f70 <TIM_OC2_SetConfig+0x118>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d113      	bne.n	8004f40 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	bf00      	nop
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40012c00 	.word	0x40012c00
 8004f6c:	40013400 	.word	0x40013400
 8004f70:	40015000 	.word	0x40015000
 8004f74:	40014000 	.word	0x40014000
 8004f78:	40014400 	.word	0x40014400
 8004f7c:	40014800 	.word	0x40014800

08004f80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0303 	bic.w	r3, r3, #3
 8004fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a2b      	ldr	r2, [pc, #172]	@ (800508c <TIM_OC3_SetConfig+0x10c>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d007      	beq.n	8004ff2 <TIM_OC3_SetConfig+0x72>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a2a      	ldr	r2, [pc, #168]	@ (8005090 <TIM_OC3_SetConfig+0x110>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d003      	beq.n	8004ff2 <TIM_OC3_SetConfig+0x72>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a29      	ldr	r2, [pc, #164]	@ (8005094 <TIM_OC3_SetConfig+0x114>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d10d      	bne.n	800500e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ff8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	021b      	lsls	r3, r3, #8
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4313      	orrs	r3, r2
 8005004:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800500c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a1e      	ldr	r2, [pc, #120]	@ (800508c <TIM_OC3_SetConfig+0x10c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d013      	beq.n	800503e <TIM_OC3_SetConfig+0xbe>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a1d      	ldr	r2, [pc, #116]	@ (8005090 <TIM_OC3_SetConfig+0x110>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00f      	beq.n	800503e <TIM_OC3_SetConfig+0xbe>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a1d      	ldr	r2, [pc, #116]	@ (8005098 <TIM_OC3_SetConfig+0x118>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d00b      	beq.n	800503e <TIM_OC3_SetConfig+0xbe>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a1c      	ldr	r2, [pc, #112]	@ (800509c <TIM_OC3_SetConfig+0x11c>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d007      	beq.n	800503e <TIM_OC3_SetConfig+0xbe>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a1b      	ldr	r2, [pc, #108]	@ (80050a0 <TIM_OC3_SetConfig+0x120>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d003      	beq.n	800503e <TIM_OC3_SetConfig+0xbe>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a16      	ldr	r2, [pc, #88]	@ (8005094 <TIM_OC3_SetConfig+0x114>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d113      	bne.n	8005066 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005044:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800504c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	4313      	orrs	r3, r2
 8005058:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	011b      	lsls	r3, r3, #4
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685a      	ldr	r2, [r3, #4]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	697a      	ldr	r2, [r7, #20]
 800507e:	621a      	str	r2, [r3, #32]
}
 8005080:	bf00      	nop
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr
 800508c:	40012c00 	.word	0x40012c00
 8005090:	40013400 	.word	0x40013400
 8005094:	40015000 	.word	0x40015000
 8005098:	40014000 	.word	0x40014000
 800509c:	40014400 	.word	0x40014400
 80050a0:	40014800 	.word	0x40014800

080050a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b087      	sub	sp, #28
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
 80050ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	021b      	lsls	r3, r3, #8
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	031b      	lsls	r3, r3, #12
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a2c      	ldr	r2, [pc, #176]	@ (80051b4 <TIM_OC4_SetConfig+0x110>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d007      	beq.n	8005118 <TIM_OC4_SetConfig+0x74>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a2b      	ldr	r2, [pc, #172]	@ (80051b8 <TIM_OC4_SetConfig+0x114>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d003      	beq.n	8005118 <TIM_OC4_SetConfig+0x74>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a2a      	ldr	r2, [pc, #168]	@ (80051bc <TIM_OC4_SetConfig+0x118>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d10d      	bne.n	8005134 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800511e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	031b      	lsls	r3, r3, #12
 8005126:	697a      	ldr	r2, [r7, #20]
 8005128:	4313      	orrs	r3, r2
 800512a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005132:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a1f      	ldr	r2, [pc, #124]	@ (80051b4 <TIM_OC4_SetConfig+0x110>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d013      	beq.n	8005164 <TIM_OC4_SetConfig+0xc0>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a1e      	ldr	r2, [pc, #120]	@ (80051b8 <TIM_OC4_SetConfig+0x114>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d00f      	beq.n	8005164 <TIM_OC4_SetConfig+0xc0>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a1e      	ldr	r2, [pc, #120]	@ (80051c0 <TIM_OC4_SetConfig+0x11c>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00b      	beq.n	8005164 <TIM_OC4_SetConfig+0xc0>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a1d      	ldr	r2, [pc, #116]	@ (80051c4 <TIM_OC4_SetConfig+0x120>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d007      	beq.n	8005164 <TIM_OC4_SetConfig+0xc0>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a1c      	ldr	r2, [pc, #112]	@ (80051c8 <TIM_OC4_SetConfig+0x124>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d003      	beq.n	8005164 <TIM_OC4_SetConfig+0xc0>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a17      	ldr	r2, [pc, #92]	@ (80051bc <TIM_OC4_SetConfig+0x118>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d113      	bne.n	800518c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800516a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005172:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	019b      	lsls	r3, r3, #6
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	4313      	orrs	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	019b      	lsls	r3, r3, #6
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	621a      	str	r2, [r3, #32]
}
 80051a6:	bf00      	nop
 80051a8:	371c      	adds	r7, #28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40012c00 	.word	0x40012c00
 80051b8:	40013400 	.word	0x40013400
 80051bc:	40015000 	.word	0x40015000
 80051c0:	40014000 	.word	0x40014000
 80051c4:	40014400 	.word	0x40014400
 80051c8:	40014800 	.word	0x40014800

080051cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b087      	sub	sp, #28
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68fa      	ldr	r2, [r7, #12]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005210:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	041b      	lsls	r3, r3, #16
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	4313      	orrs	r3, r2
 800521c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a19      	ldr	r2, [pc, #100]	@ (8005288 <TIM_OC5_SetConfig+0xbc>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d013      	beq.n	800524e <TIM_OC5_SetConfig+0x82>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a18      	ldr	r2, [pc, #96]	@ (800528c <TIM_OC5_SetConfig+0xc0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d00f      	beq.n	800524e <TIM_OC5_SetConfig+0x82>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a17      	ldr	r2, [pc, #92]	@ (8005290 <TIM_OC5_SetConfig+0xc4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00b      	beq.n	800524e <TIM_OC5_SetConfig+0x82>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a16      	ldr	r2, [pc, #88]	@ (8005294 <TIM_OC5_SetConfig+0xc8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <TIM_OC5_SetConfig+0x82>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a15      	ldr	r2, [pc, #84]	@ (8005298 <TIM_OC5_SetConfig+0xcc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d003      	beq.n	800524e <TIM_OC5_SetConfig+0x82>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a14      	ldr	r2, [pc, #80]	@ (800529c <TIM_OC5_SetConfig+0xd0>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d109      	bne.n	8005262 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005254:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	021b      	lsls	r3, r3, #8
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	697a      	ldr	r2, [r7, #20]
 8005266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	693a      	ldr	r2, [r7, #16]
 800527a:	621a      	str	r2, [r3, #32]
}
 800527c:	bf00      	nop
 800527e:	371c      	adds	r7, #28
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	40012c00 	.word	0x40012c00
 800528c:	40013400 	.word	0x40013400
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800
 800529c:	40015000 	.word	0x40015000

080052a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b087      	sub	sp, #28
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	021b      	lsls	r3, r3, #8
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	051b      	lsls	r3, r3, #20
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a1a      	ldr	r2, [pc, #104]	@ (8005360 <TIM_OC6_SetConfig+0xc0>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d013      	beq.n	8005324 <TIM_OC6_SetConfig+0x84>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a19      	ldr	r2, [pc, #100]	@ (8005364 <TIM_OC6_SetConfig+0xc4>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d00f      	beq.n	8005324 <TIM_OC6_SetConfig+0x84>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a18      	ldr	r2, [pc, #96]	@ (8005368 <TIM_OC6_SetConfig+0xc8>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00b      	beq.n	8005324 <TIM_OC6_SetConfig+0x84>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a17      	ldr	r2, [pc, #92]	@ (800536c <TIM_OC6_SetConfig+0xcc>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d007      	beq.n	8005324 <TIM_OC6_SetConfig+0x84>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a16      	ldr	r2, [pc, #88]	@ (8005370 <TIM_OC6_SetConfig+0xd0>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d003      	beq.n	8005324 <TIM_OC6_SetConfig+0x84>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a15      	ldr	r2, [pc, #84]	@ (8005374 <TIM_OC6_SetConfig+0xd4>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d109      	bne.n	8005338 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800532a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	029b      	lsls	r3, r3, #10
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	693a      	ldr	r2, [r7, #16]
 8005350:	621a      	str	r2, [r3, #32]
}
 8005352:	bf00      	nop
 8005354:	371c      	adds	r7, #28
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40013400 	.word	0x40013400
 8005368:	40014000 	.word	0x40014000
 800536c:	40014400 	.word	0x40014400
 8005370:	40014800 	.word	0x40014800
 8005374:	40015000 	.word	0x40015000

08005378 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
 8005384:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6a1b      	ldr	r3, [r3, #32]
 8005390:	f023 0201 	bic.w	r2, r3, #1
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	4a28      	ldr	r2, [pc, #160]	@ (8005444 <TIM_TI1_SetConfig+0xcc>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d01b      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ac:	d017      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	4a25      	ldr	r2, [pc, #148]	@ (8005448 <TIM_TI1_SetConfig+0xd0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d013      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	4a24      	ldr	r2, [pc, #144]	@ (800544c <TIM_TI1_SetConfig+0xd4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d00f      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	4a23      	ldr	r2, [pc, #140]	@ (8005450 <TIM_TI1_SetConfig+0xd8>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d00b      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	4a22      	ldr	r2, [pc, #136]	@ (8005454 <TIM_TI1_SetConfig+0xdc>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d007      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4a21      	ldr	r2, [pc, #132]	@ (8005458 <TIM_TI1_SetConfig+0xe0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d003      	beq.n	80053de <TIM_TI1_SetConfig+0x66>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	4a20      	ldr	r2, [pc, #128]	@ (800545c <TIM_TI1_SetConfig+0xe4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d101      	bne.n	80053e2 <TIM_TI1_SetConfig+0x6a>
 80053de:	2301      	movs	r3, #1
 80053e0:	e000      	b.n	80053e4 <TIM_TI1_SetConfig+0x6c>
 80053e2:	2300      	movs	r3, #0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d008      	beq.n	80053fa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0303 	bic.w	r3, r3, #3
 80053ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	617b      	str	r3, [r7, #20]
 80053f8:	e003      	b.n	8005402 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f043 0301 	orr.w	r3, r3, #1
 8005400:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005408:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	b2db      	uxtb	r3, r3
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f023 030a 	bic.w	r3, r3, #10
 800541c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f003 030a 	and.w	r3, r3, #10
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	4313      	orrs	r3, r2
 8005428:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	621a      	str	r2, [r3, #32]
}
 8005436:	bf00      	nop
 8005438:	371c      	adds	r7, #28
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40012c00 	.word	0x40012c00
 8005448:	40000400 	.word	0x40000400
 800544c:	40000800 	.word	0x40000800
 8005450:	40000c00 	.word	0x40000c00
 8005454:	40013400 	.word	0x40013400
 8005458:	40014000 	.word	0x40014000
 800545c:	40015000 	.word	0x40015000

08005460 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f003 031f 	and.w	r3, r3, #31
 8005472:	2201      	movs	r2, #1
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6a1a      	ldr	r2, [r3, #32]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	43db      	mvns	r3, r3
 8005482:	401a      	ands	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6a1a      	ldr	r2, [r3, #32]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 031f 	and.w	r3, r3, #31
 8005492:	6879      	ldr	r1, [r7, #4]
 8005494:	fa01 f303 	lsl.w	r3, r1, r3
 8005498:	431a      	orrs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	621a      	str	r2, [r3, #32]
}
 800549e:	bf00      	nop
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr

080054aa <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80054aa:	b580      	push	{r7, lr}
 80054ac:	b08a      	sub	sp, #40	@ 0x28
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
 80054b2:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e0a0      	b.n	8005600 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7fb fe56 	bl	8001184 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3304      	adds	r3, #4
 80054e8:	4619      	mov	r1, r3
 80054ea:	4610      	mov	r0, r2
 80054ec:	f7ff fb66 	bl	8004bbc <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	6819      	ldr	r1, [r3, #0]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	2203      	movs	r2, #3
 80054fe:	f7ff ff3b 	bl	8005378 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699a      	ldr	r2, [r3, #24]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f022 020c 	bic.w	r2, r2, #12
 8005510:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6999      	ldr	r1, [r3, #24]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005532:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	6812      	ldr	r2, [r2, #0]
 800553e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005546:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689a      	ldr	r2, [r3, #8]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005556:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6812      	ldr	r2, [r2, #0]
 8005562:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005566:	f023 0307 	bic.w	r3, r3, #7
 800556a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0204 	orr.w	r2, r2, #4
 800557a:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800557c:	2300      	movs	r3, #0
 800557e:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005580:	2300      	movs	r3, #0
 8005582:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005584:	2370      	movs	r3, #112	@ 0x70
 8005586:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005588:	2300      	movs	r3, #0
 800558a:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800558c:	2300      	movs	r3, #0
 800558e:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005590:	2300      	movs	r3, #0
 8005592:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	68db      	ldr	r3, [r3, #12]
 8005598:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f107 020c 	add.w	r2, r7, #12
 80055a2:	4611      	mov	r1, r2
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fc57 	bl	8004e58 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80055b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055bc:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80055cc:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3728      	adds	r7, #40	@ 0x28
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d109      	bne.n	800562c <HAL_TIMEx_PWMN_Start+0x24>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	bf14      	ite	ne
 8005624:	2301      	movne	r3, #1
 8005626:	2300      	moveq	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	e022      	b.n	8005672 <HAL_TIMEx_PWMN_Start+0x6a>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	2b04      	cmp	r3, #4
 8005630:	d109      	bne.n	8005646 <HAL_TIMEx_PWMN_Start+0x3e>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b01      	cmp	r3, #1
 800563c:	bf14      	ite	ne
 800563e:	2301      	movne	r3, #1
 8005640:	2300      	moveq	r3, #0
 8005642:	b2db      	uxtb	r3, r3
 8005644:	e015      	b.n	8005672 <HAL_TIMEx_PWMN_Start+0x6a>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b08      	cmp	r3, #8
 800564a:	d109      	bne.n	8005660 <HAL_TIMEx_PWMN_Start+0x58>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b01      	cmp	r3, #1
 8005656:	bf14      	ite	ne
 8005658:	2301      	movne	r3, #1
 800565a:	2300      	moveq	r3, #0
 800565c:	b2db      	uxtb	r3, r3
 800565e:	e008      	b.n	8005672 <HAL_TIMEx_PWMN_Start+0x6a>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	bf14      	ite	ne
 800566c:	2301      	movne	r3, #1
 800566e:	2300      	moveq	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e073      	b.n	8005762 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <HAL_TIMEx_PWMN_Start+0x82>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005688:	e013      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0xaa>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b04      	cmp	r3, #4
 800568e:	d104      	bne.n	800569a <HAL_TIMEx_PWMN_Start+0x92>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2202      	movs	r2, #2
 8005694:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005698:	e00b      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0xaa>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b08      	cmp	r3, #8
 800569e:	d104      	bne.n	80056aa <HAL_TIMEx_PWMN_Start+0xa2>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056a8:	e003      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0xaa>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2202      	movs	r2, #2
 80056ae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2204      	movs	r2, #4
 80056b8:	6839      	ldr	r1, [r7, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 f9d6 	bl	8005a6c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056ce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a25      	ldr	r2, [pc, #148]	@ (800576c <HAL_TIMEx_PWMN_Start+0x164>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d022      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e2:	d01d      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a21      	ldr	r2, [pc, #132]	@ (8005770 <HAL_TIMEx_PWMN_Start+0x168>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d018      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a20      	ldr	r2, [pc, #128]	@ (8005774 <HAL_TIMEx_PWMN_Start+0x16c>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d013      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a1e      	ldr	r2, [pc, #120]	@ (8005778 <HAL_TIMEx_PWMN_Start+0x170>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d00e      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a1d      	ldr	r2, [pc, #116]	@ (800577c <HAL_TIMEx_PWMN_Start+0x174>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d009      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1b      	ldr	r2, [pc, #108]	@ (8005780 <HAL_TIMEx_PWMN_Start+0x178>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d004      	beq.n	8005720 <HAL_TIMEx_PWMN_Start+0x118>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <HAL_TIMEx_PWMN_Start+0x17c>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d115      	bne.n	800574c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	4b18      	ldr	r3, [pc, #96]	@ (8005788 <HAL_TIMEx_PWMN_Start+0x180>)
 8005728:	4013      	ands	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b06      	cmp	r3, #6
 8005730:	d015      	beq.n	800575e <HAL_TIMEx_PWMN_Start+0x156>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005738:	d011      	beq.n	800575e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f042 0201 	orr.w	r2, r2, #1
 8005748:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574a:	e008      	b.n	800575e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0201 	orr.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	e000      	b.n	8005760 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40012c00 	.word	0x40012c00
 8005770:	40000400 	.word	0x40000400
 8005774:	40000800 	.word	0x40000800
 8005778:	40000c00 	.word	0x40000c00
 800577c:	40013400 	.word	0x40013400
 8005780:	40014000 	.word	0x40014000
 8005784:	40015000 	.word	0x40015000
 8005788:	00010007 	.word	0x00010007

0800578c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e074      	b.n	800588e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a34      	ldr	r2, [pc, #208]	@ (800589c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d009      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a33      	ldr	r2, [pc, #204]	@ (80058a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d004      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a31      	ldr	r2, [pc, #196]	@ (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d108      	bne.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80057e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80057fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a21      	ldr	r2, [pc, #132]	@ (800589c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d022      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005824:	d01d      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d018      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1d      	ldr	r2, [pc, #116]	@ (80058ac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d013      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1c      	ldr	r2, [pc, #112]	@ (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00e      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a15      	ldr	r2, [pc, #84]	@ (80058a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d009      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a18      	ldr	r2, [pc, #96]	@ (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d004      	beq.n	8005862 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a11      	ldr	r2, [pc, #68]	@ (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d10c      	bne.n	800587c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005868:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	4313      	orrs	r3, r2
 8005872:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40012c00 	.word	0x40012c00
 80058a0:	40013400 	.word	0x40013400
 80058a4:	40015000 	.word	0x40015000
 80058a8:	40000400 	.word	0x40000400
 80058ac:	40000800 	.word	0x40000800
 80058b0:	40000c00 	.word	0x40000c00
 80058b4:	40014000 	.word	0x40014000

080058b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d101      	bne.n	80058d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e078      	b.n	80059c6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	4313      	orrs	r3, r2
 8005920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	4313      	orrs	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593a:	4313      	orrs	r3, r2
 800593c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	041b      	lsls	r3, r3, #16
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	4313      	orrs	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a1c      	ldr	r2, [pc, #112]	@ (80059d4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d009      	beq.n	800597a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a1b      	ldr	r2, [pc, #108]	@ (80059d8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d004      	beq.n	800597a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a19      	ldr	r2, [pc, #100]	@ (80059dc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d11c      	bne.n	80059b4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005984:	051b      	lsls	r3, r3, #20
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	4313      	orrs	r3, r2
 8005996:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3714      	adds	r7, #20
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40013400 	.word	0x40013400
 80059dc:	40015000 	.word	0x40015000

080059e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 030f 	and.w	r3, r3, #15
 8005a7e:	2204      	movs	r2, #4
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6a1a      	ldr	r2, [r3, #32]
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	43db      	mvns	r3, r3
 8005a8e:	401a      	ands	r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a1a      	ldr	r2, [r3, #32]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f003 030f 	and.w	r3, r3, #15
 8005a9e:	6879      	ldr	r1, [r7, #4]
 8005aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	621a      	str	r2, [r3, #32]
}
 8005aaa:	bf00      	nop
 8005aac:	371c      	adds	r7, #28
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b082      	sub	sp, #8
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d101      	bne.n	8005ac8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e042      	b.n	8005b4e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d106      	bne.n	8005ae0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f7fb fcb4 	bl	8001448 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2224      	movs	r2, #36	@ 0x24
 8005ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f022 0201 	bic.w	r2, r2, #1
 8005af6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d002      	beq.n	8005b06 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 ff61 	bl	80069c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 fc62 	bl	80063d0 <UART_SetConfig>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d101      	bne.n	8005b16 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e01b      	b.n	8005b4e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	685a      	ldr	r2, [r3, #4]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005b34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f042 0201 	orr.w	r2, r2, #1
 8005b44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 ffe0 	bl	8006b0c <UART_CheckIdleState>
 8005b4c:	4603      	mov	r3, r0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3708      	adds	r7, #8
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b08a      	sub	sp, #40	@ 0x28
 8005b5a:	af02      	add	r7, sp, #8
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	603b      	str	r3, [r7, #0]
 8005b62:	4613      	mov	r3, r2
 8005b64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b6c:	2b20      	cmp	r3, #32
 8005b6e:	d17b      	bne.n	8005c68 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d002      	beq.n	8005b7c <HAL_UART_Transmit+0x26>
 8005b76:	88fb      	ldrh	r3, [r7, #6]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e074      	b.n	8005c6a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2221      	movs	r2, #33	@ 0x21
 8005b8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b90:	f7fb fe78 	bl	8001884 <HAL_GetTick>
 8005b94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	88fa      	ldrh	r2, [r7, #6]
 8005b9a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	88fa      	ldrh	r2, [r7, #6]
 8005ba2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bae:	d108      	bne.n	8005bc2 <HAL_UART_Transmit+0x6c>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d104      	bne.n	8005bc2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	61bb      	str	r3, [r7, #24]
 8005bc0:	e003      	b.n	8005bca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005bca:	e030      	b.n	8005c2e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	2180      	movs	r1, #128	@ 0x80
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f001 f842 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e03d      	b.n	8005c6a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d10b      	bne.n	8005c0c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c02:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	3302      	adds	r3, #2
 8005c08:	61bb      	str	r3, [r7, #24]
 8005c0a:	e007      	b.n	8005c1c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	781a      	ldrb	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	3b01      	subs	r3, #1
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1c8      	bne.n	8005bcc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	2200      	movs	r2, #0
 8005c42:	2140      	movs	r1, #64	@ 0x40
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f001 f80b 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d005      	beq.n	8005c5c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2220      	movs	r2, #32
 8005c54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e006      	b.n	8005c6a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	e000      	b.n	8005c6a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005c68:	2302      	movs	r3, #2
  }
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3720      	adds	r7, #32
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
	...

08005c74 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08a      	sub	sp, #40	@ 0x28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d137      	bne.n	8005cfc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d002      	beq.n	8005c98 <HAL_UART_Receive_IT+0x24>
 8005c92:	88fb      	ldrh	r3, [r7, #6]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e030      	b.n	8005cfe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a18      	ldr	r2, [pc, #96]	@ (8005d08 <HAL_UART_Receive_IT+0x94>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d01f      	beq.n	8005cec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d018      	beq.n	8005cec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	e853 3f00 	ldrex	r3, [r3]
 8005cc6:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cce:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	623b      	str	r3, [r7, #32]
 8005cda:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cdc:	69f9      	ldr	r1, [r7, #28]
 8005cde:	6a3a      	ldr	r2, [r7, #32]
 8005ce0:	e841 2300 	strex	r3, r2, [r1]
 8005ce4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e6      	bne.n	8005cba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005cec:	88fb      	ldrh	r3, [r7, #6]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	68b9      	ldr	r1, [r7, #8]
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f001 f822 	bl	8006d3c <UART_Start_Receive_IT>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	e000      	b.n	8005cfe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cfc:	2302      	movs	r3, #2
  }
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3728      	adds	r7, #40	@ 0x28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	40008000 	.word	0x40008000

08005d0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b0ba      	sub	sp, #232	@ 0xe8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	69db      	ldr	r3, [r3, #28]
 8005d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005d32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005d36:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005d40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d11b      	bne.n	8005d80 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d015      	beq.n	8005d80 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d58:	f003 0320 	and.w	r3, r3, #32
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d105      	bne.n	8005d6c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d009      	beq.n	8005d80 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 8300 	beq.w	8006376 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	4798      	blx	r3
      }
      return;
 8005d7e:	e2fa      	b.n	8006376 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005d80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 8123 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005d8a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005d8e:	4b8d      	ldr	r3, [pc, #564]	@ (8005fc4 <HAL_UART_IRQHandler+0x2b8>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d106      	bne.n	8005da4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005d96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005d9a:	4b8b      	ldr	r3, [pc, #556]	@ (8005fc8 <HAL_UART_IRQHandler+0x2bc>)
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 8116 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da8:	f003 0301 	and.w	r3, r3, #1
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d011      	beq.n	8005dd4 <HAL_UART_IRQHandler+0xc8>
 8005db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00b      	beq.n	8005dd4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dca:	f043 0201 	orr.w	r2, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d011      	beq.n	8005e04 <HAL_UART_IRQHandler+0xf8>
 8005de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00b      	beq.n	8005e04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2202      	movs	r2, #2
 8005df2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dfa:	f043 0204 	orr.w	r2, r3, #4
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d011      	beq.n	8005e34 <HAL_UART_IRQHandler+0x128>
 8005e10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00b      	beq.n	8005e34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2204      	movs	r2, #4
 8005e22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2a:	f043 0202 	orr.w	r2, r3, #2
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d017      	beq.n	8005e70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d105      	bne.n	8005e58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005e4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005e50:	4b5c      	ldr	r3, [pc, #368]	@ (8005fc4 <HAL_UART_IRQHandler+0x2b8>)
 8005e52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00b      	beq.n	8005e70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2208      	movs	r2, #8
 8005e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e66:	f043 0208 	orr.w	r2, r3, #8
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d012      	beq.n	8005ea2 <HAL_UART_IRQHandler+0x196>
 8005e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00c      	beq.n	8005ea2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e98:	f043 0220 	orr.w	r2, r3, #32
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	f000 8266 	beq.w	800637a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb2:	f003 0320 	and.w	r3, r3, #32
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d013      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ebe:	f003 0320 	and.w	r3, r3, #32
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d105      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d007      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d003      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ee8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef6:	2b40      	cmp	r3, #64	@ 0x40
 8005ef8:	d005      	beq.n	8005f06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005efe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d054      	beq.n	8005fb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f001 f83a 	bl	8006f80 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f16:	2b40      	cmp	r3, #64	@ 0x40
 8005f18:	d146      	bne.n	8005fa8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3308      	adds	r3, #8
 8005f20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f28:	e853 3f00 	ldrex	r3, [r3]
 8005f2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3308      	adds	r3, #8
 8005f42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1d9      	bne.n	8005f1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d017      	beq.n	8005fa0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f76:	4a15      	ldr	r2, [pc, #84]	@ (8005fcc <HAL_UART_IRQHandler+0x2c0>)
 8005f78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7fc fec4 	bl	8002d0e <HAL_DMA_Abort_IT>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d019      	beq.n	8005fc0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005f9a:	4610      	mov	r0, r2
 8005f9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f9e:	e00f      	b.n	8005fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f9ff 	bl	80063a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa6:	e00b      	b.n	8005fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 f9fb 	bl	80063a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fae:	e007      	b.n	8005fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 f9f7 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005fbe:	e1dc      	b.n	800637a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fc0:	bf00      	nop
    return;
 8005fc2:	e1da      	b.n	800637a <HAL_UART_IRQHandler+0x66e>
 8005fc4:	10000001 	.word	0x10000001
 8005fc8:	04000120 	.word	0x04000120
 8005fcc:	0800704d 	.word	0x0800704d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	f040 8170 	bne.w	80062ba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fde:	f003 0310 	and.w	r3, r3, #16
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	f000 8169 	beq.w	80062ba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f000 8162 	beq.w	80062ba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2210      	movs	r2, #16
 8005ffc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006008:	2b40      	cmp	r3, #64	@ 0x40
 800600a:	f040 80d8 	bne.w	80061be <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800601c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 80af 	beq.w	8006184 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800602c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006030:	429a      	cmp	r2, r3
 8006032:	f080 80a7 	bcs.w	8006184 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800603c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0320 	and.w	r3, r3, #32
 800604e:	2b00      	cmp	r3, #0
 8006050:	f040 8087 	bne.w	8006162 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006068:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800606c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006070:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	461a      	mov	r2, r3
 800607a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800607e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006082:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800608a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800608e:	e841 2300 	strex	r3, r2, [r1]
 8006092:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006096:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1da      	bne.n	8006054 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3308      	adds	r3, #8
 80060a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060a8:	e853 3f00 	ldrex	r3, [r3]
 80060ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80060ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060b0:	f023 0301 	bic.w	r3, r3, #1
 80060b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3308      	adds	r3, #8
 80060be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80060c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80060c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80060ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80060ce:	e841 2300 	strex	r3, r2, [r1]
 80060d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80060d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1e1      	bne.n	800609e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	3308      	adds	r3, #8
 80060e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80060e4:	e853 3f00 	ldrex	r3, [r3]
 80060e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80060ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3308      	adds	r3, #8
 80060fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006100:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006102:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006104:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006106:	e841 2300 	strex	r3, r2, [r1]
 800610a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800610c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1e3      	bne.n	80060da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2220      	movs	r2, #32
 8006116:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800612e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006130:	f023 0310 	bic.w	r3, r3, #16
 8006134:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	461a      	mov	r2, r3
 800613e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006142:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006144:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006146:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006148:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006150:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1e4      	bne.n	8006120 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800615c:	4618      	mov	r0, r3
 800615e:	f7fc fd7d 	bl	8002c5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2202      	movs	r2, #2
 8006166:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006174:	b29b      	uxth	r3, r3
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	b29b      	uxth	r3, r3
 800617a:	4619      	mov	r1, r3
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 f91b 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006182:	e0fc      	b.n	800637e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800618a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800618e:	429a      	cmp	r2, r3
 8006190:	f040 80f5 	bne.w	800637e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	f040 80eb 	bne.w	800637e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80061b4:	4619      	mov	r1, r3
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f8fe 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
      return;
 80061bc:	e0df      	b.n	800637e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 80d1 	beq.w	8006382 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80061e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f000 80cc 	beq.w	8006382 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800620c:	647b      	str	r3, [r7, #68]	@ 0x44
 800620e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006210:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006212:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006214:	e841 2300 	strex	r3, r2, [r1]
 8006218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800621a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1e4      	bne.n	80061ea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	3308      	adds	r3, #8
 8006226:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622a:	e853 3f00 	ldrex	r3, [r3]
 800622e:	623b      	str	r3, [r7, #32]
   return(result);
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006236:	f023 0301 	bic.w	r3, r3, #1
 800623a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3308      	adds	r3, #8
 8006244:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006248:	633a      	str	r2, [r7, #48]	@ 0x30
 800624a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800624e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006250:	e841 2300 	strex	r3, r2, [r1]
 8006254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1e1      	bne.n	8006220 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2220      	movs	r2, #32
 8006260:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	60fb      	str	r3, [r7, #12]
   return(result);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f023 0310 	bic.w	r3, r3, #16
 8006284:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006292:	61fb      	str	r3, [r7, #28]
 8006294:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006296:	69b9      	ldr	r1, [r7, #24]
 8006298:	69fa      	ldr	r2, [r7, #28]
 800629a:	e841 2300 	strex	r3, r2, [r1]
 800629e:	617b      	str	r3, [r7, #20]
   return(result);
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1e4      	bne.n	8006270 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2202      	movs	r2, #2
 80062aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062b0:	4619      	mov	r1, r3
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f880 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80062b8:	e063      	b.n	8006382 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80062ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00e      	beq.n	80062e4 <HAL_UART_IRQHandler+0x5d8>
 80062c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d008      	beq.n	80062e4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80062da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f001 fc13 	bl	8007b08 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80062e2:	e051      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80062e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d014      	beq.n	800631a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80062f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80062fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d008      	beq.n	800631a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800630c:	2b00      	cmp	r3, #0
 800630e:	d03a      	beq.n	8006386 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	4798      	blx	r3
    }
    return;
 8006318:	e035      	b.n	8006386 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800631a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800631e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	d009      	beq.n	800633a <HAL_UART_IRQHandler+0x62e>
 8006326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800632a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fe9c 	bl	8007070 <UART_EndTransmit_IT>
    return;
 8006338:	e026      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800633a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d009      	beq.n	800635a <HAL_UART_IRQHandler+0x64e>
 8006346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800634a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f001 fbec 	bl	8007b30 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006358:	e016      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800635a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800635e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d010      	beq.n	8006388 <HAL_UART_IRQHandler+0x67c>
 8006366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800636a:	2b00      	cmp	r3, #0
 800636c:	da0c      	bge.n	8006388 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f001 fbd4 	bl	8007b1c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006374:	e008      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
      return;
 8006376:	bf00      	nop
 8006378:	e006      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
    return;
 800637a:	bf00      	nop
 800637c:	e004      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
      return;
 800637e:	bf00      	nop
 8006380:	e002      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
      return;
 8006382:	bf00      	nop
 8006384:	e000      	b.n	8006388 <HAL_UART_IRQHandler+0x67c>
    return;
 8006386:	bf00      	nop
  }
}
 8006388:	37e8      	adds	r7, #232	@ 0xe8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop

08006390 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	460b      	mov	r3, r1
 80063c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d4:	b08c      	sub	sp, #48	@ 0x30
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	689a      	ldr	r2, [r3, #8]
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	431a      	orrs	r2, r3
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	431a      	orrs	r2, r3
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	4baa      	ldr	r3, [pc, #680]	@ (80066a8 <UART_SetConfig+0x2d8>)
 8006400:	4013      	ands	r3, r2
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	6812      	ldr	r2, [r2, #0]
 8006406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006408:	430b      	orrs	r3, r1
 800640a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a9f      	ldr	r2, [pc, #636]	@ (80066ac <UART_SetConfig+0x2dc>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d004      	beq.n	800643c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006438:	4313      	orrs	r3, r2
 800643a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006446:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	6812      	ldr	r2, [r2, #0]
 800644e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006450:	430b      	orrs	r3, r1
 8006452:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645a:	f023 010f 	bic.w	r1, r3, #15
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	430a      	orrs	r2, r1
 8006468:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a90      	ldr	r2, [pc, #576]	@ (80066b0 <UART_SetConfig+0x2e0>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d125      	bne.n	80064c0 <UART_SetConfig+0xf0>
 8006474:	4b8f      	ldr	r3, [pc, #572]	@ (80066b4 <UART_SetConfig+0x2e4>)
 8006476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800647a:	f003 0303 	and.w	r3, r3, #3
 800647e:	2b03      	cmp	r3, #3
 8006480:	d81a      	bhi.n	80064b8 <UART_SetConfig+0xe8>
 8006482:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <UART_SetConfig+0xb8>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	08006499 	.word	0x08006499
 800648c:	080064a9 	.word	0x080064a9
 8006490:	080064a1 	.word	0x080064a1
 8006494:	080064b1 	.word	0x080064b1
 8006498:	2301      	movs	r3, #1
 800649a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649e:	e116      	b.n	80066ce <UART_SetConfig+0x2fe>
 80064a0:	2302      	movs	r3, #2
 80064a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064a6:	e112      	b.n	80066ce <UART_SetConfig+0x2fe>
 80064a8:	2304      	movs	r3, #4
 80064aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ae:	e10e      	b.n	80066ce <UART_SetConfig+0x2fe>
 80064b0:	2308      	movs	r3, #8
 80064b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b6:	e10a      	b.n	80066ce <UART_SetConfig+0x2fe>
 80064b8:	2310      	movs	r3, #16
 80064ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064be:	e106      	b.n	80066ce <UART_SetConfig+0x2fe>
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a7c      	ldr	r2, [pc, #496]	@ (80066b8 <UART_SetConfig+0x2e8>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d138      	bne.n	800653c <UART_SetConfig+0x16c>
 80064ca:	4b7a      	ldr	r3, [pc, #488]	@ (80066b4 <UART_SetConfig+0x2e4>)
 80064cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d0:	f003 030c 	and.w	r3, r3, #12
 80064d4:	2b0c      	cmp	r3, #12
 80064d6:	d82d      	bhi.n	8006534 <UART_SetConfig+0x164>
 80064d8:	a201      	add	r2, pc, #4	@ (adr r2, 80064e0 <UART_SetConfig+0x110>)
 80064da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064de:	bf00      	nop
 80064e0:	08006515 	.word	0x08006515
 80064e4:	08006535 	.word	0x08006535
 80064e8:	08006535 	.word	0x08006535
 80064ec:	08006535 	.word	0x08006535
 80064f0:	08006525 	.word	0x08006525
 80064f4:	08006535 	.word	0x08006535
 80064f8:	08006535 	.word	0x08006535
 80064fc:	08006535 	.word	0x08006535
 8006500:	0800651d 	.word	0x0800651d
 8006504:	08006535 	.word	0x08006535
 8006508:	08006535 	.word	0x08006535
 800650c:	08006535 	.word	0x08006535
 8006510:	0800652d 	.word	0x0800652d
 8006514:	2300      	movs	r3, #0
 8006516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800651a:	e0d8      	b.n	80066ce <UART_SetConfig+0x2fe>
 800651c:	2302      	movs	r3, #2
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006522:	e0d4      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006524:	2304      	movs	r3, #4
 8006526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800652a:	e0d0      	b.n	80066ce <UART_SetConfig+0x2fe>
 800652c:	2308      	movs	r3, #8
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006532:	e0cc      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006534:	2310      	movs	r3, #16
 8006536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800653a:	e0c8      	b.n	80066ce <UART_SetConfig+0x2fe>
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a5e      	ldr	r2, [pc, #376]	@ (80066bc <UART_SetConfig+0x2ec>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d125      	bne.n	8006592 <UART_SetConfig+0x1c2>
 8006546:	4b5b      	ldr	r3, [pc, #364]	@ (80066b4 <UART_SetConfig+0x2e4>)
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006550:	2b30      	cmp	r3, #48	@ 0x30
 8006552:	d016      	beq.n	8006582 <UART_SetConfig+0x1b2>
 8006554:	2b30      	cmp	r3, #48	@ 0x30
 8006556:	d818      	bhi.n	800658a <UART_SetConfig+0x1ba>
 8006558:	2b20      	cmp	r3, #32
 800655a:	d00a      	beq.n	8006572 <UART_SetConfig+0x1a2>
 800655c:	2b20      	cmp	r3, #32
 800655e:	d814      	bhi.n	800658a <UART_SetConfig+0x1ba>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d002      	beq.n	800656a <UART_SetConfig+0x19a>
 8006564:	2b10      	cmp	r3, #16
 8006566:	d008      	beq.n	800657a <UART_SetConfig+0x1aa>
 8006568:	e00f      	b.n	800658a <UART_SetConfig+0x1ba>
 800656a:	2300      	movs	r3, #0
 800656c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006570:	e0ad      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006572:	2302      	movs	r3, #2
 8006574:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006578:	e0a9      	b.n	80066ce <UART_SetConfig+0x2fe>
 800657a:	2304      	movs	r3, #4
 800657c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006580:	e0a5      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006582:	2308      	movs	r3, #8
 8006584:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006588:	e0a1      	b.n	80066ce <UART_SetConfig+0x2fe>
 800658a:	2310      	movs	r3, #16
 800658c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006590:	e09d      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a4a      	ldr	r2, [pc, #296]	@ (80066c0 <UART_SetConfig+0x2f0>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d125      	bne.n	80065e8 <UART_SetConfig+0x218>
 800659c:	4b45      	ldr	r3, [pc, #276]	@ (80066b4 <UART_SetConfig+0x2e4>)
 800659e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80065a8:	d016      	beq.n	80065d8 <UART_SetConfig+0x208>
 80065aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80065ac:	d818      	bhi.n	80065e0 <UART_SetConfig+0x210>
 80065ae:	2b80      	cmp	r3, #128	@ 0x80
 80065b0:	d00a      	beq.n	80065c8 <UART_SetConfig+0x1f8>
 80065b2:	2b80      	cmp	r3, #128	@ 0x80
 80065b4:	d814      	bhi.n	80065e0 <UART_SetConfig+0x210>
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d002      	beq.n	80065c0 <UART_SetConfig+0x1f0>
 80065ba:	2b40      	cmp	r3, #64	@ 0x40
 80065bc:	d008      	beq.n	80065d0 <UART_SetConfig+0x200>
 80065be:	e00f      	b.n	80065e0 <UART_SetConfig+0x210>
 80065c0:	2300      	movs	r3, #0
 80065c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065c6:	e082      	b.n	80066ce <UART_SetConfig+0x2fe>
 80065c8:	2302      	movs	r3, #2
 80065ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ce:	e07e      	b.n	80066ce <UART_SetConfig+0x2fe>
 80065d0:	2304      	movs	r3, #4
 80065d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065d6:	e07a      	b.n	80066ce <UART_SetConfig+0x2fe>
 80065d8:	2308      	movs	r3, #8
 80065da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065de:	e076      	b.n	80066ce <UART_SetConfig+0x2fe>
 80065e0:	2310      	movs	r3, #16
 80065e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065e6:	e072      	b.n	80066ce <UART_SetConfig+0x2fe>
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a35      	ldr	r2, [pc, #212]	@ (80066c4 <UART_SetConfig+0x2f4>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d12a      	bne.n	8006648 <UART_SetConfig+0x278>
 80065f2:	4b30      	ldr	r3, [pc, #192]	@ (80066b4 <UART_SetConfig+0x2e4>)
 80065f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006600:	d01a      	beq.n	8006638 <UART_SetConfig+0x268>
 8006602:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006606:	d81b      	bhi.n	8006640 <UART_SetConfig+0x270>
 8006608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800660c:	d00c      	beq.n	8006628 <UART_SetConfig+0x258>
 800660e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006612:	d815      	bhi.n	8006640 <UART_SetConfig+0x270>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <UART_SetConfig+0x250>
 8006618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800661c:	d008      	beq.n	8006630 <UART_SetConfig+0x260>
 800661e:	e00f      	b.n	8006640 <UART_SetConfig+0x270>
 8006620:	2300      	movs	r3, #0
 8006622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006626:	e052      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006628:	2302      	movs	r3, #2
 800662a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800662e:	e04e      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006630:	2304      	movs	r3, #4
 8006632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006636:	e04a      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006638:	2308      	movs	r3, #8
 800663a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800663e:	e046      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006640:	2310      	movs	r3, #16
 8006642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006646:	e042      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a17      	ldr	r2, [pc, #92]	@ (80066ac <UART_SetConfig+0x2dc>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d13a      	bne.n	80066c8 <UART_SetConfig+0x2f8>
 8006652:	4b18      	ldr	r3, [pc, #96]	@ (80066b4 <UART_SetConfig+0x2e4>)
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006658:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800665c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006660:	d01a      	beq.n	8006698 <UART_SetConfig+0x2c8>
 8006662:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006666:	d81b      	bhi.n	80066a0 <UART_SetConfig+0x2d0>
 8006668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800666c:	d00c      	beq.n	8006688 <UART_SetConfig+0x2b8>
 800666e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006672:	d815      	bhi.n	80066a0 <UART_SetConfig+0x2d0>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <UART_SetConfig+0x2b0>
 8006678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800667c:	d008      	beq.n	8006690 <UART_SetConfig+0x2c0>
 800667e:	e00f      	b.n	80066a0 <UART_SetConfig+0x2d0>
 8006680:	2300      	movs	r3, #0
 8006682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006686:	e022      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006688:	2302      	movs	r3, #2
 800668a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800668e:	e01e      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006690:	2304      	movs	r3, #4
 8006692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006696:	e01a      	b.n	80066ce <UART_SetConfig+0x2fe>
 8006698:	2308      	movs	r3, #8
 800669a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800669e:	e016      	b.n	80066ce <UART_SetConfig+0x2fe>
 80066a0:	2310      	movs	r3, #16
 80066a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a6:	e012      	b.n	80066ce <UART_SetConfig+0x2fe>
 80066a8:	cfff69f3 	.word	0xcfff69f3
 80066ac:	40008000 	.word	0x40008000
 80066b0:	40013800 	.word	0x40013800
 80066b4:	40021000 	.word	0x40021000
 80066b8:	40004400 	.word	0x40004400
 80066bc:	40004800 	.word	0x40004800
 80066c0:	40004c00 	.word	0x40004c00
 80066c4:	40005000 	.word	0x40005000
 80066c8:	2310      	movs	r3, #16
 80066ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4aae      	ldr	r2, [pc, #696]	@ (800698c <UART_SetConfig+0x5bc>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	f040 8097 	bne.w	8006808 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d823      	bhi.n	800672a <UART_SetConfig+0x35a>
 80066e2:	a201      	add	r2, pc, #4	@ (adr r2, 80066e8 <UART_SetConfig+0x318>)
 80066e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e8:	0800670d 	.word	0x0800670d
 80066ec:	0800672b 	.word	0x0800672b
 80066f0:	08006715 	.word	0x08006715
 80066f4:	0800672b 	.word	0x0800672b
 80066f8:	0800671b 	.word	0x0800671b
 80066fc:	0800672b 	.word	0x0800672b
 8006700:	0800672b 	.word	0x0800672b
 8006704:	0800672b 	.word	0x0800672b
 8006708:	08006723 	.word	0x08006723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800670c:	f7fd fa94 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 8006710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006712:	e010      	b.n	8006736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006714:	4b9e      	ldr	r3, [pc, #632]	@ (8006990 <UART_SetConfig+0x5c0>)
 8006716:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006718:	e00d      	b.n	8006736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800671a:	f7fd fa1f 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 800671e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006720:	e009      	b.n	8006736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006728:	e005      	b.n	8006736 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006734:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 8130 	beq.w	800699e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006742:	4a94      	ldr	r2, [pc, #592]	@ (8006994 <UART_SetConfig+0x5c4>)
 8006744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006748:	461a      	mov	r2, r3
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006750:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	4613      	mov	r3, r2
 8006758:	005b      	lsls	r3, r3, #1
 800675a:	4413      	add	r3, r2
 800675c:	69ba      	ldr	r2, [r7, #24]
 800675e:	429a      	cmp	r2, r3
 8006760:	d305      	bcc.n	800676e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	429a      	cmp	r2, r3
 800676c:	d903      	bls.n	8006776 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006774:	e113      	b.n	800699e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006778:	2200      	movs	r2, #0
 800677a:	60bb      	str	r3, [r7, #8]
 800677c:	60fa      	str	r2, [r7, #12]
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006782:	4a84      	ldr	r2, [pc, #528]	@ (8006994 <UART_SetConfig+0x5c4>)
 8006784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006788:	b29b      	uxth	r3, r3
 800678a:	2200      	movs	r2, #0
 800678c:	603b      	str	r3, [r7, #0]
 800678e:	607a      	str	r2, [r7, #4]
 8006790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006794:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006798:	f7f9 fdaa 	bl	80002f0 <__aeabi_uldivmod>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4610      	mov	r0, r2
 80067a2:	4619      	mov	r1, r3
 80067a4:	f04f 0200 	mov.w	r2, #0
 80067a8:	f04f 0300 	mov.w	r3, #0
 80067ac:	020b      	lsls	r3, r1, #8
 80067ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067b2:	0202      	lsls	r2, r0, #8
 80067b4:	6979      	ldr	r1, [r7, #20]
 80067b6:	6849      	ldr	r1, [r1, #4]
 80067b8:	0849      	lsrs	r1, r1, #1
 80067ba:	2000      	movs	r0, #0
 80067bc:	460c      	mov	r4, r1
 80067be:	4605      	mov	r5, r0
 80067c0:	eb12 0804 	adds.w	r8, r2, r4
 80067c4:	eb43 0905 	adc.w	r9, r3, r5
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	469a      	mov	sl, r3
 80067d0:	4693      	mov	fp, r2
 80067d2:	4652      	mov	r2, sl
 80067d4:	465b      	mov	r3, fp
 80067d6:	4640      	mov	r0, r8
 80067d8:	4649      	mov	r1, r9
 80067da:	f7f9 fd89 	bl	80002f0 <__aeabi_uldivmod>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	4613      	mov	r3, r2
 80067e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067e6:	6a3b      	ldr	r3, [r7, #32]
 80067e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067ec:	d308      	bcc.n	8006800 <UART_SetConfig+0x430>
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067f4:	d204      	bcs.n	8006800 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6a3a      	ldr	r2, [r7, #32]
 80067fc:	60da      	str	r2, [r3, #12]
 80067fe:	e0ce      	b.n	800699e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006806:	e0ca      	b.n	800699e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	69db      	ldr	r3, [r3, #28]
 800680c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006810:	d166      	bne.n	80068e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006812:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006816:	2b08      	cmp	r3, #8
 8006818:	d827      	bhi.n	800686a <UART_SetConfig+0x49a>
 800681a:	a201      	add	r2, pc, #4	@ (adr r2, 8006820 <UART_SetConfig+0x450>)
 800681c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006820:	08006845 	.word	0x08006845
 8006824:	0800684d 	.word	0x0800684d
 8006828:	08006855 	.word	0x08006855
 800682c:	0800686b 	.word	0x0800686b
 8006830:	0800685b 	.word	0x0800685b
 8006834:	0800686b 	.word	0x0800686b
 8006838:	0800686b 	.word	0x0800686b
 800683c:	0800686b 	.word	0x0800686b
 8006840:	08006863 	.word	0x08006863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006844:	f7fd f9f8 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 8006848:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800684a:	e014      	b.n	8006876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800684c:	f7fd fa0a 	bl	8003c64 <HAL_RCC_GetPCLK2Freq>
 8006850:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006852:	e010      	b.n	8006876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006854:	4b4e      	ldr	r3, [pc, #312]	@ (8006990 <UART_SetConfig+0x5c0>)
 8006856:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006858:	e00d      	b.n	8006876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800685a:	f7fd f97f 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 800685e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006860:	e009      	b.n	8006876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006868:	e005      	b.n	8006876 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800686a:	2300      	movs	r3, #0
 800686c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006874:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 8090 	beq.w	800699e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006882:	4a44      	ldr	r2, [pc, #272]	@ (8006994 <UART_SetConfig+0x5c4>)
 8006884:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006888:	461a      	mov	r2, r3
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006890:	005a      	lsls	r2, r3, #1
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	085b      	lsrs	r3, r3, #1
 8006898:	441a      	add	r2, r3
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	2b0f      	cmp	r3, #15
 80068a8:	d916      	bls.n	80068d8 <UART_SetConfig+0x508>
 80068aa:	6a3b      	ldr	r3, [r7, #32]
 80068ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068b0:	d212      	bcs.n	80068d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f023 030f 	bic.w	r3, r3, #15
 80068ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	085b      	lsrs	r3, r3, #1
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	f003 0307 	and.w	r3, r3, #7
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	8bfb      	ldrh	r3, [r7, #30]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	8bfa      	ldrh	r2, [r7, #30]
 80068d4:	60da      	str	r2, [r3, #12]
 80068d6:	e062      	b.n	800699e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80068de:	e05e      	b.n	800699e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068e4:	2b08      	cmp	r3, #8
 80068e6:	d828      	bhi.n	800693a <UART_SetConfig+0x56a>
 80068e8:	a201      	add	r2, pc, #4	@ (adr r2, 80068f0 <UART_SetConfig+0x520>)
 80068ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ee:	bf00      	nop
 80068f0:	08006915 	.word	0x08006915
 80068f4:	0800691d 	.word	0x0800691d
 80068f8:	08006925 	.word	0x08006925
 80068fc:	0800693b 	.word	0x0800693b
 8006900:	0800692b 	.word	0x0800692b
 8006904:	0800693b 	.word	0x0800693b
 8006908:	0800693b 	.word	0x0800693b
 800690c:	0800693b 	.word	0x0800693b
 8006910:	08006933 	.word	0x08006933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006914:	f7fd f990 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 8006918:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800691a:	e014      	b.n	8006946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800691c:	f7fd f9a2 	bl	8003c64 <HAL_RCC_GetPCLK2Freq>
 8006920:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006922:	e010      	b.n	8006946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006924:	4b1a      	ldr	r3, [pc, #104]	@ (8006990 <UART_SetConfig+0x5c0>)
 8006926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006928:	e00d      	b.n	8006946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800692a:	f7fd f917 	bl	8003b5c <HAL_RCC_GetSysClockFreq>
 800692e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006930:	e009      	b.n	8006946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006938:	e005      	b.n	8006946 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800693a:	2300      	movs	r3, #0
 800693c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800693e:	2301      	movs	r3, #1
 8006940:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006944:	bf00      	nop
    }

    if (pclk != 0U)
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	2b00      	cmp	r3, #0
 800694a:	d028      	beq.n	800699e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006950:	4a10      	ldr	r2, [pc, #64]	@ (8006994 <UART_SetConfig+0x5c4>)
 8006952:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006956:	461a      	mov	r2, r3
 8006958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695a:	fbb3 f2f2 	udiv	r2, r3, r2
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	085b      	lsrs	r3, r3, #1
 8006964:	441a      	add	r2, r3
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	fbb2 f3f3 	udiv	r3, r2, r3
 800696e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	2b0f      	cmp	r3, #15
 8006974:	d910      	bls.n	8006998 <UART_SetConfig+0x5c8>
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800697c:	d20c      	bcs.n	8006998 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800697e:	6a3b      	ldr	r3, [r7, #32]
 8006980:	b29a      	uxth	r2, r3
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	60da      	str	r2, [r3, #12]
 8006988:	e009      	b.n	800699e <UART_SetConfig+0x5ce>
 800698a:	bf00      	nop
 800698c:	40008000 	.word	0x40008000
 8006990:	00f42400 	.word	0x00f42400
 8006994:	0800918c 	.word	0x0800918c
      }
      else
      {
        ret = HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2200      	movs	r2, #0
 80069b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	2200      	movs	r2, #0
 80069b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80069ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3730      	adds	r7, #48	@ 0x30
 80069c2:	46bd      	mov	sp, r7
 80069c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080069c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d4:	f003 0308 	and.w	r3, r3, #8
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d00a      	beq.n	80069f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f6:	f003 0301 	and.w	r3, r3, #1
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d00a      	beq.n	8006a14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	430a      	orrs	r2, r1
 8006a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	f003 0302 	and.w	r3, r3, #2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00a      	beq.n	8006a36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	430a      	orrs	r2, r1
 8006a34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3a:	f003 0304 	and.w	r3, r3, #4
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00a      	beq.n	8006a58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	f003 0310 	and.w	r3, r3, #16
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d00a      	beq.n	8006a7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	430a      	orrs	r2, r1
 8006a78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a7e:	f003 0320 	and.w	r3, r3, #32
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00a      	beq.n	8006a9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01a      	beq.n	8006ade <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ac6:	d10a      	bne.n	8006ade <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00a      	beq.n	8006b00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	430a      	orrs	r2, r1
 8006afe:	605a      	str	r2, [r3, #4]
  }
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b098      	sub	sp, #96	@ 0x60
 8006b10:	af02      	add	r7, sp, #8
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b1c:	f7fa feb2 	bl	8001884 <HAL_GetTick>
 8006b20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0308 	and.w	r3, r3, #8
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d12f      	bne.n	8006b90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f88e 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d022      	beq.n	8006b90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	461a      	mov	r2, r3
 8006b66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b70:	e841 2300 	strex	r3, r2, [r1]
 8006b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d1e6      	bne.n	8006b4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2220      	movs	r2, #32
 8006b80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e063      	b.n	8006c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 0304 	and.w	r3, r3, #4
 8006b9a:	2b04      	cmp	r3, #4
 8006b9c:	d149      	bne.n	8006c32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f857 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d03c      	beq.n	8006c32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8006bc6:	6a3b      	ldr	r3, [r7, #32]
 8006bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e6      	bne.n	8006bb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3308      	adds	r3, #8
 8006bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	e853 3f00 	ldrex	r3, [r3]
 8006bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f023 0301 	bic.w	r3, r3, #1
 8006c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	3308      	adds	r3, #8
 8006c08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c0a:	61fa      	str	r2, [r7, #28]
 8006c0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	69b9      	ldr	r1, [r7, #24]
 8006c10:	69fa      	ldr	r2, [r7, #28]
 8006c12:	e841 2300 	strex	r3, r2, [r1]
 8006c16:	617b      	str	r3, [r7, #20]
   return(result);
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e5      	bne.n	8006bea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2220      	movs	r2, #32
 8006c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e012      	b.n	8006c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2220      	movs	r2, #32
 8006c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3758      	adds	r7, #88	@ 0x58
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	603b      	str	r3, [r7, #0]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c70:	e04f      	b.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c78:	d04b      	beq.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c7a:	f7fa fe03 	bl	8001884 <HAL_GetTick>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	69ba      	ldr	r2, [r7, #24]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d302      	bcc.n	8006c90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e04e      	b.n	8006d32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 0304 	and.w	r3, r3, #4
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d037      	beq.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	2b80      	cmp	r3, #128	@ 0x80
 8006ca6:	d034      	beq.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	2b40      	cmp	r3, #64	@ 0x40
 8006cac:	d031      	beq.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	69db      	ldr	r3, [r3, #28]
 8006cb4:	f003 0308 	and.w	r3, r3, #8
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d110      	bne.n	8006cde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2208      	movs	r2, #8
 8006cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cc4:	68f8      	ldr	r0, [r7, #12]
 8006cc6:	f000 f95b 	bl	8006f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2208      	movs	r2, #8
 8006cce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e029      	b.n	8006d32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	69db      	ldr	r3, [r3, #28]
 8006ce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cec:	d111      	bne.n	8006d12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f000 f941 	bl	8006f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e00f      	b.n	8006d32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69da      	ldr	r2, [r3, #28]
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	bf0c      	ite	eq
 8006d22:	2301      	moveq	r3, #1
 8006d24:	2300      	movne	r3, #0
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	461a      	mov	r2, r3
 8006d2a:	79fb      	ldrb	r3, [r7, #7]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d0a0      	beq.n	8006c72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d30:	2300      	movs	r3, #0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b0a3      	sub	sp, #140	@ 0x8c
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	4613      	mov	r3, r2
 8006d48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	88fa      	ldrh	r2, [r7, #6]
 8006d54:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	88fa      	ldrh	r2, [r7, #6]
 8006d5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d6e:	d10e      	bne.n	8006d8e <UART_Start_Receive_IT+0x52>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d105      	bne.n	8006d84 <UART_Start_Receive_IT+0x48>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006d7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d82:	e02d      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	22ff      	movs	r2, #255	@ 0xff
 8006d88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d8c:	e028      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10d      	bne.n	8006db2 <UART_Start_Receive_IT+0x76>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d104      	bne.n	8006da8 <UART_Start_Receive_IT+0x6c>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	22ff      	movs	r2, #255	@ 0xff
 8006da2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006da6:	e01b      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	227f      	movs	r2, #127	@ 0x7f
 8006dac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006db0:	e016      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dba:	d10d      	bne.n	8006dd8 <UART_Start_Receive_IT+0x9c>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	691b      	ldr	r3, [r3, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <UART_Start_Receive_IT+0x92>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	227f      	movs	r2, #127	@ 0x7f
 8006dc8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006dcc:	e008      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	223f      	movs	r2, #63	@ 0x3f
 8006dd2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006dd6:	e003      	b.n	8006de0 <UART_Start_Receive_IT+0xa4>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2222      	movs	r2, #34	@ 0x22
 8006dec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	3308      	adds	r3, #8
 8006df6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dfa:	e853 3f00 	ldrex	r3, [r3]
 8006dfe:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006e00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e02:	f043 0301 	orr.w	r3, r3, #1
 8006e06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	3308      	adds	r3, #8
 8006e10:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006e14:	673a      	str	r2, [r7, #112]	@ 0x70
 8006e16:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e18:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006e1a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006e1c:	e841 2300 	strex	r3, r2, [r1]
 8006e20:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006e22:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1e3      	bne.n	8006df0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e30:	d14f      	bne.n	8006ed2 <UART_Start_Receive_IT+0x196>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e38:	88fa      	ldrh	r2, [r7, #6]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d349      	bcc.n	8006ed2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e46:	d107      	bne.n	8006e58 <UART_Start_Receive_IT+0x11c>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d103      	bne.n	8006e58 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4a47      	ldr	r2, [pc, #284]	@ (8006f70 <UART_Start_Receive_IT+0x234>)
 8006e54:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e56:	e002      	b.n	8006e5e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	4a46      	ldr	r2, [pc, #280]	@ (8006f74 <UART_Start_Receive_IT+0x238>)
 8006e5c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d01a      	beq.n	8006e9c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e6e:	e853 3f00 	ldrex	r3, [r3]
 8006e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	461a      	mov	r2, r3
 8006e84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e8a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006e8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e90:	e841 2300 	strex	r3, r2, [r1]
 8006e94:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e4      	bne.n	8006e66 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3308      	adds	r3, #8
 8006ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ea6:	e853 3f00 	ldrex	r3, [r3]
 8006eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3308      	adds	r3, #8
 8006eba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006ebc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006ebe:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006ec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ec4:	e841 2300 	strex	r3, r2, [r1]
 8006ec8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006eca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1e5      	bne.n	8006e9c <UART_Start_Receive_IT+0x160>
 8006ed0:	e046      	b.n	8006f60 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eda:	d107      	bne.n	8006eec <UART_Start_Receive_IT+0x1b0>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d103      	bne.n	8006eec <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4a24      	ldr	r2, [pc, #144]	@ (8006f78 <UART_Start_Receive_IT+0x23c>)
 8006ee8:	675a      	str	r2, [r3, #116]	@ 0x74
 8006eea:	e002      	b.n	8006ef2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	4a23      	ldr	r2, [pc, #140]	@ (8006f7c <UART_Start_Receive_IT+0x240>)
 8006ef0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d019      	beq.n	8006f2e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f02:	e853 3f00 	ldrex	r3, [r3]
 8006f06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006f0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	461a      	mov	r2, r3
 8006f16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f18:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f1a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f20:	e841 2300 	strex	r3, r2, [r1]
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1e6      	bne.n	8006efa <UART_Start_Receive_IT+0x1be>
 8006f2c:	e018      	b.n	8006f60 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	e853 3f00 	ldrex	r3, [r3]
 8006f3a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	f043 0320 	orr.w	r3, r3, #32
 8006f42:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	461a      	mov	r2, r3
 8006f4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f4c:	623b      	str	r3, [r7, #32]
 8006f4e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f50:	69f9      	ldr	r1, [r7, #28]
 8006f52:	6a3a      	ldr	r2, [r7, #32]
 8006f54:	e841 2300 	strex	r3, r2, [r1]
 8006f58:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1e6      	bne.n	8006f2e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	378c      	adds	r7, #140	@ 0x8c
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	0800779d 	.word	0x0800779d
 8006f74:	08007439 	.word	0x08007439
 8006f78:	08007281 	.word	0x08007281
 8006f7c:	080070c9 	.word	0x080070c9

08006f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b095      	sub	sp, #84	@ 0x54
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f90:	e853 3f00 	ldrex	r3, [r3]
 8006f94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fa8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006faa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fae:	e841 2300 	strex	r3, r2, [r1]
 8006fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1e6      	bne.n	8006f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3308      	adds	r3, #8
 8006fc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fd0:	f023 0301 	bic.w	r3, r3, #1
 8006fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3308      	adds	r3, #8
 8006fdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fe4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fe6:	e841 2300 	strex	r3, r2, [r1]
 8006fea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1e3      	bne.n	8006fba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d118      	bne.n	800702c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	60bb      	str	r3, [r7, #8]
   return(result);
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f023 0310 	bic.w	r3, r3, #16
 800700e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	461a      	mov	r2, r3
 8007016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007018:	61bb      	str	r3, [r7, #24]
 800701a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6979      	ldr	r1, [r7, #20]
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	e841 2300 	strex	r3, r2, [r1]
 8007024:	613b      	str	r3, [r7, #16]
   return(result);
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1e6      	bne.n	8006ffa <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007040:	bf00      	nop
 8007042:	3754      	adds	r7, #84	@ 0x54
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007058:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f7ff f99e 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007068:	bf00      	nop
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b088      	sub	sp, #32
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	60bb      	str	r3, [r7, #8]
   return(result);
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800708c:	61fb      	str	r3, [r7, #28]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	461a      	mov	r2, r3
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	61bb      	str	r3, [r7, #24]
 8007098:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709a:	6979      	ldr	r1, [r7, #20]
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	613b      	str	r3, [r7, #16]
   return(result);
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e6      	bne.n	8007078 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2220      	movs	r2, #32
 80070ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7ff f969 	bl	8006390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070be:	bf00      	nop
 80070c0:	3720      	adds	r7, #32
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
	...

080070c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b09c      	sub	sp, #112	@ 0x70
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80070d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070e0:	2b22      	cmp	r3, #34	@ 0x22
 80070e2:	f040 80be 	bne.w	8007262 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80070f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80070f4:	b2d9      	uxtb	r1, r3
 80070f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007100:	400a      	ands	r2, r1
 8007102:	b2d2      	uxtb	r2, r2
 8007104:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800710a:	1c5a      	adds	r2, r3, #1
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29a      	uxth	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	f040 80a1 	bne.w	8007272 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800713e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007144:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800714e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007150:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007154:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800715c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e6      	bne.n	8007130 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3308      	adds	r3, #8
 8007168:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007174:	f023 0301 	bic.w	r3, r3, #1
 8007178:	667b      	str	r3, [r7, #100]	@ 0x64
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3308      	adds	r3, #8
 8007180:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007182:	647a      	str	r2, [r7, #68]	@ 0x44
 8007184:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007188:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e5      	bne.n	8007162 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2220      	movs	r2, #32
 800719a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a33      	ldr	r2, [pc, #204]	@ (800727c <UART_RxISR_8BIT+0x1b4>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d01f      	beq.n	80071f4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d018      	beq.n	80071f4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ca:	e853 3f00 	ldrex	r3, [r3]
 80071ce:	623b      	str	r3, [r7, #32]
   return(result);
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80071e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071e8:	e841 2300 	strex	r3, r2, [r1]
 80071ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1e6      	bne.n	80071c2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d12e      	bne.n	800725a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f023 0310 	bic.w	r3, r3, #16
 8007216:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	461a      	mov	r2, r3
 800721e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007220:	61fb      	str	r3, [r7, #28]
 8007222:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007224:	69b9      	ldr	r1, [r7, #24]
 8007226:	69fa      	ldr	r2, [r7, #28]
 8007228:	e841 2300 	strex	r3, r2, [r1]
 800722c:	617b      	str	r3, [r7, #20]
   return(result);
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e6      	bne.n	8007202 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	69db      	ldr	r3, [r3, #28]
 800723a:	f003 0310 	and.w	r3, r3, #16
 800723e:	2b10      	cmp	r3, #16
 8007240:	d103      	bne.n	800724a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2210      	movs	r2, #16
 8007248:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007250:	4619      	mov	r1, r3
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7ff f8b0 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007258:	e00b      	b.n	8007272 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7fa faa8 	bl	80017b0 <HAL_UART_RxCpltCallback>
}
 8007260:	e007      	b.n	8007272 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	699a      	ldr	r2, [r3, #24]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f042 0208 	orr.w	r2, r2, #8
 8007270:	619a      	str	r2, [r3, #24]
}
 8007272:	bf00      	nop
 8007274:	3770      	adds	r7, #112	@ 0x70
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
 800727a:	bf00      	nop
 800727c:	40008000 	.word	0x40008000

08007280 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b09c      	sub	sp, #112	@ 0x70
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800728e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007298:	2b22      	cmp	r3, #34	@ 0x22
 800729a:	f040 80be 	bne.w	800741a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ac:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80072ae:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80072b2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072b6:	4013      	ands	r3, r2
 80072b8:	b29a      	uxth	r2, r3
 80072ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072bc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c2:	1c9a      	adds	r2, r3, #2
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	3b01      	subs	r3, #1
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f040 80a1 	bne.w	800742a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072f0:	e853 3f00 	ldrex	r3, [r3]
 80072f4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80072f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007306:	657b      	str	r3, [r7, #84]	@ 0x54
 8007308:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800730c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800730e:	e841 2300 	strex	r3, r2, [r1]
 8007312:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007314:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1e6      	bne.n	80072e8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	3308      	adds	r3, #8
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007324:	e853 3f00 	ldrex	r3, [r3]
 8007328:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	f023 0301 	bic.w	r3, r3, #1
 8007330:	663b      	str	r3, [r7, #96]	@ 0x60
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3308      	adds	r3, #8
 8007338:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800733a:	643a      	str	r2, [r7, #64]	@ 0x40
 800733c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007340:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e5      	bne.n	800731a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2220      	movs	r2, #32
 8007352:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2200      	movs	r2, #0
 800735a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a33      	ldr	r2, [pc, #204]	@ (8007434 <UART_RxISR_16BIT+0x1b4>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d01f      	beq.n	80073ac <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d018      	beq.n	80073ac <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007380:	6a3b      	ldr	r3, [r7, #32]
 8007382:	e853 3f00 	ldrex	r3, [r3]
 8007386:	61fb      	str	r3, [r7, #28]
   return(result);
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800738e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	461a      	mov	r2, r3
 8007396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800739a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800739e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073a0:	e841 2300 	strex	r3, r2, [r1]
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1e6      	bne.n	800737a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d12e      	bne.n	8007412 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	e853 3f00 	ldrex	r3, [r3]
 80073c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f023 0310 	bic.w	r3, r3, #16
 80073ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	461a      	mov	r2, r3
 80073d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073d8:	61bb      	str	r3, [r7, #24]
 80073da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073dc:	6979      	ldr	r1, [r7, #20]
 80073de:	69ba      	ldr	r2, [r7, #24]
 80073e0:	e841 2300 	strex	r3, r2, [r1]
 80073e4:	613b      	str	r3, [r7, #16]
   return(result);
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1e6      	bne.n	80073ba <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	69db      	ldr	r3, [r3, #28]
 80073f2:	f003 0310 	and.w	r3, r3, #16
 80073f6:	2b10      	cmp	r3, #16
 80073f8:	d103      	bne.n	8007402 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2210      	movs	r2, #16
 8007400:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007408:	4619      	mov	r1, r3
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f7fe ffd4 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007410:	e00b      	b.n	800742a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7fa f9cc 	bl	80017b0 <HAL_UART_RxCpltCallback>
}
 8007418:	e007      	b.n	800742a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	699a      	ldr	r2, [r3, #24]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f042 0208 	orr.w	r2, r2, #8
 8007428:	619a      	str	r2, [r3, #24]
}
 800742a:	bf00      	nop
 800742c:	3770      	adds	r7, #112	@ 0x70
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	40008000 	.word	0x40008000

08007438 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b0ac      	sub	sp, #176	@ 0xb0
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007446:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69db      	ldr	r3, [r3, #28]
 8007450:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800746e:	2b22      	cmp	r3, #34	@ 0x22
 8007470:	f040 8183 	bne.w	800777a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800747a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800747e:	e126      	b.n	80076ce <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007486:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800748a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800748e:	b2d9      	uxtb	r1, r3
 8007490:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007494:	b2da      	uxtb	r2, r3
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800749a:	400a      	ands	r2, r1
 800749c:	b2d2      	uxtb	r2, r2
 800749e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a4:	1c5a      	adds	r2, r3, #1
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80074c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d053      	beq.n	800757a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d011      	beq.n	8007502 <UART_RxISR_8BIT_FIFOEN+0xca>
 80074de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80074e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00b      	beq.n	8007502 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2201      	movs	r2, #1
 80074f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074f8:	f043 0201 	orr.w	r2, r3, #1
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007506:	f003 0302 	and.w	r3, r3, #2
 800750a:	2b00      	cmp	r3, #0
 800750c:	d011      	beq.n	8007532 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800750e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00b      	beq.n	8007532 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2202      	movs	r2, #2
 8007520:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007528:	f043 0204 	orr.w	r2, r3, #4
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007536:	f003 0304 	and.w	r3, r3, #4
 800753a:	2b00      	cmp	r3, #0
 800753c:	d011      	beq.n	8007562 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800753e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007542:	f003 0301 	and.w	r3, r3, #1
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00b      	beq.n	8007562 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2204      	movs	r2, #4
 8007550:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007558:	f043 0202 	orr.w	r2, r3, #2
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007568:	2b00      	cmp	r3, #0
 800756a:	d006      	beq.n	800757a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7fe ff19 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2200      	movs	r2, #0
 8007576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007580:	b29b      	uxth	r3, r3
 8007582:	2b00      	cmp	r3, #0
 8007584:	f040 80a3 	bne.w	80076ce <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800759c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	461a      	mov	r2, r3
 80075a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80075ac:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ae:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80075b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80075b2:	e841 2300 	strex	r3, r2, [r1]
 80075b6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80075b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1e4      	bne.n	8007588 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	3308      	adds	r3, #8
 80075c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075c8:	e853 3f00 	ldrex	r3, [r3]
 80075cc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80075ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80075d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80075d4:	f023 0301 	bic.w	r3, r3, #1
 80075d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3308      	adds	r3, #8
 80075e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80075e6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80075e8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80075ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80075ee:	e841 2300 	strex	r3, r2, [r1]
 80075f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80075f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1e1      	bne.n	80075be <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2220      	movs	r2, #32
 80075fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a60      	ldr	r2, [pc, #384]	@ (8007794 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d021      	beq.n	800765c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007622:	2b00      	cmp	r3, #0
 8007624:	d01a      	beq.n	800765c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800762e:	e853 3f00 	ldrex	r3, [r3]
 8007632:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007636:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800763a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	461a      	mov	r2, r3
 8007644:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007648:	657b      	str	r3, [r7, #84]	@ 0x54
 800764a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800764e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007650:	e841 2300 	strex	r3, r2, [r1]
 8007654:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e4      	bne.n	8007626 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007660:	2b01      	cmp	r3, #1
 8007662:	d130      	bne.n	80076c6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007672:	e853 3f00 	ldrex	r3, [r3]
 8007676:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767a:	f023 0310 	bic.w	r3, r3, #16
 800767e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	461a      	mov	r2, r3
 8007688:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800768c:	643b      	str	r3, [r7, #64]	@ 0x40
 800768e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007692:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800769a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e4      	bne.n	800766a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	f003 0310 	and.w	r3, r3, #16
 80076aa:	2b10      	cmp	r3, #16
 80076ac:	d103      	bne.n	80076b6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2210      	movs	r2, #16
 80076b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076bc:	4619      	mov	r1, r3
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f7fe fe7a 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80076c4:	e00e      	b.n	80076e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7fa f872 	bl	80017b0 <HAL_UART_RxCpltCallback>
        break;
 80076cc:	e00a      	b.n	80076e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80076ce:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d006      	beq.n	80076e4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80076d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076da:	f003 0320 	and.w	r3, r3, #32
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f47f aece 	bne.w	8007480 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076ea:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80076ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d049      	beq.n	800778a <UART_RxISR_8BIT_FIFOEN+0x352>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80076fc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007700:	429a      	cmp	r2, r3
 8007702:	d242      	bcs.n	800778a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3308      	adds	r3, #8
 800770a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	61fb      	str	r3, [r7, #28]
   return(result);
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800771a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3308      	adds	r3, #8
 8007724:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007728:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800772a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800772e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007730:	e841 2300 	strex	r3, r2, [r1]
 8007734:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	2b00      	cmp	r3, #0
 800773a:	d1e3      	bne.n	8007704 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a16      	ldr	r2, [pc, #88]	@ (8007798 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007740:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	f043 0320 	orr.w	r3, r3, #32
 8007756:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	461a      	mov	r2, r3
 8007760:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007764:	61bb      	str	r3, [r7, #24]
 8007766:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007768:	6979      	ldr	r1, [r7, #20]
 800776a:	69ba      	ldr	r2, [r7, #24]
 800776c:	e841 2300 	strex	r3, r2, [r1]
 8007770:	613b      	str	r3, [r7, #16]
   return(result);
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1e4      	bne.n	8007742 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007778:	e007      	b.n	800778a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	699a      	ldr	r2, [r3, #24]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f042 0208 	orr.w	r2, r2, #8
 8007788:	619a      	str	r2, [r3, #24]
}
 800778a:	bf00      	nop
 800778c:	37b0      	adds	r7, #176	@ 0xb0
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	40008000 	.word	0x40008000
 8007798:	080070c9 	.word	0x080070c9

0800779c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b0ae      	sub	sp, #184	@ 0xb8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80077aa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80077d2:	2b22      	cmp	r3, #34	@ 0x22
 80077d4:	f040 8187 	bne.w	8007ae6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80077de:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077e2:	e12a      	b.n	8007a3a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ea:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80077f6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80077fa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80077fe:	4013      	ands	r3, r2
 8007800:	b29a      	uxth	r2, r3
 8007802:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007806:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800780c:	1c9a      	adds	r2, r3, #2
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007818:	b29b      	uxth	r3, r3
 800781a:	3b01      	subs	r3, #1
 800781c:	b29a      	uxth	r2, r3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800782e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007832:	f003 0307 	and.w	r3, r3, #7
 8007836:	2b00      	cmp	r3, #0
 8007838:	d053      	beq.n	80078e2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800783a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800783e:	f003 0301 	and.w	r3, r3, #1
 8007842:	2b00      	cmp	r3, #0
 8007844:	d011      	beq.n	800786a <UART_RxISR_16BIT_FIFOEN+0xce>
 8007846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800784a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00b      	beq.n	800786a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2201      	movs	r2, #1
 8007858:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007860:	f043 0201 	orr.w	r2, r3, #1
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800786a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800786e:	f003 0302 	and.w	r3, r3, #2
 8007872:	2b00      	cmp	r3, #0
 8007874:	d011      	beq.n	800789a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007876:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00b      	beq.n	800789a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2202      	movs	r2, #2
 8007888:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007890:	f043 0204 	orr.w	r2, r3, #4
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800789a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800789e:	f003 0304 	and.w	r3, r3, #4
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d011      	beq.n	80078ca <UART_RxISR_16BIT_FIFOEN+0x12e>
 80078a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d00b      	beq.n	80078ca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2204      	movs	r2, #4
 80078b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078c0:	f043 0202 	orr.w	r2, r3, #2
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d006      	beq.n	80078e2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f7fe fd65 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 80a5 	bne.w	8007a3a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078f8:	e853 3f00 	ldrex	r3, [r3]
 80078fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80078fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007900:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007904:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	461a      	mov	r2, r3
 800790e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007912:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007916:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800791a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800791e:	e841 2300 	strex	r3, r2, [r1]
 8007922:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1e2      	bne.n	80078f0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	3308      	adds	r3, #8
 8007930:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007934:	e853 3f00 	ldrex	r3, [r3]
 8007938:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800793a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800793c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007940:	f023 0301 	bic.w	r3, r3, #1
 8007944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3308      	adds	r3, #8
 800794e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007952:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007954:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007956:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007958:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800795a:	e841 2300 	strex	r3, r2, [r1]
 800795e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1e1      	bne.n	800792a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a60      	ldr	r2, [pc, #384]	@ (8007b00 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d021      	beq.n	80079c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d01a      	beq.n	80079c8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800799a:	e853 3f00 	ldrex	r3, [r3]
 800799e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	461a      	mov	r2, r3
 80079b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80079b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079bc:	e841 2300 	strex	r3, r2, [r1]
 80079c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1e4      	bne.n	8007992 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d130      	bne.n	8007a32 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079de:	e853 3f00 	ldrex	r3, [r3]
 80079e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e6:	f023 0310 	bic.w	r3, r3, #16
 80079ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	461a      	mov	r2, r3
 80079f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80079f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80079fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a00:	e841 2300 	strex	r3, r2, [r1]
 8007a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d1e4      	bne.n	80079d6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	f003 0310 	and.w	r3, r3, #16
 8007a16:	2b10      	cmp	r3, #16
 8007a18:	d103      	bne.n	8007a22 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	2210      	movs	r2, #16
 8007a20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7fe fcc4 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007a30:	e00e      	b.n	8007a50 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7f9 febc 	bl	80017b0 <HAL_UART_RxCpltCallback>
        break;
 8007a38:	e00a      	b.n	8007a50 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007a3a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d006      	beq.n	8007a50 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007a42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a46:	f003 0320 	and.w	r3, r3, #32
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f47f aeca 	bne.w	80077e4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a56:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007a5a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d049      	beq.n	8007af6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a68:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d242      	bcs.n	8007af6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3308      	adds	r3, #8
 8007a76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7a:	e853 3f00 	ldrex	r3, [r3]
 8007a7e:	623b      	str	r3, [r7, #32]
   return(result);
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3308      	adds	r3, #8
 8007a90:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007a94:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a9c:	e841 2300 	strex	r3, r2, [r1]
 8007aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d1e3      	bne.n	8007a70 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a16      	ldr	r2, [pc, #88]	@ (8007b04 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007aac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	e853 3f00 	ldrex	r3, [r3]
 8007aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f043 0320 	orr.w	r3, r3, #32
 8007ac2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	461a      	mov	r2, r3
 8007acc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ad0:	61fb      	str	r3, [r7, #28]
 8007ad2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad4:	69b9      	ldr	r1, [r7, #24]
 8007ad6:	69fa      	ldr	r2, [r7, #28]
 8007ad8:	e841 2300 	strex	r3, r2, [r1]
 8007adc:	617b      	str	r3, [r7, #20]
   return(result);
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e4      	bne.n	8007aae <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ae4:	e007      	b.n	8007af6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	699a      	ldr	r2, [r3, #24]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f042 0208 	orr.w	r2, r2, #8
 8007af4:	619a      	str	r2, [r3, #24]
}
 8007af6:	bf00      	nop
 8007af8:	37b8      	adds	r7, #184	@ 0xb8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	40008000 	.word	0x40008000
 8007b04:	08007281 	.word	0x08007281

08007b08 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d101      	bne.n	8007b5a <HAL_UARTEx_DisableFifoMode+0x16>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e027      	b.n	8007baa <HAL_UARTEx_DisableFifoMode+0x66>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2224      	movs	r2, #36	@ 0x24
 8007b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0201 	bic.w	r2, r2, #1
 8007b80:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b88:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3714      	adds	r7, #20
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr

08007bb6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d101      	bne.n	8007bce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bca:	2302      	movs	r3, #2
 8007bcc:	e02d      	b.n	8007c2a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2224      	movs	r2, #36	@ 0x24
 8007bda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f022 0201 	bic.w	r2, r2, #1
 8007bf4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f850 	bl	8007cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68fa      	ldr	r2, [r7, #12]
 8007c16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b084      	sub	sp, #16
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
 8007c3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d101      	bne.n	8007c4a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c46:	2302      	movs	r3, #2
 8007c48:	e02d      	b.n	8007ca6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2224      	movs	r2, #36	@ 0x24
 8007c56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f022 0201 	bic.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	683a      	ldr	r2, [r7, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f812 	bl	8007cb0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2220      	movs	r2, #32
 8007c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3710      	adds	r7, #16
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
	...

08007cb0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d108      	bne.n	8007cd2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007cd0:	e031      	b.n	8007d36 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007cd2:	2308      	movs	r3, #8
 8007cd4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007cd6:	2308      	movs	r3, #8
 8007cd8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	0e5b      	lsrs	r3, r3, #25
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	f003 0307 	and.w	r3, r3, #7
 8007ce8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	0f5b      	lsrs	r3, r3, #29
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	f003 0307 	and.w	r3, r3, #7
 8007cf8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cfa:	7bbb      	ldrb	r3, [r7, #14]
 8007cfc:	7b3a      	ldrb	r2, [r7, #12]
 8007cfe:	4911      	ldr	r1, [pc, #68]	@ (8007d44 <UARTEx_SetNbDataToProcess+0x94>)
 8007d00:	5c8a      	ldrb	r2, [r1, r2]
 8007d02:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007d06:	7b3a      	ldrb	r2, [r7, #12]
 8007d08:	490f      	ldr	r1, [pc, #60]	@ (8007d48 <UARTEx_SetNbDataToProcess+0x98>)
 8007d0a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d18:	7bfb      	ldrb	r3, [r7, #15]
 8007d1a:	7b7a      	ldrb	r2, [r7, #13]
 8007d1c:	4909      	ldr	r1, [pc, #36]	@ (8007d44 <UARTEx_SetNbDataToProcess+0x94>)
 8007d1e:	5c8a      	ldrb	r2, [r1, r2]
 8007d20:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d24:	7b7a      	ldrb	r2, [r7, #13]
 8007d26:	4908      	ldr	r1, [pc, #32]	@ (8007d48 <UARTEx_SetNbDataToProcess+0x98>)
 8007d28:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007d36:	bf00      	nop
 8007d38:	3714      	adds	r7, #20
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop
 8007d44:	080091a4 	.word	0x080091a4
 8007d48:	080091ac 	.word	0x080091ac

08007d4c <std>:
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	b510      	push	{r4, lr}
 8007d50:	4604      	mov	r4, r0
 8007d52:	e9c0 3300 	strd	r3, r3, [r0]
 8007d56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d5a:	6083      	str	r3, [r0, #8]
 8007d5c:	8181      	strh	r1, [r0, #12]
 8007d5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d60:	81c2      	strh	r2, [r0, #14]
 8007d62:	6183      	str	r3, [r0, #24]
 8007d64:	4619      	mov	r1, r3
 8007d66:	2208      	movs	r2, #8
 8007d68:	305c      	adds	r0, #92	@ 0x5c
 8007d6a:	f000 f928 	bl	8007fbe <memset>
 8007d6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007da4 <std+0x58>)
 8007d70:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d72:	4b0d      	ldr	r3, [pc, #52]	@ (8007da8 <std+0x5c>)
 8007d74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d76:	4b0d      	ldr	r3, [pc, #52]	@ (8007dac <std+0x60>)
 8007d78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <std+0x64>)
 8007d7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007db4 <std+0x68>)
 8007d80:	6224      	str	r4, [r4, #32]
 8007d82:	429c      	cmp	r4, r3
 8007d84:	d006      	beq.n	8007d94 <std+0x48>
 8007d86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d8a:	4294      	cmp	r4, r2
 8007d8c:	d002      	beq.n	8007d94 <std+0x48>
 8007d8e:	33d0      	adds	r3, #208	@ 0xd0
 8007d90:	429c      	cmp	r4, r3
 8007d92:	d105      	bne.n	8007da0 <std+0x54>
 8007d94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d9c:	f000 b9e4 	b.w	8008168 <__retarget_lock_init_recursive>
 8007da0:	bd10      	pop	{r4, pc}
 8007da2:	bf00      	nop
 8007da4:	08007f39 	.word	0x08007f39
 8007da8:	08007f5b 	.word	0x08007f5b
 8007dac:	08007f93 	.word	0x08007f93
 8007db0:	08007fb7 	.word	0x08007fb7
 8007db4:	200004f4 	.word	0x200004f4

08007db8 <stdio_exit_handler>:
 8007db8:	4a02      	ldr	r2, [pc, #8]	@ (8007dc4 <stdio_exit_handler+0xc>)
 8007dba:	4903      	ldr	r1, [pc, #12]	@ (8007dc8 <stdio_exit_handler+0x10>)
 8007dbc:	4803      	ldr	r0, [pc, #12]	@ (8007dcc <stdio_exit_handler+0x14>)
 8007dbe:	f000 b869 	b.w	8007e94 <_fwalk_sglue>
 8007dc2:	bf00      	nop
 8007dc4:	200000d0 	.word	0x200000d0
 8007dc8:	08008a81 	.word	0x08008a81
 8007dcc:	200000e0 	.word	0x200000e0

08007dd0 <cleanup_stdio>:
 8007dd0:	6841      	ldr	r1, [r0, #4]
 8007dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e04 <cleanup_stdio+0x34>)
 8007dd4:	4299      	cmp	r1, r3
 8007dd6:	b510      	push	{r4, lr}
 8007dd8:	4604      	mov	r4, r0
 8007dda:	d001      	beq.n	8007de0 <cleanup_stdio+0x10>
 8007ddc:	f000 fe50 	bl	8008a80 <_fflush_r>
 8007de0:	68a1      	ldr	r1, [r4, #8]
 8007de2:	4b09      	ldr	r3, [pc, #36]	@ (8007e08 <cleanup_stdio+0x38>)
 8007de4:	4299      	cmp	r1, r3
 8007de6:	d002      	beq.n	8007dee <cleanup_stdio+0x1e>
 8007de8:	4620      	mov	r0, r4
 8007dea:	f000 fe49 	bl	8008a80 <_fflush_r>
 8007dee:	68e1      	ldr	r1, [r4, #12]
 8007df0:	4b06      	ldr	r3, [pc, #24]	@ (8007e0c <cleanup_stdio+0x3c>)
 8007df2:	4299      	cmp	r1, r3
 8007df4:	d004      	beq.n	8007e00 <cleanup_stdio+0x30>
 8007df6:	4620      	mov	r0, r4
 8007df8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dfc:	f000 be40 	b.w	8008a80 <_fflush_r>
 8007e00:	bd10      	pop	{r4, pc}
 8007e02:	bf00      	nop
 8007e04:	200004f4 	.word	0x200004f4
 8007e08:	2000055c 	.word	0x2000055c
 8007e0c:	200005c4 	.word	0x200005c4

08007e10 <global_stdio_init.part.0>:
 8007e10:	b510      	push	{r4, lr}
 8007e12:	4b0b      	ldr	r3, [pc, #44]	@ (8007e40 <global_stdio_init.part.0+0x30>)
 8007e14:	4c0b      	ldr	r4, [pc, #44]	@ (8007e44 <global_stdio_init.part.0+0x34>)
 8007e16:	4a0c      	ldr	r2, [pc, #48]	@ (8007e48 <global_stdio_init.part.0+0x38>)
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	2104      	movs	r1, #4
 8007e20:	f7ff ff94 	bl	8007d4c <std>
 8007e24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e28:	2201      	movs	r2, #1
 8007e2a:	2109      	movs	r1, #9
 8007e2c:	f7ff ff8e 	bl	8007d4c <std>
 8007e30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e34:	2202      	movs	r2, #2
 8007e36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e3a:	2112      	movs	r1, #18
 8007e3c:	f7ff bf86 	b.w	8007d4c <std>
 8007e40:	2000062c 	.word	0x2000062c
 8007e44:	200004f4 	.word	0x200004f4
 8007e48:	08007db9 	.word	0x08007db9

08007e4c <__sfp_lock_acquire>:
 8007e4c:	4801      	ldr	r0, [pc, #4]	@ (8007e54 <__sfp_lock_acquire+0x8>)
 8007e4e:	f000 b98c 	b.w	800816a <__retarget_lock_acquire_recursive>
 8007e52:	bf00      	nop
 8007e54:	20000635 	.word	0x20000635

08007e58 <__sfp_lock_release>:
 8007e58:	4801      	ldr	r0, [pc, #4]	@ (8007e60 <__sfp_lock_release+0x8>)
 8007e5a:	f000 b987 	b.w	800816c <__retarget_lock_release_recursive>
 8007e5e:	bf00      	nop
 8007e60:	20000635 	.word	0x20000635

08007e64 <__sinit>:
 8007e64:	b510      	push	{r4, lr}
 8007e66:	4604      	mov	r4, r0
 8007e68:	f7ff fff0 	bl	8007e4c <__sfp_lock_acquire>
 8007e6c:	6a23      	ldr	r3, [r4, #32]
 8007e6e:	b11b      	cbz	r3, 8007e78 <__sinit+0x14>
 8007e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e74:	f7ff bff0 	b.w	8007e58 <__sfp_lock_release>
 8007e78:	4b04      	ldr	r3, [pc, #16]	@ (8007e8c <__sinit+0x28>)
 8007e7a:	6223      	str	r3, [r4, #32]
 8007e7c:	4b04      	ldr	r3, [pc, #16]	@ (8007e90 <__sinit+0x2c>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1f5      	bne.n	8007e70 <__sinit+0xc>
 8007e84:	f7ff ffc4 	bl	8007e10 <global_stdio_init.part.0>
 8007e88:	e7f2      	b.n	8007e70 <__sinit+0xc>
 8007e8a:	bf00      	nop
 8007e8c:	08007dd1 	.word	0x08007dd1
 8007e90:	2000062c 	.word	0x2000062c

08007e94 <_fwalk_sglue>:
 8007e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e98:	4607      	mov	r7, r0
 8007e9a:	4688      	mov	r8, r1
 8007e9c:	4614      	mov	r4, r2
 8007e9e:	2600      	movs	r6, #0
 8007ea0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ea4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ea8:	d505      	bpl.n	8007eb6 <_fwalk_sglue+0x22>
 8007eaa:	6824      	ldr	r4, [r4, #0]
 8007eac:	2c00      	cmp	r4, #0
 8007eae:	d1f7      	bne.n	8007ea0 <_fwalk_sglue+0xc>
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eb6:	89ab      	ldrh	r3, [r5, #12]
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d907      	bls.n	8007ecc <_fwalk_sglue+0x38>
 8007ebc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	d003      	beq.n	8007ecc <_fwalk_sglue+0x38>
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4638      	mov	r0, r7
 8007ec8:	47c0      	blx	r8
 8007eca:	4306      	orrs	r6, r0
 8007ecc:	3568      	adds	r5, #104	@ 0x68
 8007ece:	e7e9      	b.n	8007ea4 <_fwalk_sglue+0x10>

08007ed0 <sniprintf>:
 8007ed0:	b40c      	push	{r2, r3}
 8007ed2:	b530      	push	{r4, r5, lr}
 8007ed4:	4b17      	ldr	r3, [pc, #92]	@ (8007f34 <sniprintf+0x64>)
 8007ed6:	1e0c      	subs	r4, r1, #0
 8007ed8:	681d      	ldr	r5, [r3, #0]
 8007eda:	b09d      	sub	sp, #116	@ 0x74
 8007edc:	da08      	bge.n	8007ef0 <sniprintf+0x20>
 8007ede:	238b      	movs	r3, #139	@ 0x8b
 8007ee0:	602b      	str	r3, [r5, #0]
 8007ee2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ee6:	b01d      	add	sp, #116	@ 0x74
 8007ee8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007eec:	b002      	add	sp, #8
 8007eee:	4770      	bx	lr
 8007ef0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007ef4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ef8:	bf14      	ite	ne
 8007efa:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007efe:	4623      	moveq	r3, r4
 8007f00:	9304      	str	r3, [sp, #16]
 8007f02:	9307      	str	r3, [sp, #28]
 8007f04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f08:	9002      	str	r0, [sp, #8]
 8007f0a:	9006      	str	r0, [sp, #24]
 8007f0c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f10:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f12:	ab21      	add	r3, sp, #132	@ 0x84
 8007f14:	a902      	add	r1, sp, #8
 8007f16:	4628      	mov	r0, r5
 8007f18:	9301      	str	r3, [sp, #4]
 8007f1a:	f000 faa3 	bl	8008464 <_svfiprintf_r>
 8007f1e:	1c43      	adds	r3, r0, #1
 8007f20:	bfbc      	itt	lt
 8007f22:	238b      	movlt	r3, #139	@ 0x8b
 8007f24:	602b      	strlt	r3, [r5, #0]
 8007f26:	2c00      	cmp	r4, #0
 8007f28:	d0dd      	beq.n	8007ee6 <sniprintf+0x16>
 8007f2a:	9b02      	ldr	r3, [sp, #8]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	701a      	strb	r2, [r3, #0]
 8007f30:	e7d9      	b.n	8007ee6 <sniprintf+0x16>
 8007f32:	bf00      	nop
 8007f34:	200000dc 	.word	0x200000dc

08007f38 <__sread>:
 8007f38:	b510      	push	{r4, lr}
 8007f3a:	460c      	mov	r4, r1
 8007f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f40:	f000 f8c4 	bl	80080cc <_read_r>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	bfab      	itete	ge
 8007f48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007f4c:	181b      	addge	r3, r3, r0
 8007f4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f52:	bfac      	ite	ge
 8007f54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f56:	81a3      	strhlt	r3, [r4, #12]
 8007f58:	bd10      	pop	{r4, pc}

08007f5a <__swrite>:
 8007f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f5e:	461f      	mov	r7, r3
 8007f60:	898b      	ldrh	r3, [r1, #12]
 8007f62:	05db      	lsls	r3, r3, #23
 8007f64:	4605      	mov	r5, r0
 8007f66:	460c      	mov	r4, r1
 8007f68:	4616      	mov	r6, r2
 8007f6a:	d505      	bpl.n	8007f78 <__swrite+0x1e>
 8007f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f70:	2302      	movs	r3, #2
 8007f72:	2200      	movs	r2, #0
 8007f74:	f000 f898 	bl	80080a8 <_lseek_r>
 8007f78:	89a3      	ldrh	r3, [r4, #12]
 8007f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f82:	81a3      	strh	r3, [r4, #12]
 8007f84:	4632      	mov	r2, r6
 8007f86:	463b      	mov	r3, r7
 8007f88:	4628      	mov	r0, r5
 8007f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f8e:	f000 b8af 	b.w	80080f0 <_write_r>

08007f92 <__sseek>:
 8007f92:	b510      	push	{r4, lr}
 8007f94:	460c      	mov	r4, r1
 8007f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9a:	f000 f885 	bl	80080a8 <_lseek_r>
 8007f9e:	1c43      	adds	r3, r0, #1
 8007fa0:	89a3      	ldrh	r3, [r4, #12]
 8007fa2:	bf15      	itete	ne
 8007fa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007faa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fae:	81a3      	strheq	r3, [r4, #12]
 8007fb0:	bf18      	it	ne
 8007fb2:	81a3      	strhne	r3, [r4, #12]
 8007fb4:	bd10      	pop	{r4, pc}

08007fb6 <__sclose>:
 8007fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fba:	f000 b865 	b.w	8008088 <_close_r>

08007fbe <memset>:
 8007fbe:	4402      	add	r2, r0
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d100      	bne.n	8007fc8 <memset+0xa>
 8007fc6:	4770      	bx	lr
 8007fc8:	f803 1b01 	strb.w	r1, [r3], #1
 8007fcc:	e7f9      	b.n	8007fc2 <memset+0x4>
	...

08007fd0 <strtok>:
 8007fd0:	4b16      	ldr	r3, [pc, #88]	@ (800802c <strtok+0x5c>)
 8007fd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd6:	681f      	ldr	r7, [r3, #0]
 8007fd8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007fda:	4605      	mov	r5, r0
 8007fdc:	460e      	mov	r6, r1
 8007fde:	b9ec      	cbnz	r4, 800801c <strtok+0x4c>
 8007fe0:	2050      	movs	r0, #80	@ 0x50
 8007fe2:	f000 f92d 	bl	8008240 <malloc>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	6478      	str	r0, [r7, #68]	@ 0x44
 8007fea:	b920      	cbnz	r0, 8007ff6 <strtok+0x26>
 8007fec:	4b10      	ldr	r3, [pc, #64]	@ (8008030 <strtok+0x60>)
 8007fee:	4811      	ldr	r0, [pc, #68]	@ (8008034 <strtok+0x64>)
 8007ff0:	215b      	movs	r1, #91	@ 0x5b
 8007ff2:	f000 f8bd 	bl	8008170 <__assert_func>
 8007ff6:	e9c0 4400 	strd	r4, r4, [r0]
 8007ffa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007ffe:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008002:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008006:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800800a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800800e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008012:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008016:	6184      	str	r4, [r0, #24]
 8008018:	7704      	strb	r4, [r0, #28]
 800801a:	6244      	str	r4, [r0, #36]	@ 0x24
 800801c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800801e:	4631      	mov	r1, r6
 8008020:	4628      	mov	r0, r5
 8008022:	2301      	movs	r3, #1
 8008024:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008028:	f000 b806 	b.w	8008038 <__strtok_r>
 800802c:	200000dc 	.word	0x200000dc
 8008030:	080091b4 	.word	0x080091b4
 8008034:	080091cb 	.word	0x080091cb

08008038 <__strtok_r>:
 8008038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803a:	4604      	mov	r4, r0
 800803c:	b908      	cbnz	r0, 8008042 <__strtok_r+0xa>
 800803e:	6814      	ldr	r4, [r2, #0]
 8008040:	b144      	cbz	r4, 8008054 <__strtok_r+0x1c>
 8008042:	4620      	mov	r0, r4
 8008044:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008048:	460f      	mov	r7, r1
 800804a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800804e:	b91e      	cbnz	r6, 8008058 <__strtok_r+0x20>
 8008050:	b965      	cbnz	r5, 800806c <__strtok_r+0x34>
 8008052:	6015      	str	r5, [r2, #0]
 8008054:	2000      	movs	r0, #0
 8008056:	e005      	b.n	8008064 <__strtok_r+0x2c>
 8008058:	42b5      	cmp	r5, r6
 800805a:	d1f6      	bne.n	800804a <__strtok_r+0x12>
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1f0      	bne.n	8008042 <__strtok_r+0xa>
 8008060:	6014      	str	r4, [r2, #0]
 8008062:	7003      	strb	r3, [r0, #0]
 8008064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008066:	461c      	mov	r4, r3
 8008068:	e00c      	b.n	8008084 <__strtok_r+0x4c>
 800806a:	b915      	cbnz	r5, 8008072 <__strtok_r+0x3a>
 800806c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008070:	460e      	mov	r6, r1
 8008072:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008076:	42ab      	cmp	r3, r5
 8008078:	d1f7      	bne.n	800806a <__strtok_r+0x32>
 800807a:	2b00      	cmp	r3, #0
 800807c:	d0f3      	beq.n	8008066 <__strtok_r+0x2e>
 800807e:	2300      	movs	r3, #0
 8008080:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008084:	6014      	str	r4, [r2, #0]
 8008086:	e7ed      	b.n	8008064 <__strtok_r+0x2c>

08008088 <_close_r>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4d06      	ldr	r5, [pc, #24]	@ (80080a4 <_close_r+0x1c>)
 800808c:	2300      	movs	r3, #0
 800808e:	4604      	mov	r4, r0
 8008090:	4608      	mov	r0, r1
 8008092:	602b      	str	r3, [r5, #0]
 8008094:	f7f8 fedc 	bl	8000e50 <_close>
 8008098:	1c43      	adds	r3, r0, #1
 800809a:	d102      	bne.n	80080a2 <_close_r+0x1a>
 800809c:	682b      	ldr	r3, [r5, #0]
 800809e:	b103      	cbz	r3, 80080a2 <_close_r+0x1a>
 80080a0:	6023      	str	r3, [r4, #0]
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	20000630 	.word	0x20000630

080080a8 <_lseek_r>:
 80080a8:	b538      	push	{r3, r4, r5, lr}
 80080aa:	4d07      	ldr	r5, [pc, #28]	@ (80080c8 <_lseek_r+0x20>)
 80080ac:	4604      	mov	r4, r0
 80080ae:	4608      	mov	r0, r1
 80080b0:	4611      	mov	r1, r2
 80080b2:	2200      	movs	r2, #0
 80080b4:	602a      	str	r2, [r5, #0]
 80080b6:	461a      	mov	r2, r3
 80080b8:	f7f8 fef1 	bl	8000e9e <_lseek>
 80080bc:	1c43      	adds	r3, r0, #1
 80080be:	d102      	bne.n	80080c6 <_lseek_r+0x1e>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	b103      	cbz	r3, 80080c6 <_lseek_r+0x1e>
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	bd38      	pop	{r3, r4, r5, pc}
 80080c8:	20000630 	.word	0x20000630

080080cc <_read_r>:
 80080cc:	b538      	push	{r3, r4, r5, lr}
 80080ce:	4d07      	ldr	r5, [pc, #28]	@ (80080ec <_read_r+0x20>)
 80080d0:	4604      	mov	r4, r0
 80080d2:	4608      	mov	r0, r1
 80080d4:	4611      	mov	r1, r2
 80080d6:	2200      	movs	r2, #0
 80080d8:	602a      	str	r2, [r5, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	f7f8 fe7f 	bl	8000dde <_read>
 80080e0:	1c43      	adds	r3, r0, #1
 80080e2:	d102      	bne.n	80080ea <_read_r+0x1e>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	b103      	cbz	r3, 80080ea <_read_r+0x1e>
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	bd38      	pop	{r3, r4, r5, pc}
 80080ec:	20000630 	.word	0x20000630

080080f0 <_write_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d07      	ldr	r5, [pc, #28]	@ (8008110 <_write_r+0x20>)
 80080f4:	4604      	mov	r4, r0
 80080f6:	4608      	mov	r0, r1
 80080f8:	4611      	mov	r1, r2
 80080fa:	2200      	movs	r2, #0
 80080fc:	602a      	str	r2, [r5, #0]
 80080fe:	461a      	mov	r2, r3
 8008100:	f7f8 fe8a 	bl	8000e18 <_write>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_write_r+0x1e>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_write_r+0x1e>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	20000630 	.word	0x20000630

08008114 <__errno>:
 8008114:	4b01      	ldr	r3, [pc, #4]	@ (800811c <__errno+0x8>)
 8008116:	6818      	ldr	r0, [r3, #0]
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	200000dc 	.word	0x200000dc

08008120 <__libc_init_array>:
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	4d0d      	ldr	r5, [pc, #52]	@ (8008158 <__libc_init_array+0x38>)
 8008124:	4c0d      	ldr	r4, [pc, #52]	@ (800815c <__libc_init_array+0x3c>)
 8008126:	1b64      	subs	r4, r4, r5
 8008128:	10a4      	asrs	r4, r4, #2
 800812a:	2600      	movs	r6, #0
 800812c:	42a6      	cmp	r6, r4
 800812e:	d109      	bne.n	8008144 <__libc_init_array+0x24>
 8008130:	4d0b      	ldr	r5, [pc, #44]	@ (8008160 <__libc_init_array+0x40>)
 8008132:	4c0c      	ldr	r4, [pc, #48]	@ (8008164 <__libc_init_array+0x44>)
 8008134:	f000 fff0 	bl	8009118 <_init>
 8008138:	1b64      	subs	r4, r4, r5
 800813a:	10a4      	asrs	r4, r4, #2
 800813c:	2600      	movs	r6, #0
 800813e:	42a6      	cmp	r6, r4
 8008140:	d105      	bne.n	800814e <__libc_init_array+0x2e>
 8008142:	bd70      	pop	{r4, r5, r6, pc}
 8008144:	f855 3b04 	ldr.w	r3, [r5], #4
 8008148:	4798      	blx	r3
 800814a:	3601      	adds	r6, #1
 800814c:	e7ee      	b.n	800812c <__libc_init_array+0xc>
 800814e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008152:	4798      	blx	r3
 8008154:	3601      	adds	r6, #1
 8008156:	e7f2      	b.n	800813e <__libc_init_array+0x1e>
 8008158:	0800929c 	.word	0x0800929c
 800815c:	0800929c 	.word	0x0800929c
 8008160:	0800929c 	.word	0x0800929c
 8008164:	080092a0 	.word	0x080092a0

08008168 <__retarget_lock_init_recursive>:
 8008168:	4770      	bx	lr

0800816a <__retarget_lock_acquire_recursive>:
 800816a:	4770      	bx	lr

0800816c <__retarget_lock_release_recursive>:
 800816c:	4770      	bx	lr
	...

08008170 <__assert_func>:
 8008170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008172:	4614      	mov	r4, r2
 8008174:	461a      	mov	r2, r3
 8008176:	4b09      	ldr	r3, [pc, #36]	@ (800819c <__assert_func+0x2c>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4605      	mov	r5, r0
 800817c:	68d8      	ldr	r0, [r3, #12]
 800817e:	b954      	cbnz	r4, 8008196 <__assert_func+0x26>
 8008180:	4b07      	ldr	r3, [pc, #28]	@ (80081a0 <__assert_func+0x30>)
 8008182:	461c      	mov	r4, r3
 8008184:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008188:	9100      	str	r1, [sp, #0]
 800818a:	462b      	mov	r3, r5
 800818c:	4905      	ldr	r1, [pc, #20]	@ (80081a4 <__assert_func+0x34>)
 800818e:	f000 fc9f 	bl	8008ad0 <fiprintf>
 8008192:	f000 fce7 	bl	8008b64 <abort>
 8008196:	4b04      	ldr	r3, [pc, #16]	@ (80081a8 <__assert_func+0x38>)
 8008198:	e7f4      	b.n	8008184 <__assert_func+0x14>
 800819a:	bf00      	nop
 800819c:	200000dc 	.word	0x200000dc
 80081a0:	08009260 	.word	0x08009260
 80081a4:	08009232 	.word	0x08009232
 80081a8:	08009225 	.word	0x08009225

080081ac <_free_r>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4605      	mov	r5, r0
 80081b0:	2900      	cmp	r1, #0
 80081b2:	d041      	beq.n	8008238 <_free_r+0x8c>
 80081b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081b8:	1f0c      	subs	r4, r1, #4
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	bfb8      	it	lt
 80081be:	18e4      	addlt	r4, r4, r3
 80081c0:	f000 f8e8 	bl	8008394 <__malloc_lock>
 80081c4:	4a1d      	ldr	r2, [pc, #116]	@ (800823c <_free_r+0x90>)
 80081c6:	6813      	ldr	r3, [r2, #0]
 80081c8:	b933      	cbnz	r3, 80081d8 <_free_r+0x2c>
 80081ca:	6063      	str	r3, [r4, #4]
 80081cc:	6014      	str	r4, [r2, #0]
 80081ce:	4628      	mov	r0, r5
 80081d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081d4:	f000 b8e4 	b.w	80083a0 <__malloc_unlock>
 80081d8:	42a3      	cmp	r3, r4
 80081da:	d908      	bls.n	80081ee <_free_r+0x42>
 80081dc:	6820      	ldr	r0, [r4, #0]
 80081de:	1821      	adds	r1, r4, r0
 80081e0:	428b      	cmp	r3, r1
 80081e2:	bf01      	itttt	eq
 80081e4:	6819      	ldreq	r1, [r3, #0]
 80081e6:	685b      	ldreq	r3, [r3, #4]
 80081e8:	1809      	addeq	r1, r1, r0
 80081ea:	6021      	streq	r1, [r4, #0]
 80081ec:	e7ed      	b.n	80081ca <_free_r+0x1e>
 80081ee:	461a      	mov	r2, r3
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	b10b      	cbz	r3, 80081f8 <_free_r+0x4c>
 80081f4:	42a3      	cmp	r3, r4
 80081f6:	d9fa      	bls.n	80081ee <_free_r+0x42>
 80081f8:	6811      	ldr	r1, [r2, #0]
 80081fa:	1850      	adds	r0, r2, r1
 80081fc:	42a0      	cmp	r0, r4
 80081fe:	d10b      	bne.n	8008218 <_free_r+0x6c>
 8008200:	6820      	ldr	r0, [r4, #0]
 8008202:	4401      	add	r1, r0
 8008204:	1850      	adds	r0, r2, r1
 8008206:	4283      	cmp	r3, r0
 8008208:	6011      	str	r1, [r2, #0]
 800820a:	d1e0      	bne.n	80081ce <_free_r+0x22>
 800820c:	6818      	ldr	r0, [r3, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	6053      	str	r3, [r2, #4]
 8008212:	4408      	add	r0, r1
 8008214:	6010      	str	r0, [r2, #0]
 8008216:	e7da      	b.n	80081ce <_free_r+0x22>
 8008218:	d902      	bls.n	8008220 <_free_r+0x74>
 800821a:	230c      	movs	r3, #12
 800821c:	602b      	str	r3, [r5, #0]
 800821e:	e7d6      	b.n	80081ce <_free_r+0x22>
 8008220:	6820      	ldr	r0, [r4, #0]
 8008222:	1821      	adds	r1, r4, r0
 8008224:	428b      	cmp	r3, r1
 8008226:	bf04      	itt	eq
 8008228:	6819      	ldreq	r1, [r3, #0]
 800822a:	685b      	ldreq	r3, [r3, #4]
 800822c:	6063      	str	r3, [r4, #4]
 800822e:	bf04      	itt	eq
 8008230:	1809      	addeq	r1, r1, r0
 8008232:	6021      	streq	r1, [r4, #0]
 8008234:	6054      	str	r4, [r2, #4]
 8008236:	e7ca      	b.n	80081ce <_free_r+0x22>
 8008238:	bd38      	pop	{r3, r4, r5, pc}
 800823a:	bf00      	nop
 800823c:	2000063c 	.word	0x2000063c

08008240 <malloc>:
 8008240:	4b02      	ldr	r3, [pc, #8]	@ (800824c <malloc+0xc>)
 8008242:	4601      	mov	r1, r0
 8008244:	6818      	ldr	r0, [r3, #0]
 8008246:	f000 b825 	b.w	8008294 <_malloc_r>
 800824a:	bf00      	nop
 800824c:	200000dc 	.word	0x200000dc

08008250 <sbrk_aligned>:
 8008250:	b570      	push	{r4, r5, r6, lr}
 8008252:	4e0f      	ldr	r6, [pc, #60]	@ (8008290 <sbrk_aligned+0x40>)
 8008254:	460c      	mov	r4, r1
 8008256:	6831      	ldr	r1, [r6, #0]
 8008258:	4605      	mov	r5, r0
 800825a:	b911      	cbnz	r1, 8008262 <sbrk_aligned+0x12>
 800825c:	f000 fc64 	bl	8008b28 <_sbrk_r>
 8008260:	6030      	str	r0, [r6, #0]
 8008262:	4621      	mov	r1, r4
 8008264:	4628      	mov	r0, r5
 8008266:	f000 fc5f 	bl	8008b28 <_sbrk_r>
 800826a:	1c43      	adds	r3, r0, #1
 800826c:	d103      	bne.n	8008276 <sbrk_aligned+0x26>
 800826e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008272:	4620      	mov	r0, r4
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	1cc4      	adds	r4, r0, #3
 8008278:	f024 0403 	bic.w	r4, r4, #3
 800827c:	42a0      	cmp	r0, r4
 800827e:	d0f8      	beq.n	8008272 <sbrk_aligned+0x22>
 8008280:	1a21      	subs	r1, r4, r0
 8008282:	4628      	mov	r0, r5
 8008284:	f000 fc50 	bl	8008b28 <_sbrk_r>
 8008288:	3001      	adds	r0, #1
 800828a:	d1f2      	bne.n	8008272 <sbrk_aligned+0x22>
 800828c:	e7ef      	b.n	800826e <sbrk_aligned+0x1e>
 800828e:	bf00      	nop
 8008290:	20000638 	.word	0x20000638

08008294 <_malloc_r>:
 8008294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008298:	1ccd      	adds	r5, r1, #3
 800829a:	f025 0503 	bic.w	r5, r5, #3
 800829e:	3508      	adds	r5, #8
 80082a0:	2d0c      	cmp	r5, #12
 80082a2:	bf38      	it	cc
 80082a4:	250c      	movcc	r5, #12
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	4606      	mov	r6, r0
 80082aa:	db01      	blt.n	80082b0 <_malloc_r+0x1c>
 80082ac:	42a9      	cmp	r1, r5
 80082ae:	d904      	bls.n	80082ba <_malloc_r+0x26>
 80082b0:	230c      	movs	r3, #12
 80082b2:	6033      	str	r3, [r6, #0]
 80082b4:	2000      	movs	r0, #0
 80082b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008390 <_malloc_r+0xfc>
 80082be:	f000 f869 	bl	8008394 <__malloc_lock>
 80082c2:	f8d8 3000 	ldr.w	r3, [r8]
 80082c6:	461c      	mov	r4, r3
 80082c8:	bb44      	cbnz	r4, 800831c <_malloc_r+0x88>
 80082ca:	4629      	mov	r1, r5
 80082cc:	4630      	mov	r0, r6
 80082ce:	f7ff ffbf 	bl	8008250 <sbrk_aligned>
 80082d2:	1c43      	adds	r3, r0, #1
 80082d4:	4604      	mov	r4, r0
 80082d6:	d158      	bne.n	800838a <_malloc_r+0xf6>
 80082d8:	f8d8 4000 	ldr.w	r4, [r8]
 80082dc:	4627      	mov	r7, r4
 80082de:	2f00      	cmp	r7, #0
 80082e0:	d143      	bne.n	800836a <_malloc_r+0xd6>
 80082e2:	2c00      	cmp	r4, #0
 80082e4:	d04b      	beq.n	800837e <_malloc_r+0xea>
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	4639      	mov	r1, r7
 80082ea:	4630      	mov	r0, r6
 80082ec:	eb04 0903 	add.w	r9, r4, r3
 80082f0:	f000 fc1a 	bl	8008b28 <_sbrk_r>
 80082f4:	4581      	cmp	r9, r0
 80082f6:	d142      	bne.n	800837e <_malloc_r+0xea>
 80082f8:	6821      	ldr	r1, [r4, #0]
 80082fa:	1a6d      	subs	r5, r5, r1
 80082fc:	4629      	mov	r1, r5
 80082fe:	4630      	mov	r0, r6
 8008300:	f7ff ffa6 	bl	8008250 <sbrk_aligned>
 8008304:	3001      	adds	r0, #1
 8008306:	d03a      	beq.n	800837e <_malloc_r+0xea>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	442b      	add	r3, r5
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	f8d8 3000 	ldr.w	r3, [r8]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	bb62      	cbnz	r2, 8008370 <_malloc_r+0xdc>
 8008316:	f8c8 7000 	str.w	r7, [r8]
 800831a:	e00f      	b.n	800833c <_malloc_r+0xa8>
 800831c:	6822      	ldr	r2, [r4, #0]
 800831e:	1b52      	subs	r2, r2, r5
 8008320:	d420      	bmi.n	8008364 <_malloc_r+0xd0>
 8008322:	2a0b      	cmp	r2, #11
 8008324:	d917      	bls.n	8008356 <_malloc_r+0xc2>
 8008326:	1961      	adds	r1, r4, r5
 8008328:	42a3      	cmp	r3, r4
 800832a:	6025      	str	r5, [r4, #0]
 800832c:	bf18      	it	ne
 800832e:	6059      	strne	r1, [r3, #4]
 8008330:	6863      	ldr	r3, [r4, #4]
 8008332:	bf08      	it	eq
 8008334:	f8c8 1000 	streq.w	r1, [r8]
 8008338:	5162      	str	r2, [r4, r5]
 800833a:	604b      	str	r3, [r1, #4]
 800833c:	4630      	mov	r0, r6
 800833e:	f000 f82f 	bl	80083a0 <__malloc_unlock>
 8008342:	f104 000b 	add.w	r0, r4, #11
 8008346:	1d23      	adds	r3, r4, #4
 8008348:	f020 0007 	bic.w	r0, r0, #7
 800834c:	1ac2      	subs	r2, r0, r3
 800834e:	bf1c      	itt	ne
 8008350:	1a1b      	subne	r3, r3, r0
 8008352:	50a3      	strne	r3, [r4, r2]
 8008354:	e7af      	b.n	80082b6 <_malloc_r+0x22>
 8008356:	6862      	ldr	r2, [r4, #4]
 8008358:	42a3      	cmp	r3, r4
 800835a:	bf0c      	ite	eq
 800835c:	f8c8 2000 	streq.w	r2, [r8]
 8008360:	605a      	strne	r2, [r3, #4]
 8008362:	e7eb      	b.n	800833c <_malloc_r+0xa8>
 8008364:	4623      	mov	r3, r4
 8008366:	6864      	ldr	r4, [r4, #4]
 8008368:	e7ae      	b.n	80082c8 <_malloc_r+0x34>
 800836a:	463c      	mov	r4, r7
 800836c:	687f      	ldr	r7, [r7, #4]
 800836e:	e7b6      	b.n	80082de <_malloc_r+0x4a>
 8008370:	461a      	mov	r2, r3
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	42a3      	cmp	r3, r4
 8008376:	d1fb      	bne.n	8008370 <_malloc_r+0xdc>
 8008378:	2300      	movs	r3, #0
 800837a:	6053      	str	r3, [r2, #4]
 800837c:	e7de      	b.n	800833c <_malloc_r+0xa8>
 800837e:	230c      	movs	r3, #12
 8008380:	6033      	str	r3, [r6, #0]
 8008382:	4630      	mov	r0, r6
 8008384:	f000 f80c 	bl	80083a0 <__malloc_unlock>
 8008388:	e794      	b.n	80082b4 <_malloc_r+0x20>
 800838a:	6005      	str	r5, [r0, #0]
 800838c:	e7d6      	b.n	800833c <_malloc_r+0xa8>
 800838e:	bf00      	nop
 8008390:	2000063c 	.word	0x2000063c

08008394 <__malloc_lock>:
 8008394:	4801      	ldr	r0, [pc, #4]	@ (800839c <__malloc_lock+0x8>)
 8008396:	f7ff bee8 	b.w	800816a <__retarget_lock_acquire_recursive>
 800839a:	bf00      	nop
 800839c:	20000634 	.word	0x20000634

080083a0 <__malloc_unlock>:
 80083a0:	4801      	ldr	r0, [pc, #4]	@ (80083a8 <__malloc_unlock+0x8>)
 80083a2:	f7ff bee3 	b.w	800816c <__retarget_lock_release_recursive>
 80083a6:	bf00      	nop
 80083a8:	20000634 	.word	0x20000634

080083ac <__ssputs_r>:
 80083ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083b0:	688e      	ldr	r6, [r1, #8]
 80083b2:	461f      	mov	r7, r3
 80083b4:	42be      	cmp	r6, r7
 80083b6:	680b      	ldr	r3, [r1, #0]
 80083b8:	4682      	mov	sl, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	4690      	mov	r8, r2
 80083be:	d82d      	bhi.n	800841c <__ssputs_r+0x70>
 80083c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083c8:	d026      	beq.n	8008418 <__ssputs_r+0x6c>
 80083ca:	6965      	ldr	r5, [r4, #20]
 80083cc:	6909      	ldr	r1, [r1, #16]
 80083ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083d2:	eba3 0901 	sub.w	r9, r3, r1
 80083d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083da:	1c7b      	adds	r3, r7, #1
 80083dc:	444b      	add	r3, r9
 80083de:	106d      	asrs	r5, r5, #1
 80083e0:	429d      	cmp	r5, r3
 80083e2:	bf38      	it	cc
 80083e4:	461d      	movcc	r5, r3
 80083e6:	0553      	lsls	r3, r2, #21
 80083e8:	d527      	bpl.n	800843a <__ssputs_r+0x8e>
 80083ea:	4629      	mov	r1, r5
 80083ec:	f7ff ff52 	bl	8008294 <_malloc_r>
 80083f0:	4606      	mov	r6, r0
 80083f2:	b360      	cbz	r0, 800844e <__ssputs_r+0xa2>
 80083f4:	6921      	ldr	r1, [r4, #16]
 80083f6:	464a      	mov	r2, r9
 80083f8:	f000 fba6 	bl	8008b48 <memcpy>
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008406:	81a3      	strh	r3, [r4, #12]
 8008408:	6126      	str	r6, [r4, #16]
 800840a:	6165      	str	r5, [r4, #20]
 800840c:	444e      	add	r6, r9
 800840e:	eba5 0509 	sub.w	r5, r5, r9
 8008412:	6026      	str	r6, [r4, #0]
 8008414:	60a5      	str	r5, [r4, #8]
 8008416:	463e      	mov	r6, r7
 8008418:	42be      	cmp	r6, r7
 800841a:	d900      	bls.n	800841e <__ssputs_r+0x72>
 800841c:	463e      	mov	r6, r7
 800841e:	6820      	ldr	r0, [r4, #0]
 8008420:	4632      	mov	r2, r6
 8008422:	4641      	mov	r1, r8
 8008424:	f000 fb66 	bl	8008af4 <memmove>
 8008428:	68a3      	ldr	r3, [r4, #8]
 800842a:	1b9b      	subs	r3, r3, r6
 800842c:	60a3      	str	r3, [r4, #8]
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	4433      	add	r3, r6
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	2000      	movs	r0, #0
 8008436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800843a:	462a      	mov	r2, r5
 800843c:	f000 fb99 	bl	8008b72 <_realloc_r>
 8008440:	4606      	mov	r6, r0
 8008442:	2800      	cmp	r0, #0
 8008444:	d1e0      	bne.n	8008408 <__ssputs_r+0x5c>
 8008446:	6921      	ldr	r1, [r4, #16]
 8008448:	4650      	mov	r0, sl
 800844a:	f7ff feaf 	bl	80081ac <_free_r>
 800844e:	230c      	movs	r3, #12
 8008450:	f8ca 3000 	str.w	r3, [sl]
 8008454:	89a3      	ldrh	r3, [r4, #12]
 8008456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800845a:	81a3      	strh	r3, [r4, #12]
 800845c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008460:	e7e9      	b.n	8008436 <__ssputs_r+0x8a>
	...

08008464 <_svfiprintf_r>:
 8008464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008468:	4698      	mov	r8, r3
 800846a:	898b      	ldrh	r3, [r1, #12]
 800846c:	061b      	lsls	r3, r3, #24
 800846e:	b09d      	sub	sp, #116	@ 0x74
 8008470:	4607      	mov	r7, r0
 8008472:	460d      	mov	r5, r1
 8008474:	4614      	mov	r4, r2
 8008476:	d510      	bpl.n	800849a <_svfiprintf_r+0x36>
 8008478:	690b      	ldr	r3, [r1, #16]
 800847a:	b973      	cbnz	r3, 800849a <_svfiprintf_r+0x36>
 800847c:	2140      	movs	r1, #64	@ 0x40
 800847e:	f7ff ff09 	bl	8008294 <_malloc_r>
 8008482:	6028      	str	r0, [r5, #0]
 8008484:	6128      	str	r0, [r5, #16]
 8008486:	b930      	cbnz	r0, 8008496 <_svfiprintf_r+0x32>
 8008488:	230c      	movs	r3, #12
 800848a:	603b      	str	r3, [r7, #0]
 800848c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008490:	b01d      	add	sp, #116	@ 0x74
 8008492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008496:	2340      	movs	r3, #64	@ 0x40
 8008498:	616b      	str	r3, [r5, #20]
 800849a:	2300      	movs	r3, #0
 800849c:	9309      	str	r3, [sp, #36]	@ 0x24
 800849e:	2320      	movs	r3, #32
 80084a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80084a8:	2330      	movs	r3, #48	@ 0x30
 80084aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008648 <_svfiprintf_r+0x1e4>
 80084ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084b2:	f04f 0901 	mov.w	r9, #1
 80084b6:	4623      	mov	r3, r4
 80084b8:	469a      	mov	sl, r3
 80084ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084be:	b10a      	cbz	r2, 80084c4 <_svfiprintf_r+0x60>
 80084c0:	2a25      	cmp	r2, #37	@ 0x25
 80084c2:	d1f9      	bne.n	80084b8 <_svfiprintf_r+0x54>
 80084c4:	ebba 0b04 	subs.w	fp, sl, r4
 80084c8:	d00b      	beq.n	80084e2 <_svfiprintf_r+0x7e>
 80084ca:	465b      	mov	r3, fp
 80084cc:	4622      	mov	r2, r4
 80084ce:	4629      	mov	r1, r5
 80084d0:	4638      	mov	r0, r7
 80084d2:	f7ff ff6b 	bl	80083ac <__ssputs_r>
 80084d6:	3001      	adds	r0, #1
 80084d8:	f000 80a7 	beq.w	800862a <_svfiprintf_r+0x1c6>
 80084dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084de:	445a      	add	r2, fp
 80084e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80084e2:	f89a 3000 	ldrb.w	r3, [sl]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 809f 	beq.w	800862a <_svfiprintf_r+0x1c6>
 80084ec:	2300      	movs	r3, #0
 80084ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084f6:	f10a 0a01 	add.w	sl, sl, #1
 80084fa:	9304      	str	r3, [sp, #16]
 80084fc:	9307      	str	r3, [sp, #28]
 80084fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008502:	931a      	str	r3, [sp, #104]	@ 0x68
 8008504:	4654      	mov	r4, sl
 8008506:	2205      	movs	r2, #5
 8008508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850c:	484e      	ldr	r0, [pc, #312]	@ (8008648 <_svfiprintf_r+0x1e4>)
 800850e:	f7f7 fe9f 	bl	8000250 <memchr>
 8008512:	9a04      	ldr	r2, [sp, #16]
 8008514:	b9d8      	cbnz	r0, 800854e <_svfiprintf_r+0xea>
 8008516:	06d0      	lsls	r0, r2, #27
 8008518:	bf44      	itt	mi
 800851a:	2320      	movmi	r3, #32
 800851c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008520:	0711      	lsls	r1, r2, #28
 8008522:	bf44      	itt	mi
 8008524:	232b      	movmi	r3, #43	@ 0x2b
 8008526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852a:	f89a 3000 	ldrb.w	r3, [sl]
 800852e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008530:	d015      	beq.n	800855e <_svfiprintf_r+0xfa>
 8008532:	9a07      	ldr	r2, [sp, #28]
 8008534:	4654      	mov	r4, sl
 8008536:	2000      	movs	r0, #0
 8008538:	f04f 0c0a 	mov.w	ip, #10
 800853c:	4621      	mov	r1, r4
 800853e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008542:	3b30      	subs	r3, #48	@ 0x30
 8008544:	2b09      	cmp	r3, #9
 8008546:	d94b      	bls.n	80085e0 <_svfiprintf_r+0x17c>
 8008548:	b1b0      	cbz	r0, 8008578 <_svfiprintf_r+0x114>
 800854a:	9207      	str	r2, [sp, #28]
 800854c:	e014      	b.n	8008578 <_svfiprintf_r+0x114>
 800854e:	eba0 0308 	sub.w	r3, r0, r8
 8008552:	fa09 f303 	lsl.w	r3, r9, r3
 8008556:	4313      	orrs	r3, r2
 8008558:	9304      	str	r3, [sp, #16]
 800855a:	46a2      	mov	sl, r4
 800855c:	e7d2      	b.n	8008504 <_svfiprintf_r+0xa0>
 800855e:	9b03      	ldr	r3, [sp, #12]
 8008560:	1d19      	adds	r1, r3, #4
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	9103      	str	r1, [sp, #12]
 8008566:	2b00      	cmp	r3, #0
 8008568:	bfbb      	ittet	lt
 800856a:	425b      	neglt	r3, r3
 800856c:	f042 0202 	orrlt.w	r2, r2, #2
 8008570:	9307      	strge	r3, [sp, #28]
 8008572:	9307      	strlt	r3, [sp, #28]
 8008574:	bfb8      	it	lt
 8008576:	9204      	strlt	r2, [sp, #16]
 8008578:	7823      	ldrb	r3, [r4, #0]
 800857a:	2b2e      	cmp	r3, #46	@ 0x2e
 800857c:	d10a      	bne.n	8008594 <_svfiprintf_r+0x130>
 800857e:	7863      	ldrb	r3, [r4, #1]
 8008580:	2b2a      	cmp	r3, #42	@ 0x2a
 8008582:	d132      	bne.n	80085ea <_svfiprintf_r+0x186>
 8008584:	9b03      	ldr	r3, [sp, #12]
 8008586:	1d1a      	adds	r2, r3, #4
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	9203      	str	r2, [sp, #12]
 800858c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008590:	3402      	adds	r4, #2
 8008592:	9305      	str	r3, [sp, #20]
 8008594:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008658 <_svfiprintf_r+0x1f4>
 8008598:	7821      	ldrb	r1, [r4, #0]
 800859a:	2203      	movs	r2, #3
 800859c:	4650      	mov	r0, sl
 800859e:	f7f7 fe57 	bl	8000250 <memchr>
 80085a2:	b138      	cbz	r0, 80085b4 <_svfiprintf_r+0x150>
 80085a4:	9b04      	ldr	r3, [sp, #16]
 80085a6:	eba0 000a 	sub.w	r0, r0, sl
 80085aa:	2240      	movs	r2, #64	@ 0x40
 80085ac:	4082      	lsls	r2, r0
 80085ae:	4313      	orrs	r3, r2
 80085b0:	3401      	adds	r4, #1
 80085b2:	9304      	str	r3, [sp, #16]
 80085b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085b8:	4824      	ldr	r0, [pc, #144]	@ (800864c <_svfiprintf_r+0x1e8>)
 80085ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085be:	2206      	movs	r2, #6
 80085c0:	f7f7 fe46 	bl	8000250 <memchr>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d036      	beq.n	8008636 <_svfiprintf_r+0x1d2>
 80085c8:	4b21      	ldr	r3, [pc, #132]	@ (8008650 <_svfiprintf_r+0x1ec>)
 80085ca:	bb1b      	cbnz	r3, 8008614 <_svfiprintf_r+0x1b0>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	3307      	adds	r3, #7
 80085d0:	f023 0307 	bic.w	r3, r3, #7
 80085d4:	3308      	adds	r3, #8
 80085d6:	9303      	str	r3, [sp, #12]
 80085d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085da:	4433      	add	r3, r6
 80085dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085de:	e76a      	b.n	80084b6 <_svfiprintf_r+0x52>
 80085e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80085e4:	460c      	mov	r4, r1
 80085e6:	2001      	movs	r0, #1
 80085e8:	e7a8      	b.n	800853c <_svfiprintf_r+0xd8>
 80085ea:	2300      	movs	r3, #0
 80085ec:	3401      	adds	r4, #1
 80085ee:	9305      	str	r3, [sp, #20]
 80085f0:	4619      	mov	r1, r3
 80085f2:	f04f 0c0a 	mov.w	ip, #10
 80085f6:	4620      	mov	r0, r4
 80085f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085fc:	3a30      	subs	r2, #48	@ 0x30
 80085fe:	2a09      	cmp	r2, #9
 8008600:	d903      	bls.n	800860a <_svfiprintf_r+0x1a6>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d0c6      	beq.n	8008594 <_svfiprintf_r+0x130>
 8008606:	9105      	str	r1, [sp, #20]
 8008608:	e7c4      	b.n	8008594 <_svfiprintf_r+0x130>
 800860a:	fb0c 2101 	mla	r1, ip, r1, r2
 800860e:	4604      	mov	r4, r0
 8008610:	2301      	movs	r3, #1
 8008612:	e7f0      	b.n	80085f6 <_svfiprintf_r+0x192>
 8008614:	ab03      	add	r3, sp, #12
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	462a      	mov	r2, r5
 800861a:	4b0e      	ldr	r3, [pc, #56]	@ (8008654 <_svfiprintf_r+0x1f0>)
 800861c:	a904      	add	r1, sp, #16
 800861e:	4638      	mov	r0, r7
 8008620:	f3af 8000 	nop.w
 8008624:	1c42      	adds	r2, r0, #1
 8008626:	4606      	mov	r6, r0
 8008628:	d1d6      	bne.n	80085d8 <_svfiprintf_r+0x174>
 800862a:	89ab      	ldrh	r3, [r5, #12]
 800862c:	065b      	lsls	r3, r3, #25
 800862e:	f53f af2d 	bmi.w	800848c <_svfiprintf_r+0x28>
 8008632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008634:	e72c      	b.n	8008490 <_svfiprintf_r+0x2c>
 8008636:	ab03      	add	r3, sp, #12
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	462a      	mov	r2, r5
 800863c:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <_svfiprintf_r+0x1f0>)
 800863e:	a904      	add	r1, sp, #16
 8008640:	4638      	mov	r0, r7
 8008642:	f000 f879 	bl	8008738 <_printf_i>
 8008646:	e7ed      	b.n	8008624 <_svfiprintf_r+0x1c0>
 8008648:	08009261 	.word	0x08009261
 800864c:	0800926b 	.word	0x0800926b
 8008650:	00000000 	.word	0x00000000
 8008654:	080083ad 	.word	0x080083ad
 8008658:	08009267 	.word	0x08009267

0800865c <_printf_common>:
 800865c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008660:	4616      	mov	r6, r2
 8008662:	4698      	mov	r8, r3
 8008664:	688a      	ldr	r2, [r1, #8]
 8008666:	690b      	ldr	r3, [r1, #16]
 8008668:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800866c:	4293      	cmp	r3, r2
 800866e:	bfb8      	it	lt
 8008670:	4613      	movlt	r3, r2
 8008672:	6033      	str	r3, [r6, #0]
 8008674:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008678:	4607      	mov	r7, r0
 800867a:	460c      	mov	r4, r1
 800867c:	b10a      	cbz	r2, 8008682 <_printf_common+0x26>
 800867e:	3301      	adds	r3, #1
 8008680:	6033      	str	r3, [r6, #0]
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	0699      	lsls	r1, r3, #26
 8008686:	bf42      	ittt	mi
 8008688:	6833      	ldrmi	r3, [r6, #0]
 800868a:	3302      	addmi	r3, #2
 800868c:	6033      	strmi	r3, [r6, #0]
 800868e:	6825      	ldr	r5, [r4, #0]
 8008690:	f015 0506 	ands.w	r5, r5, #6
 8008694:	d106      	bne.n	80086a4 <_printf_common+0x48>
 8008696:	f104 0a19 	add.w	sl, r4, #25
 800869a:	68e3      	ldr	r3, [r4, #12]
 800869c:	6832      	ldr	r2, [r6, #0]
 800869e:	1a9b      	subs	r3, r3, r2
 80086a0:	42ab      	cmp	r3, r5
 80086a2:	dc26      	bgt.n	80086f2 <_printf_common+0x96>
 80086a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086a8:	6822      	ldr	r2, [r4, #0]
 80086aa:	3b00      	subs	r3, #0
 80086ac:	bf18      	it	ne
 80086ae:	2301      	movne	r3, #1
 80086b0:	0692      	lsls	r2, r2, #26
 80086b2:	d42b      	bmi.n	800870c <_printf_common+0xb0>
 80086b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086b8:	4641      	mov	r1, r8
 80086ba:	4638      	mov	r0, r7
 80086bc:	47c8      	blx	r9
 80086be:	3001      	adds	r0, #1
 80086c0:	d01e      	beq.n	8008700 <_printf_common+0xa4>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	6922      	ldr	r2, [r4, #16]
 80086c6:	f003 0306 	and.w	r3, r3, #6
 80086ca:	2b04      	cmp	r3, #4
 80086cc:	bf02      	ittt	eq
 80086ce:	68e5      	ldreq	r5, [r4, #12]
 80086d0:	6833      	ldreq	r3, [r6, #0]
 80086d2:	1aed      	subeq	r5, r5, r3
 80086d4:	68a3      	ldr	r3, [r4, #8]
 80086d6:	bf0c      	ite	eq
 80086d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086dc:	2500      	movne	r5, #0
 80086de:	4293      	cmp	r3, r2
 80086e0:	bfc4      	itt	gt
 80086e2:	1a9b      	subgt	r3, r3, r2
 80086e4:	18ed      	addgt	r5, r5, r3
 80086e6:	2600      	movs	r6, #0
 80086e8:	341a      	adds	r4, #26
 80086ea:	42b5      	cmp	r5, r6
 80086ec:	d11a      	bne.n	8008724 <_printf_common+0xc8>
 80086ee:	2000      	movs	r0, #0
 80086f0:	e008      	b.n	8008704 <_printf_common+0xa8>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4652      	mov	r2, sl
 80086f6:	4641      	mov	r1, r8
 80086f8:	4638      	mov	r0, r7
 80086fa:	47c8      	blx	r9
 80086fc:	3001      	adds	r0, #1
 80086fe:	d103      	bne.n	8008708 <_printf_common+0xac>
 8008700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008708:	3501      	adds	r5, #1
 800870a:	e7c6      	b.n	800869a <_printf_common+0x3e>
 800870c:	18e1      	adds	r1, r4, r3
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	2030      	movs	r0, #48	@ 0x30
 8008712:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008716:	4422      	add	r2, r4
 8008718:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800871c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008720:	3302      	adds	r3, #2
 8008722:	e7c7      	b.n	80086b4 <_printf_common+0x58>
 8008724:	2301      	movs	r3, #1
 8008726:	4622      	mov	r2, r4
 8008728:	4641      	mov	r1, r8
 800872a:	4638      	mov	r0, r7
 800872c:	47c8      	blx	r9
 800872e:	3001      	adds	r0, #1
 8008730:	d0e6      	beq.n	8008700 <_printf_common+0xa4>
 8008732:	3601      	adds	r6, #1
 8008734:	e7d9      	b.n	80086ea <_printf_common+0x8e>
	...

08008738 <_printf_i>:
 8008738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800873c:	7e0f      	ldrb	r7, [r1, #24]
 800873e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008740:	2f78      	cmp	r7, #120	@ 0x78
 8008742:	4691      	mov	r9, r2
 8008744:	4680      	mov	r8, r0
 8008746:	460c      	mov	r4, r1
 8008748:	469a      	mov	sl, r3
 800874a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800874e:	d807      	bhi.n	8008760 <_printf_i+0x28>
 8008750:	2f62      	cmp	r7, #98	@ 0x62
 8008752:	d80a      	bhi.n	800876a <_printf_i+0x32>
 8008754:	2f00      	cmp	r7, #0
 8008756:	f000 80d2 	beq.w	80088fe <_printf_i+0x1c6>
 800875a:	2f58      	cmp	r7, #88	@ 0x58
 800875c:	f000 80b9 	beq.w	80088d2 <_printf_i+0x19a>
 8008760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008764:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008768:	e03a      	b.n	80087e0 <_printf_i+0xa8>
 800876a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800876e:	2b15      	cmp	r3, #21
 8008770:	d8f6      	bhi.n	8008760 <_printf_i+0x28>
 8008772:	a101      	add	r1, pc, #4	@ (adr r1, 8008778 <_printf_i+0x40>)
 8008774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008778:	080087d1 	.word	0x080087d1
 800877c:	080087e5 	.word	0x080087e5
 8008780:	08008761 	.word	0x08008761
 8008784:	08008761 	.word	0x08008761
 8008788:	08008761 	.word	0x08008761
 800878c:	08008761 	.word	0x08008761
 8008790:	080087e5 	.word	0x080087e5
 8008794:	08008761 	.word	0x08008761
 8008798:	08008761 	.word	0x08008761
 800879c:	08008761 	.word	0x08008761
 80087a0:	08008761 	.word	0x08008761
 80087a4:	080088e5 	.word	0x080088e5
 80087a8:	0800880f 	.word	0x0800880f
 80087ac:	0800889f 	.word	0x0800889f
 80087b0:	08008761 	.word	0x08008761
 80087b4:	08008761 	.word	0x08008761
 80087b8:	08008907 	.word	0x08008907
 80087bc:	08008761 	.word	0x08008761
 80087c0:	0800880f 	.word	0x0800880f
 80087c4:	08008761 	.word	0x08008761
 80087c8:	08008761 	.word	0x08008761
 80087cc:	080088a7 	.word	0x080088a7
 80087d0:	6833      	ldr	r3, [r6, #0]
 80087d2:	1d1a      	adds	r2, r3, #4
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	6032      	str	r2, [r6, #0]
 80087d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80087e0:	2301      	movs	r3, #1
 80087e2:	e09d      	b.n	8008920 <_printf_i+0x1e8>
 80087e4:	6833      	ldr	r3, [r6, #0]
 80087e6:	6820      	ldr	r0, [r4, #0]
 80087e8:	1d19      	adds	r1, r3, #4
 80087ea:	6031      	str	r1, [r6, #0]
 80087ec:	0606      	lsls	r6, r0, #24
 80087ee:	d501      	bpl.n	80087f4 <_printf_i+0xbc>
 80087f0:	681d      	ldr	r5, [r3, #0]
 80087f2:	e003      	b.n	80087fc <_printf_i+0xc4>
 80087f4:	0645      	lsls	r5, r0, #25
 80087f6:	d5fb      	bpl.n	80087f0 <_printf_i+0xb8>
 80087f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80087fc:	2d00      	cmp	r5, #0
 80087fe:	da03      	bge.n	8008808 <_printf_i+0xd0>
 8008800:	232d      	movs	r3, #45	@ 0x2d
 8008802:	426d      	negs	r5, r5
 8008804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008808:	4859      	ldr	r0, [pc, #356]	@ (8008970 <_printf_i+0x238>)
 800880a:	230a      	movs	r3, #10
 800880c:	e011      	b.n	8008832 <_printf_i+0xfa>
 800880e:	6821      	ldr	r1, [r4, #0]
 8008810:	6833      	ldr	r3, [r6, #0]
 8008812:	0608      	lsls	r0, r1, #24
 8008814:	f853 5b04 	ldr.w	r5, [r3], #4
 8008818:	d402      	bmi.n	8008820 <_printf_i+0xe8>
 800881a:	0649      	lsls	r1, r1, #25
 800881c:	bf48      	it	mi
 800881e:	b2ad      	uxthmi	r5, r5
 8008820:	2f6f      	cmp	r7, #111	@ 0x6f
 8008822:	4853      	ldr	r0, [pc, #332]	@ (8008970 <_printf_i+0x238>)
 8008824:	6033      	str	r3, [r6, #0]
 8008826:	bf14      	ite	ne
 8008828:	230a      	movne	r3, #10
 800882a:	2308      	moveq	r3, #8
 800882c:	2100      	movs	r1, #0
 800882e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008832:	6866      	ldr	r6, [r4, #4]
 8008834:	60a6      	str	r6, [r4, #8]
 8008836:	2e00      	cmp	r6, #0
 8008838:	bfa2      	ittt	ge
 800883a:	6821      	ldrge	r1, [r4, #0]
 800883c:	f021 0104 	bicge.w	r1, r1, #4
 8008840:	6021      	strge	r1, [r4, #0]
 8008842:	b90d      	cbnz	r5, 8008848 <_printf_i+0x110>
 8008844:	2e00      	cmp	r6, #0
 8008846:	d04b      	beq.n	80088e0 <_printf_i+0x1a8>
 8008848:	4616      	mov	r6, r2
 800884a:	fbb5 f1f3 	udiv	r1, r5, r3
 800884e:	fb03 5711 	mls	r7, r3, r1, r5
 8008852:	5dc7      	ldrb	r7, [r0, r7]
 8008854:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008858:	462f      	mov	r7, r5
 800885a:	42bb      	cmp	r3, r7
 800885c:	460d      	mov	r5, r1
 800885e:	d9f4      	bls.n	800884a <_printf_i+0x112>
 8008860:	2b08      	cmp	r3, #8
 8008862:	d10b      	bne.n	800887c <_printf_i+0x144>
 8008864:	6823      	ldr	r3, [r4, #0]
 8008866:	07df      	lsls	r7, r3, #31
 8008868:	d508      	bpl.n	800887c <_printf_i+0x144>
 800886a:	6923      	ldr	r3, [r4, #16]
 800886c:	6861      	ldr	r1, [r4, #4]
 800886e:	4299      	cmp	r1, r3
 8008870:	bfde      	ittt	le
 8008872:	2330      	movle	r3, #48	@ 0x30
 8008874:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008878:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800887c:	1b92      	subs	r2, r2, r6
 800887e:	6122      	str	r2, [r4, #16]
 8008880:	f8cd a000 	str.w	sl, [sp]
 8008884:	464b      	mov	r3, r9
 8008886:	aa03      	add	r2, sp, #12
 8008888:	4621      	mov	r1, r4
 800888a:	4640      	mov	r0, r8
 800888c:	f7ff fee6 	bl	800865c <_printf_common>
 8008890:	3001      	adds	r0, #1
 8008892:	d14a      	bne.n	800892a <_printf_i+0x1f2>
 8008894:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008898:	b004      	add	sp, #16
 800889a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	f043 0320 	orr.w	r3, r3, #32
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	4833      	ldr	r0, [pc, #204]	@ (8008974 <_printf_i+0x23c>)
 80088a8:	2778      	movs	r7, #120	@ 0x78
 80088aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	6831      	ldr	r1, [r6, #0]
 80088b2:	061f      	lsls	r7, r3, #24
 80088b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80088b8:	d402      	bmi.n	80088c0 <_printf_i+0x188>
 80088ba:	065f      	lsls	r7, r3, #25
 80088bc:	bf48      	it	mi
 80088be:	b2ad      	uxthmi	r5, r5
 80088c0:	6031      	str	r1, [r6, #0]
 80088c2:	07d9      	lsls	r1, r3, #31
 80088c4:	bf44      	itt	mi
 80088c6:	f043 0320 	orrmi.w	r3, r3, #32
 80088ca:	6023      	strmi	r3, [r4, #0]
 80088cc:	b11d      	cbz	r5, 80088d6 <_printf_i+0x19e>
 80088ce:	2310      	movs	r3, #16
 80088d0:	e7ac      	b.n	800882c <_printf_i+0xf4>
 80088d2:	4827      	ldr	r0, [pc, #156]	@ (8008970 <_printf_i+0x238>)
 80088d4:	e7e9      	b.n	80088aa <_printf_i+0x172>
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	f023 0320 	bic.w	r3, r3, #32
 80088dc:	6023      	str	r3, [r4, #0]
 80088de:	e7f6      	b.n	80088ce <_printf_i+0x196>
 80088e0:	4616      	mov	r6, r2
 80088e2:	e7bd      	b.n	8008860 <_printf_i+0x128>
 80088e4:	6833      	ldr	r3, [r6, #0]
 80088e6:	6825      	ldr	r5, [r4, #0]
 80088e8:	6961      	ldr	r1, [r4, #20]
 80088ea:	1d18      	adds	r0, r3, #4
 80088ec:	6030      	str	r0, [r6, #0]
 80088ee:	062e      	lsls	r6, r5, #24
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	d501      	bpl.n	80088f8 <_printf_i+0x1c0>
 80088f4:	6019      	str	r1, [r3, #0]
 80088f6:	e002      	b.n	80088fe <_printf_i+0x1c6>
 80088f8:	0668      	lsls	r0, r5, #25
 80088fa:	d5fb      	bpl.n	80088f4 <_printf_i+0x1bc>
 80088fc:	8019      	strh	r1, [r3, #0]
 80088fe:	2300      	movs	r3, #0
 8008900:	6123      	str	r3, [r4, #16]
 8008902:	4616      	mov	r6, r2
 8008904:	e7bc      	b.n	8008880 <_printf_i+0x148>
 8008906:	6833      	ldr	r3, [r6, #0]
 8008908:	1d1a      	adds	r2, r3, #4
 800890a:	6032      	str	r2, [r6, #0]
 800890c:	681e      	ldr	r6, [r3, #0]
 800890e:	6862      	ldr	r2, [r4, #4]
 8008910:	2100      	movs	r1, #0
 8008912:	4630      	mov	r0, r6
 8008914:	f7f7 fc9c 	bl	8000250 <memchr>
 8008918:	b108      	cbz	r0, 800891e <_printf_i+0x1e6>
 800891a:	1b80      	subs	r0, r0, r6
 800891c:	6060      	str	r0, [r4, #4]
 800891e:	6863      	ldr	r3, [r4, #4]
 8008920:	6123      	str	r3, [r4, #16]
 8008922:	2300      	movs	r3, #0
 8008924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008928:	e7aa      	b.n	8008880 <_printf_i+0x148>
 800892a:	6923      	ldr	r3, [r4, #16]
 800892c:	4632      	mov	r2, r6
 800892e:	4649      	mov	r1, r9
 8008930:	4640      	mov	r0, r8
 8008932:	47d0      	blx	sl
 8008934:	3001      	adds	r0, #1
 8008936:	d0ad      	beq.n	8008894 <_printf_i+0x15c>
 8008938:	6823      	ldr	r3, [r4, #0]
 800893a:	079b      	lsls	r3, r3, #30
 800893c:	d413      	bmi.n	8008966 <_printf_i+0x22e>
 800893e:	68e0      	ldr	r0, [r4, #12]
 8008940:	9b03      	ldr	r3, [sp, #12]
 8008942:	4298      	cmp	r0, r3
 8008944:	bfb8      	it	lt
 8008946:	4618      	movlt	r0, r3
 8008948:	e7a6      	b.n	8008898 <_printf_i+0x160>
 800894a:	2301      	movs	r3, #1
 800894c:	4632      	mov	r2, r6
 800894e:	4649      	mov	r1, r9
 8008950:	4640      	mov	r0, r8
 8008952:	47d0      	blx	sl
 8008954:	3001      	adds	r0, #1
 8008956:	d09d      	beq.n	8008894 <_printf_i+0x15c>
 8008958:	3501      	adds	r5, #1
 800895a:	68e3      	ldr	r3, [r4, #12]
 800895c:	9903      	ldr	r1, [sp, #12]
 800895e:	1a5b      	subs	r3, r3, r1
 8008960:	42ab      	cmp	r3, r5
 8008962:	dcf2      	bgt.n	800894a <_printf_i+0x212>
 8008964:	e7eb      	b.n	800893e <_printf_i+0x206>
 8008966:	2500      	movs	r5, #0
 8008968:	f104 0619 	add.w	r6, r4, #25
 800896c:	e7f5      	b.n	800895a <_printf_i+0x222>
 800896e:	bf00      	nop
 8008970:	08009272 	.word	0x08009272
 8008974:	08009283 	.word	0x08009283

08008978 <__sflush_r>:
 8008978:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800897c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008980:	0716      	lsls	r6, r2, #28
 8008982:	4605      	mov	r5, r0
 8008984:	460c      	mov	r4, r1
 8008986:	d454      	bmi.n	8008a32 <__sflush_r+0xba>
 8008988:	684b      	ldr	r3, [r1, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	dc02      	bgt.n	8008994 <__sflush_r+0x1c>
 800898e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008990:	2b00      	cmp	r3, #0
 8008992:	dd48      	ble.n	8008a26 <__sflush_r+0xae>
 8008994:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008996:	2e00      	cmp	r6, #0
 8008998:	d045      	beq.n	8008a26 <__sflush_r+0xae>
 800899a:	2300      	movs	r3, #0
 800899c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80089a0:	682f      	ldr	r7, [r5, #0]
 80089a2:	6a21      	ldr	r1, [r4, #32]
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	d030      	beq.n	8008a0a <__sflush_r+0x92>
 80089a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	0759      	lsls	r1, r3, #29
 80089ae:	d505      	bpl.n	80089bc <__sflush_r+0x44>
 80089b0:	6863      	ldr	r3, [r4, #4]
 80089b2:	1ad2      	subs	r2, r2, r3
 80089b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80089b6:	b10b      	cbz	r3, 80089bc <__sflush_r+0x44>
 80089b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089ba:	1ad2      	subs	r2, r2, r3
 80089bc:	2300      	movs	r3, #0
 80089be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089c0:	6a21      	ldr	r1, [r4, #32]
 80089c2:	4628      	mov	r0, r5
 80089c4:	47b0      	blx	r6
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	89a3      	ldrh	r3, [r4, #12]
 80089ca:	d106      	bne.n	80089da <__sflush_r+0x62>
 80089cc:	6829      	ldr	r1, [r5, #0]
 80089ce:	291d      	cmp	r1, #29
 80089d0:	d82b      	bhi.n	8008a2a <__sflush_r+0xb2>
 80089d2:	4a2a      	ldr	r2, [pc, #168]	@ (8008a7c <__sflush_r+0x104>)
 80089d4:	410a      	asrs	r2, r1
 80089d6:	07d6      	lsls	r6, r2, #31
 80089d8:	d427      	bmi.n	8008a2a <__sflush_r+0xb2>
 80089da:	2200      	movs	r2, #0
 80089dc:	6062      	str	r2, [r4, #4]
 80089de:	04d9      	lsls	r1, r3, #19
 80089e0:	6922      	ldr	r2, [r4, #16]
 80089e2:	6022      	str	r2, [r4, #0]
 80089e4:	d504      	bpl.n	80089f0 <__sflush_r+0x78>
 80089e6:	1c42      	adds	r2, r0, #1
 80089e8:	d101      	bne.n	80089ee <__sflush_r+0x76>
 80089ea:	682b      	ldr	r3, [r5, #0]
 80089ec:	b903      	cbnz	r3, 80089f0 <__sflush_r+0x78>
 80089ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80089f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089f2:	602f      	str	r7, [r5, #0]
 80089f4:	b1b9      	cbz	r1, 8008a26 <__sflush_r+0xae>
 80089f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089fa:	4299      	cmp	r1, r3
 80089fc:	d002      	beq.n	8008a04 <__sflush_r+0x8c>
 80089fe:	4628      	mov	r0, r5
 8008a00:	f7ff fbd4 	bl	80081ac <_free_r>
 8008a04:	2300      	movs	r3, #0
 8008a06:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a08:	e00d      	b.n	8008a26 <__sflush_r+0xae>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	47b0      	blx	r6
 8008a10:	4602      	mov	r2, r0
 8008a12:	1c50      	adds	r0, r2, #1
 8008a14:	d1c9      	bne.n	80089aa <__sflush_r+0x32>
 8008a16:	682b      	ldr	r3, [r5, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d0c6      	beq.n	80089aa <__sflush_r+0x32>
 8008a1c:	2b1d      	cmp	r3, #29
 8008a1e:	d001      	beq.n	8008a24 <__sflush_r+0xac>
 8008a20:	2b16      	cmp	r3, #22
 8008a22:	d11e      	bne.n	8008a62 <__sflush_r+0xea>
 8008a24:	602f      	str	r7, [r5, #0]
 8008a26:	2000      	movs	r0, #0
 8008a28:	e022      	b.n	8008a70 <__sflush_r+0xf8>
 8008a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a2e:	b21b      	sxth	r3, r3
 8008a30:	e01b      	b.n	8008a6a <__sflush_r+0xf2>
 8008a32:	690f      	ldr	r7, [r1, #16]
 8008a34:	2f00      	cmp	r7, #0
 8008a36:	d0f6      	beq.n	8008a26 <__sflush_r+0xae>
 8008a38:	0793      	lsls	r3, r2, #30
 8008a3a:	680e      	ldr	r6, [r1, #0]
 8008a3c:	bf08      	it	eq
 8008a3e:	694b      	ldreq	r3, [r1, #20]
 8008a40:	600f      	str	r7, [r1, #0]
 8008a42:	bf18      	it	ne
 8008a44:	2300      	movne	r3, #0
 8008a46:	eba6 0807 	sub.w	r8, r6, r7
 8008a4a:	608b      	str	r3, [r1, #8]
 8008a4c:	f1b8 0f00 	cmp.w	r8, #0
 8008a50:	dde9      	ble.n	8008a26 <__sflush_r+0xae>
 8008a52:	6a21      	ldr	r1, [r4, #32]
 8008a54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a56:	4643      	mov	r3, r8
 8008a58:	463a      	mov	r2, r7
 8008a5a:	4628      	mov	r0, r5
 8008a5c:	47b0      	blx	r6
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	dc08      	bgt.n	8008a74 <__sflush_r+0xfc>
 8008a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a6a:	81a3      	strh	r3, [r4, #12]
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a74:	4407      	add	r7, r0
 8008a76:	eba8 0800 	sub.w	r8, r8, r0
 8008a7a:	e7e7      	b.n	8008a4c <__sflush_r+0xd4>
 8008a7c:	dfbffffe 	.word	0xdfbffffe

08008a80 <_fflush_r>:
 8008a80:	b538      	push	{r3, r4, r5, lr}
 8008a82:	690b      	ldr	r3, [r1, #16]
 8008a84:	4605      	mov	r5, r0
 8008a86:	460c      	mov	r4, r1
 8008a88:	b913      	cbnz	r3, 8008a90 <_fflush_r+0x10>
 8008a8a:	2500      	movs	r5, #0
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	b118      	cbz	r0, 8008a9a <_fflush_r+0x1a>
 8008a92:	6a03      	ldr	r3, [r0, #32]
 8008a94:	b90b      	cbnz	r3, 8008a9a <_fflush_r+0x1a>
 8008a96:	f7ff f9e5 	bl	8007e64 <__sinit>
 8008a9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d0f3      	beq.n	8008a8a <_fflush_r+0xa>
 8008aa2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008aa4:	07d0      	lsls	r0, r2, #31
 8008aa6:	d404      	bmi.n	8008ab2 <_fflush_r+0x32>
 8008aa8:	0599      	lsls	r1, r3, #22
 8008aaa:	d402      	bmi.n	8008ab2 <_fflush_r+0x32>
 8008aac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aae:	f7ff fb5c 	bl	800816a <__retarget_lock_acquire_recursive>
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	4621      	mov	r1, r4
 8008ab6:	f7ff ff5f 	bl	8008978 <__sflush_r>
 8008aba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008abc:	07da      	lsls	r2, r3, #31
 8008abe:	4605      	mov	r5, r0
 8008ac0:	d4e4      	bmi.n	8008a8c <_fflush_r+0xc>
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	059b      	lsls	r3, r3, #22
 8008ac6:	d4e1      	bmi.n	8008a8c <_fflush_r+0xc>
 8008ac8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aca:	f7ff fb4f 	bl	800816c <__retarget_lock_release_recursive>
 8008ace:	e7dd      	b.n	8008a8c <_fflush_r+0xc>

08008ad0 <fiprintf>:
 8008ad0:	b40e      	push	{r1, r2, r3}
 8008ad2:	b503      	push	{r0, r1, lr}
 8008ad4:	4601      	mov	r1, r0
 8008ad6:	ab03      	add	r3, sp, #12
 8008ad8:	4805      	ldr	r0, [pc, #20]	@ (8008af0 <fiprintf+0x20>)
 8008ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ade:	6800      	ldr	r0, [r0, #0]
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	f000 f89d 	bl	8008c20 <_vfiprintf_r>
 8008ae6:	b002      	add	sp, #8
 8008ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aec:	b003      	add	sp, #12
 8008aee:	4770      	bx	lr
 8008af0:	200000dc 	.word	0x200000dc

08008af4 <memmove>:
 8008af4:	4288      	cmp	r0, r1
 8008af6:	b510      	push	{r4, lr}
 8008af8:	eb01 0402 	add.w	r4, r1, r2
 8008afc:	d902      	bls.n	8008b04 <memmove+0x10>
 8008afe:	4284      	cmp	r4, r0
 8008b00:	4623      	mov	r3, r4
 8008b02:	d807      	bhi.n	8008b14 <memmove+0x20>
 8008b04:	1e43      	subs	r3, r0, #1
 8008b06:	42a1      	cmp	r1, r4
 8008b08:	d008      	beq.n	8008b1c <memmove+0x28>
 8008b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b12:	e7f8      	b.n	8008b06 <memmove+0x12>
 8008b14:	4402      	add	r2, r0
 8008b16:	4601      	mov	r1, r0
 8008b18:	428a      	cmp	r2, r1
 8008b1a:	d100      	bne.n	8008b1e <memmove+0x2a>
 8008b1c:	bd10      	pop	{r4, pc}
 8008b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b26:	e7f7      	b.n	8008b18 <memmove+0x24>

08008b28 <_sbrk_r>:
 8008b28:	b538      	push	{r3, r4, r5, lr}
 8008b2a:	4d06      	ldr	r5, [pc, #24]	@ (8008b44 <_sbrk_r+0x1c>)
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4608      	mov	r0, r1
 8008b32:	602b      	str	r3, [r5, #0]
 8008b34:	f7f8 f9c0 	bl	8000eb8 <_sbrk>
 8008b38:	1c43      	adds	r3, r0, #1
 8008b3a:	d102      	bne.n	8008b42 <_sbrk_r+0x1a>
 8008b3c:	682b      	ldr	r3, [r5, #0]
 8008b3e:	b103      	cbz	r3, 8008b42 <_sbrk_r+0x1a>
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	bd38      	pop	{r3, r4, r5, pc}
 8008b44:	20000630 	.word	0x20000630

08008b48 <memcpy>:
 8008b48:	440a      	add	r2, r1
 8008b4a:	4291      	cmp	r1, r2
 8008b4c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008b50:	d100      	bne.n	8008b54 <memcpy+0xc>
 8008b52:	4770      	bx	lr
 8008b54:	b510      	push	{r4, lr}
 8008b56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b5e:	4291      	cmp	r1, r2
 8008b60:	d1f9      	bne.n	8008b56 <memcpy+0xe>
 8008b62:	bd10      	pop	{r4, pc}

08008b64 <abort>:
 8008b64:	b508      	push	{r3, lr}
 8008b66:	2006      	movs	r0, #6
 8008b68:	f000 fa2e 	bl	8008fc8 <raise>
 8008b6c:	2001      	movs	r0, #1
 8008b6e:	f7f8 f92b 	bl	8000dc8 <_exit>

08008b72 <_realloc_r>:
 8008b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b76:	4680      	mov	r8, r0
 8008b78:	4615      	mov	r5, r2
 8008b7a:	460c      	mov	r4, r1
 8008b7c:	b921      	cbnz	r1, 8008b88 <_realloc_r+0x16>
 8008b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b82:	4611      	mov	r1, r2
 8008b84:	f7ff bb86 	b.w	8008294 <_malloc_r>
 8008b88:	b92a      	cbnz	r2, 8008b96 <_realloc_r+0x24>
 8008b8a:	f7ff fb0f 	bl	80081ac <_free_r>
 8008b8e:	2400      	movs	r4, #0
 8008b90:	4620      	mov	r0, r4
 8008b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b96:	f000 fa33 	bl	8009000 <_malloc_usable_size_r>
 8008b9a:	4285      	cmp	r5, r0
 8008b9c:	4606      	mov	r6, r0
 8008b9e:	d802      	bhi.n	8008ba6 <_realloc_r+0x34>
 8008ba0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008ba4:	d8f4      	bhi.n	8008b90 <_realloc_r+0x1e>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4640      	mov	r0, r8
 8008baa:	f7ff fb73 	bl	8008294 <_malloc_r>
 8008bae:	4607      	mov	r7, r0
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d0ec      	beq.n	8008b8e <_realloc_r+0x1c>
 8008bb4:	42b5      	cmp	r5, r6
 8008bb6:	462a      	mov	r2, r5
 8008bb8:	4621      	mov	r1, r4
 8008bba:	bf28      	it	cs
 8008bbc:	4632      	movcs	r2, r6
 8008bbe:	f7ff ffc3 	bl	8008b48 <memcpy>
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	4640      	mov	r0, r8
 8008bc6:	f7ff faf1 	bl	80081ac <_free_r>
 8008bca:	463c      	mov	r4, r7
 8008bcc:	e7e0      	b.n	8008b90 <_realloc_r+0x1e>

08008bce <__sfputc_r>:
 8008bce:	6893      	ldr	r3, [r2, #8]
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	b410      	push	{r4}
 8008bd6:	6093      	str	r3, [r2, #8]
 8008bd8:	da08      	bge.n	8008bec <__sfputc_r+0x1e>
 8008bda:	6994      	ldr	r4, [r2, #24]
 8008bdc:	42a3      	cmp	r3, r4
 8008bde:	db01      	blt.n	8008be4 <__sfputc_r+0x16>
 8008be0:	290a      	cmp	r1, #10
 8008be2:	d103      	bne.n	8008bec <__sfputc_r+0x1e>
 8008be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be8:	f000 b932 	b.w	8008e50 <__swbuf_r>
 8008bec:	6813      	ldr	r3, [r2, #0]
 8008bee:	1c58      	adds	r0, r3, #1
 8008bf0:	6010      	str	r0, [r2, #0]
 8008bf2:	7019      	strb	r1, [r3, #0]
 8008bf4:	4608      	mov	r0, r1
 8008bf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <__sfputs_r>:
 8008bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfe:	4606      	mov	r6, r0
 8008c00:	460f      	mov	r7, r1
 8008c02:	4614      	mov	r4, r2
 8008c04:	18d5      	adds	r5, r2, r3
 8008c06:	42ac      	cmp	r4, r5
 8008c08:	d101      	bne.n	8008c0e <__sfputs_r+0x12>
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	e007      	b.n	8008c1e <__sfputs_r+0x22>
 8008c0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c12:	463a      	mov	r2, r7
 8008c14:	4630      	mov	r0, r6
 8008c16:	f7ff ffda 	bl	8008bce <__sfputc_r>
 8008c1a:	1c43      	adds	r3, r0, #1
 8008c1c:	d1f3      	bne.n	8008c06 <__sfputs_r+0xa>
 8008c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c20 <_vfiprintf_r>:
 8008c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c24:	460d      	mov	r5, r1
 8008c26:	b09d      	sub	sp, #116	@ 0x74
 8008c28:	4614      	mov	r4, r2
 8008c2a:	4698      	mov	r8, r3
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	b118      	cbz	r0, 8008c38 <_vfiprintf_r+0x18>
 8008c30:	6a03      	ldr	r3, [r0, #32]
 8008c32:	b90b      	cbnz	r3, 8008c38 <_vfiprintf_r+0x18>
 8008c34:	f7ff f916 	bl	8007e64 <__sinit>
 8008c38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c3a:	07d9      	lsls	r1, r3, #31
 8008c3c:	d405      	bmi.n	8008c4a <_vfiprintf_r+0x2a>
 8008c3e:	89ab      	ldrh	r3, [r5, #12]
 8008c40:	059a      	lsls	r2, r3, #22
 8008c42:	d402      	bmi.n	8008c4a <_vfiprintf_r+0x2a>
 8008c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c46:	f7ff fa90 	bl	800816a <__retarget_lock_acquire_recursive>
 8008c4a:	89ab      	ldrh	r3, [r5, #12]
 8008c4c:	071b      	lsls	r3, r3, #28
 8008c4e:	d501      	bpl.n	8008c54 <_vfiprintf_r+0x34>
 8008c50:	692b      	ldr	r3, [r5, #16]
 8008c52:	b99b      	cbnz	r3, 8008c7c <_vfiprintf_r+0x5c>
 8008c54:	4629      	mov	r1, r5
 8008c56:	4630      	mov	r0, r6
 8008c58:	f000 f938 	bl	8008ecc <__swsetup_r>
 8008c5c:	b170      	cbz	r0, 8008c7c <_vfiprintf_r+0x5c>
 8008c5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c60:	07dc      	lsls	r4, r3, #31
 8008c62:	d504      	bpl.n	8008c6e <_vfiprintf_r+0x4e>
 8008c64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c68:	b01d      	add	sp, #116	@ 0x74
 8008c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6e:	89ab      	ldrh	r3, [r5, #12]
 8008c70:	0598      	lsls	r0, r3, #22
 8008c72:	d4f7      	bmi.n	8008c64 <_vfiprintf_r+0x44>
 8008c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c76:	f7ff fa79 	bl	800816c <__retarget_lock_release_recursive>
 8008c7a:	e7f3      	b.n	8008c64 <_vfiprintf_r+0x44>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c80:	2320      	movs	r3, #32
 8008c82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c86:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c8a:	2330      	movs	r3, #48	@ 0x30
 8008c8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e3c <_vfiprintf_r+0x21c>
 8008c90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c94:	f04f 0901 	mov.w	r9, #1
 8008c98:	4623      	mov	r3, r4
 8008c9a:	469a      	mov	sl, r3
 8008c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ca0:	b10a      	cbz	r2, 8008ca6 <_vfiprintf_r+0x86>
 8008ca2:	2a25      	cmp	r2, #37	@ 0x25
 8008ca4:	d1f9      	bne.n	8008c9a <_vfiprintf_r+0x7a>
 8008ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8008caa:	d00b      	beq.n	8008cc4 <_vfiprintf_r+0xa4>
 8008cac:	465b      	mov	r3, fp
 8008cae:	4622      	mov	r2, r4
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	f7ff ffa2 	bl	8008bfc <__sfputs_r>
 8008cb8:	3001      	adds	r0, #1
 8008cba:	f000 80a7 	beq.w	8008e0c <_vfiprintf_r+0x1ec>
 8008cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cc0:	445a      	add	r2, fp
 8008cc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f000 809f 	beq.w	8008e0c <_vfiprintf_r+0x1ec>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cd8:	f10a 0a01 	add.w	sl, sl, #1
 8008cdc:	9304      	str	r3, [sp, #16]
 8008cde:	9307      	str	r3, [sp, #28]
 8008ce0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ce4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ce6:	4654      	mov	r4, sl
 8008ce8:	2205      	movs	r2, #5
 8008cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cee:	4853      	ldr	r0, [pc, #332]	@ (8008e3c <_vfiprintf_r+0x21c>)
 8008cf0:	f7f7 faae 	bl	8000250 <memchr>
 8008cf4:	9a04      	ldr	r2, [sp, #16]
 8008cf6:	b9d8      	cbnz	r0, 8008d30 <_vfiprintf_r+0x110>
 8008cf8:	06d1      	lsls	r1, r2, #27
 8008cfa:	bf44      	itt	mi
 8008cfc:	2320      	movmi	r3, #32
 8008cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d02:	0713      	lsls	r3, r2, #28
 8008d04:	bf44      	itt	mi
 8008d06:	232b      	movmi	r3, #43	@ 0x2b
 8008d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d12:	d015      	beq.n	8008d40 <_vfiprintf_r+0x120>
 8008d14:	9a07      	ldr	r2, [sp, #28]
 8008d16:	4654      	mov	r4, sl
 8008d18:	2000      	movs	r0, #0
 8008d1a:	f04f 0c0a 	mov.w	ip, #10
 8008d1e:	4621      	mov	r1, r4
 8008d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d24:	3b30      	subs	r3, #48	@ 0x30
 8008d26:	2b09      	cmp	r3, #9
 8008d28:	d94b      	bls.n	8008dc2 <_vfiprintf_r+0x1a2>
 8008d2a:	b1b0      	cbz	r0, 8008d5a <_vfiprintf_r+0x13a>
 8008d2c:	9207      	str	r2, [sp, #28]
 8008d2e:	e014      	b.n	8008d5a <_vfiprintf_r+0x13a>
 8008d30:	eba0 0308 	sub.w	r3, r0, r8
 8008d34:	fa09 f303 	lsl.w	r3, r9, r3
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	9304      	str	r3, [sp, #16]
 8008d3c:	46a2      	mov	sl, r4
 8008d3e:	e7d2      	b.n	8008ce6 <_vfiprintf_r+0xc6>
 8008d40:	9b03      	ldr	r3, [sp, #12]
 8008d42:	1d19      	adds	r1, r3, #4
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	9103      	str	r1, [sp, #12]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	bfbb      	ittet	lt
 8008d4c:	425b      	neglt	r3, r3
 8008d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d52:	9307      	strge	r3, [sp, #28]
 8008d54:	9307      	strlt	r3, [sp, #28]
 8008d56:	bfb8      	it	lt
 8008d58:	9204      	strlt	r2, [sp, #16]
 8008d5a:	7823      	ldrb	r3, [r4, #0]
 8008d5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d5e:	d10a      	bne.n	8008d76 <_vfiprintf_r+0x156>
 8008d60:	7863      	ldrb	r3, [r4, #1]
 8008d62:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d64:	d132      	bne.n	8008dcc <_vfiprintf_r+0x1ac>
 8008d66:	9b03      	ldr	r3, [sp, #12]
 8008d68:	1d1a      	adds	r2, r3, #4
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	9203      	str	r2, [sp, #12]
 8008d6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d72:	3402      	adds	r4, #2
 8008d74:	9305      	str	r3, [sp, #20]
 8008d76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e4c <_vfiprintf_r+0x22c>
 8008d7a:	7821      	ldrb	r1, [r4, #0]
 8008d7c:	2203      	movs	r2, #3
 8008d7e:	4650      	mov	r0, sl
 8008d80:	f7f7 fa66 	bl	8000250 <memchr>
 8008d84:	b138      	cbz	r0, 8008d96 <_vfiprintf_r+0x176>
 8008d86:	9b04      	ldr	r3, [sp, #16]
 8008d88:	eba0 000a 	sub.w	r0, r0, sl
 8008d8c:	2240      	movs	r2, #64	@ 0x40
 8008d8e:	4082      	lsls	r2, r0
 8008d90:	4313      	orrs	r3, r2
 8008d92:	3401      	adds	r4, #1
 8008d94:	9304      	str	r3, [sp, #16]
 8008d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d9a:	4829      	ldr	r0, [pc, #164]	@ (8008e40 <_vfiprintf_r+0x220>)
 8008d9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008da0:	2206      	movs	r2, #6
 8008da2:	f7f7 fa55 	bl	8000250 <memchr>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d03f      	beq.n	8008e2a <_vfiprintf_r+0x20a>
 8008daa:	4b26      	ldr	r3, [pc, #152]	@ (8008e44 <_vfiprintf_r+0x224>)
 8008dac:	bb1b      	cbnz	r3, 8008df6 <_vfiprintf_r+0x1d6>
 8008dae:	9b03      	ldr	r3, [sp, #12]
 8008db0:	3307      	adds	r3, #7
 8008db2:	f023 0307 	bic.w	r3, r3, #7
 8008db6:	3308      	adds	r3, #8
 8008db8:	9303      	str	r3, [sp, #12]
 8008dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dbc:	443b      	add	r3, r7
 8008dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dc0:	e76a      	b.n	8008c98 <_vfiprintf_r+0x78>
 8008dc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dc6:	460c      	mov	r4, r1
 8008dc8:	2001      	movs	r0, #1
 8008dca:	e7a8      	b.n	8008d1e <_vfiprintf_r+0xfe>
 8008dcc:	2300      	movs	r3, #0
 8008dce:	3401      	adds	r4, #1
 8008dd0:	9305      	str	r3, [sp, #20]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	f04f 0c0a 	mov.w	ip, #10
 8008dd8:	4620      	mov	r0, r4
 8008dda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dde:	3a30      	subs	r2, #48	@ 0x30
 8008de0:	2a09      	cmp	r2, #9
 8008de2:	d903      	bls.n	8008dec <_vfiprintf_r+0x1cc>
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d0c6      	beq.n	8008d76 <_vfiprintf_r+0x156>
 8008de8:	9105      	str	r1, [sp, #20]
 8008dea:	e7c4      	b.n	8008d76 <_vfiprintf_r+0x156>
 8008dec:	fb0c 2101 	mla	r1, ip, r1, r2
 8008df0:	4604      	mov	r4, r0
 8008df2:	2301      	movs	r3, #1
 8008df4:	e7f0      	b.n	8008dd8 <_vfiprintf_r+0x1b8>
 8008df6:	ab03      	add	r3, sp, #12
 8008df8:	9300      	str	r3, [sp, #0]
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	4b12      	ldr	r3, [pc, #72]	@ (8008e48 <_vfiprintf_r+0x228>)
 8008dfe:	a904      	add	r1, sp, #16
 8008e00:	4630      	mov	r0, r6
 8008e02:	f3af 8000 	nop.w
 8008e06:	4607      	mov	r7, r0
 8008e08:	1c78      	adds	r0, r7, #1
 8008e0a:	d1d6      	bne.n	8008dba <_vfiprintf_r+0x19a>
 8008e0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e0e:	07d9      	lsls	r1, r3, #31
 8008e10:	d405      	bmi.n	8008e1e <_vfiprintf_r+0x1fe>
 8008e12:	89ab      	ldrh	r3, [r5, #12]
 8008e14:	059a      	lsls	r2, r3, #22
 8008e16:	d402      	bmi.n	8008e1e <_vfiprintf_r+0x1fe>
 8008e18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e1a:	f7ff f9a7 	bl	800816c <__retarget_lock_release_recursive>
 8008e1e:	89ab      	ldrh	r3, [r5, #12]
 8008e20:	065b      	lsls	r3, r3, #25
 8008e22:	f53f af1f 	bmi.w	8008c64 <_vfiprintf_r+0x44>
 8008e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e28:	e71e      	b.n	8008c68 <_vfiprintf_r+0x48>
 8008e2a:	ab03      	add	r3, sp, #12
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	462a      	mov	r2, r5
 8008e30:	4b05      	ldr	r3, [pc, #20]	@ (8008e48 <_vfiprintf_r+0x228>)
 8008e32:	a904      	add	r1, sp, #16
 8008e34:	4630      	mov	r0, r6
 8008e36:	f7ff fc7f 	bl	8008738 <_printf_i>
 8008e3a:	e7e4      	b.n	8008e06 <_vfiprintf_r+0x1e6>
 8008e3c:	08009261 	.word	0x08009261
 8008e40:	0800926b 	.word	0x0800926b
 8008e44:	00000000 	.word	0x00000000
 8008e48:	08008bfd 	.word	0x08008bfd
 8008e4c:	08009267 	.word	0x08009267

08008e50 <__swbuf_r>:
 8008e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e52:	460e      	mov	r6, r1
 8008e54:	4614      	mov	r4, r2
 8008e56:	4605      	mov	r5, r0
 8008e58:	b118      	cbz	r0, 8008e62 <__swbuf_r+0x12>
 8008e5a:	6a03      	ldr	r3, [r0, #32]
 8008e5c:	b90b      	cbnz	r3, 8008e62 <__swbuf_r+0x12>
 8008e5e:	f7ff f801 	bl	8007e64 <__sinit>
 8008e62:	69a3      	ldr	r3, [r4, #24]
 8008e64:	60a3      	str	r3, [r4, #8]
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	071a      	lsls	r2, r3, #28
 8008e6a:	d501      	bpl.n	8008e70 <__swbuf_r+0x20>
 8008e6c:	6923      	ldr	r3, [r4, #16]
 8008e6e:	b943      	cbnz	r3, 8008e82 <__swbuf_r+0x32>
 8008e70:	4621      	mov	r1, r4
 8008e72:	4628      	mov	r0, r5
 8008e74:	f000 f82a 	bl	8008ecc <__swsetup_r>
 8008e78:	b118      	cbz	r0, 8008e82 <__swbuf_r+0x32>
 8008e7a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008e7e:	4638      	mov	r0, r7
 8008e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	6922      	ldr	r2, [r4, #16]
 8008e86:	1a98      	subs	r0, r3, r2
 8008e88:	6963      	ldr	r3, [r4, #20]
 8008e8a:	b2f6      	uxtb	r6, r6
 8008e8c:	4283      	cmp	r3, r0
 8008e8e:	4637      	mov	r7, r6
 8008e90:	dc05      	bgt.n	8008e9e <__swbuf_r+0x4e>
 8008e92:	4621      	mov	r1, r4
 8008e94:	4628      	mov	r0, r5
 8008e96:	f7ff fdf3 	bl	8008a80 <_fflush_r>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	d1ed      	bne.n	8008e7a <__swbuf_r+0x2a>
 8008e9e:	68a3      	ldr	r3, [r4, #8]
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	60a3      	str	r3, [r4, #8]
 8008ea4:	6823      	ldr	r3, [r4, #0]
 8008ea6:	1c5a      	adds	r2, r3, #1
 8008ea8:	6022      	str	r2, [r4, #0]
 8008eaa:	701e      	strb	r6, [r3, #0]
 8008eac:	6962      	ldr	r2, [r4, #20]
 8008eae:	1c43      	adds	r3, r0, #1
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d004      	beq.n	8008ebe <__swbuf_r+0x6e>
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	07db      	lsls	r3, r3, #31
 8008eb8:	d5e1      	bpl.n	8008e7e <__swbuf_r+0x2e>
 8008eba:	2e0a      	cmp	r6, #10
 8008ebc:	d1df      	bne.n	8008e7e <__swbuf_r+0x2e>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	f7ff fddd 	bl	8008a80 <_fflush_r>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0d9      	beq.n	8008e7e <__swbuf_r+0x2e>
 8008eca:	e7d6      	b.n	8008e7a <__swbuf_r+0x2a>

08008ecc <__swsetup_r>:
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	4b29      	ldr	r3, [pc, #164]	@ (8008f74 <__swsetup_r+0xa8>)
 8008ed0:	4605      	mov	r5, r0
 8008ed2:	6818      	ldr	r0, [r3, #0]
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	b118      	cbz	r0, 8008ee0 <__swsetup_r+0x14>
 8008ed8:	6a03      	ldr	r3, [r0, #32]
 8008eda:	b90b      	cbnz	r3, 8008ee0 <__swsetup_r+0x14>
 8008edc:	f7fe ffc2 	bl	8007e64 <__sinit>
 8008ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ee4:	0719      	lsls	r1, r3, #28
 8008ee6:	d422      	bmi.n	8008f2e <__swsetup_r+0x62>
 8008ee8:	06da      	lsls	r2, r3, #27
 8008eea:	d407      	bmi.n	8008efc <__swsetup_r+0x30>
 8008eec:	2209      	movs	r2, #9
 8008eee:	602a      	str	r2, [r5, #0]
 8008ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ef4:	81a3      	strh	r3, [r4, #12]
 8008ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008efa:	e033      	b.n	8008f64 <__swsetup_r+0x98>
 8008efc:	0758      	lsls	r0, r3, #29
 8008efe:	d512      	bpl.n	8008f26 <__swsetup_r+0x5a>
 8008f00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f02:	b141      	cbz	r1, 8008f16 <__swsetup_r+0x4a>
 8008f04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f08:	4299      	cmp	r1, r3
 8008f0a:	d002      	beq.n	8008f12 <__swsetup_r+0x46>
 8008f0c:	4628      	mov	r0, r5
 8008f0e:	f7ff f94d 	bl	80081ac <_free_r>
 8008f12:	2300      	movs	r3, #0
 8008f14:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f16:	89a3      	ldrh	r3, [r4, #12]
 8008f18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008f1c:	81a3      	strh	r3, [r4, #12]
 8008f1e:	2300      	movs	r3, #0
 8008f20:	6063      	str	r3, [r4, #4]
 8008f22:	6923      	ldr	r3, [r4, #16]
 8008f24:	6023      	str	r3, [r4, #0]
 8008f26:	89a3      	ldrh	r3, [r4, #12]
 8008f28:	f043 0308 	orr.w	r3, r3, #8
 8008f2c:	81a3      	strh	r3, [r4, #12]
 8008f2e:	6923      	ldr	r3, [r4, #16]
 8008f30:	b94b      	cbnz	r3, 8008f46 <__swsetup_r+0x7a>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f3c:	d003      	beq.n	8008f46 <__swsetup_r+0x7a>
 8008f3e:	4621      	mov	r1, r4
 8008f40:	4628      	mov	r0, r5
 8008f42:	f000 f88b 	bl	800905c <__smakebuf_r>
 8008f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f4a:	f013 0201 	ands.w	r2, r3, #1
 8008f4e:	d00a      	beq.n	8008f66 <__swsetup_r+0x9a>
 8008f50:	2200      	movs	r2, #0
 8008f52:	60a2      	str	r2, [r4, #8]
 8008f54:	6962      	ldr	r2, [r4, #20]
 8008f56:	4252      	negs	r2, r2
 8008f58:	61a2      	str	r2, [r4, #24]
 8008f5a:	6922      	ldr	r2, [r4, #16]
 8008f5c:	b942      	cbnz	r2, 8008f70 <__swsetup_r+0xa4>
 8008f5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f62:	d1c5      	bne.n	8008ef0 <__swsetup_r+0x24>
 8008f64:	bd38      	pop	{r3, r4, r5, pc}
 8008f66:	0799      	lsls	r1, r3, #30
 8008f68:	bf58      	it	pl
 8008f6a:	6962      	ldrpl	r2, [r4, #20]
 8008f6c:	60a2      	str	r2, [r4, #8]
 8008f6e:	e7f4      	b.n	8008f5a <__swsetup_r+0x8e>
 8008f70:	2000      	movs	r0, #0
 8008f72:	e7f7      	b.n	8008f64 <__swsetup_r+0x98>
 8008f74:	200000dc 	.word	0x200000dc

08008f78 <_raise_r>:
 8008f78:	291f      	cmp	r1, #31
 8008f7a:	b538      	push	{r3, r4, r5, lr}
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	460c      	mov	r4, r1
 8008f80:	d904      	bls.n	8008f8c <_raise_r+0x14>
 8008f82:	2316      	movs	r3, #22
 8008f84:	6003      	str	r3, [r0, #0]
 8008f86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f8a:	bd38      	pop	{r3, r4, r5, pc}
 8008f8c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f8e:	b112      	cbz	r2, 8008f96 <_raise_r+0x1e>
 8008f90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f94:	b94b      	cbnz	r3, 8008faa <_raise_r+0x32>
 8008f96:	4628      	mov	r0, r5
 8008f98:	f000 f830 	bl	8008ffc <_getpid_r>
 8008f9c:	4622      	mov	r2, r4
 8008f9e:	4601      	mov	r1, r0
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fa6:	f000 b817 	b.w	8008fd8 <_kill_r>
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d00a      	beq.n	8008fc4 <_raise_r+0x4c>
 8008fae:	1c59      	adds	r1, r3, #1
 8008fb0:	d103      	bne.n	8008fba <_raise_r+0x42>
 8008fb2:	2316      	movs	r3, #22
 8008fb4:	6003      	str	r3, [r0, #0]
 8008fb6:	2001      	movs	r0, #1
 8008fb8:	e7e7      	b.n	8008f8a <_raise_r+0x12>
 8008fba:	2100      	movs	r1, #0
 8008fbc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fc0:	4620      	mov	r0, r4
 8008fc2:	4798      	blx	r3
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	e7e0      	b.n	8008f8a <_raise_r+0x12>

08008fc8 <raise>:
 8008fc8:	4b02      	ldr	r3, [pc, #8]	@ (8008fd4 <raise+0xc>)
 8008fca:	4601      	mov	r1, r0
 8008fcc:	6818      	ldr	r0, [r3, #0]
 8008fce:	f7ff bfd3 	b.w	8008f78 <_raise_r>
 8008fd2:	bf00      	nop
 8008fd4:	200000dc 	.word	0x200000dc

08008fd8 <_kill_r>:
 8008fd8:	b538      	push	{r3, r4, r5, lr}
 8008fda:	4d07      	ldr	r5, [pc, #28]	@ (8008ff8 <_kill_r+0x20>)
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4604      	mov	r4, r0
 8008fe0:	4608      	mov	r0, r1
 8008fe2:	4611      	mov	r1, r2
 8008fe4:	602b      	str	r3, [r5, #0]
 8008fe6:	f7f7 fedf 	bl	8000da8 <_kill>
 8008fea:	1c43      	adds	r3, r0, #1
 8008fec:	d102      	bne.n	8008ff4 <_kill_r+0x1c>
 8008fee:	682b      	ldr	r3, [r5, #0]
 8008ff0:	b103      	cbz	r3, 8008ff4 <_kill_r+0x1c>
 8008ff2:	6023      	str	r3, [r4, #0]
 8008ff4:	bd38      	pop	{r3, r4, r5, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20000630 	.word	0x20000630

08008ffc <_getpid_r>:
 8008ffc:	f7f7 becc 	b.w	8000d98 <_getpid>

08009000 <_malloc_usable_size_r>:
 8009000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009004:	1f18      	subs	r0, r3, #4
 8009006:	2b00      	cmp	r3, #0
 8009008:	bfbc      	itt	lt
 800900a:	580b      	ldrlt	r3, [r1, r0]
 800900c:	18c0      	addlt	r0, r0, r3
 800900e:	4770      	bx	lr

08009010 <__swhatbuf_r>:
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	460c      	mov	r4, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	2900      	cmp	r1, #0
 800901a:	b096      	sub	sp, #88	@ 0x58
 800901c:	4615      	mov	r5, r2
 800901e:	461e      	mov	r6, r3
 8009020:	da0d      	bge.n	800903e <__swhatbuf_r+0x2e>
 8009022:	89a3      	ldrh	r3, [r4, #12]
 8009024:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009028:	f04f 0100 	mov.w	r1, #0
 800902c:	bf14      	ite	ne
 800902e:	2340      	movne	r3, #64	@ 0x40
 8009030:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009034:	2000      	movs	r0, #0
 8009036:	6031      	str	r1, [r6, #0]
 8009038:	602b      	str	r3, [r5, #0]
 800903a:	b016      	add	sp, #88	@ 0x58
 800903c:	bd70      	pop	{r4, r5, r6, pc}
 800903e:	466a      	mov	r2, sp
 8009040:	f000 f848 	bl	80090d4 <_fstat_r>
 8009044:	2800      	cmp	r0, #0
 8009046:	dbec      	blt.n	8009022 <__swhatbuf_r+0x12>
 8009048:	9901      	ldr	r1, [sp, #4]
 800904a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800904e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009052:	4259      	negs	r1, r3
 8009054:	4159      	adcs	r1, r3
 8009056:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800905a:	e7eb      	b.n	8009034 <__swhatbuf_r+0x24>

0800905c <__smakebuf_r>:
 800905c:	898b      	ldrh	r3, [r1, #12]
 800905e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009060:	079d      	lsls	r5, r3, #30
 8009062:	4606      	mov	r6, r0
 8009064:	460c      	mov	r4, r1
 8009066:	d507      	bpl.n	8009078 <__smakebuf_r+0x1c>
 8009068:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800906c:	6023      	str	r3, [r4, #0]
 800906e:	6123      	str	r3, [r4, #16]
 8009070:	2301      	movs	r3, #1
 8009072:	6163      	str	r3, [r4, #20]
 8009074:	b003      	add	sp, #12
 8009076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009078:	ab01      	add	r3, sp, #4
 800907a:	466a      	mov	r2, sp
 800907c:	f7ff ffc8 	bl	8009010 <__swhatbuf_r>
 8009080:	9f00      	ldr	r7, [sp, #0]
 8009082:	4605      	mov	r5, r0
 8009084:	4639      	mov	r1, r7
 8009086:	4630      	mov	r0, r6
 8009088:	f7ff f904 	bl	8008294 <_malloc_r>
 800908c:	b948      	cbnz	r0, 80090a2 <__smakebuf_r+0x46>
 800908e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009092:	059a      	lsls	r2, r3, #22
 8009094:	d4ee      	bmi.n	8009074 <__smakebuf_r+0x18>
 8009096:	f023 0303 	bic.w	r3, r3, #3
 800909a:	f043 0302 	orr.w	r3, r3, #2
 800909e:	81a3      	strh	r3, [r4, #12]
 80090a0:	e7e2      	b.n	8009068 <__smakebuf_r+0xc>
 80090a2:	89a3      	ldrh	r3, [r4, #12]
 80090a4:	6020      	str	r0, [r4, #0]
 80090a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090aa:	81a3      	strh	r3, [r4, #12]
 80090ac:	9b01      	ldr	r3, [sp, #4]
 80090ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090b2:	b15b      	cbz	r3, 80090cc <__smakebuf_r+0x70>
 80090b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090b8:	4630      	mov	r0, r6
 80090ba:	f000 f81d 	bl	80090f8 <_isatty_r>
 80090be:	b128      	cbz	r0, 80090cc <__smakebuf_r+0x70>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f023 0303 	bic.w	r3, r3, #3
 80090c6:	f043 0301 	orr.w	r3, r3, #1
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	89a3      	ldrh	r3, [r4, #12]
 80090ce:	431d      	orrs	r5, r3
 80090d0:	81a5      	strh	r5, [r4, #12]
 80090d2:	e7cf      	b.n	8009074 <__smakebuf_r+0x18>

080090d4 <_fstat_r>:
 80090d4:	b538      	push	{r3, r4, r5, lr}
 80090d6:	4d07      	ldr	r5, [pc, #28]	@ (80090f4 <_fstat_r+0x20>)
 80090d8:	2300      	movs	r3, #0
 80090da:	4604      	mov	r4, r0
 80090dc:	4608      	mov	r0, r1
 80090de:	4611      	mov	r1, r2
 80090e0:	602b      	str	r3, [r5, #0]
 80090e2:	f7f7 fec1 	bl	8000e68 <_fstat>
 80090e6:	1c43      	adds	r3, r0, #1
 80090e8:	d102      	bne.n	80090f0 <_fstat_r+0x1c>
 80090ea:	682b      	ldr	r3, [r5, #0]
 80090ec:	b103      	cbz	r3, 80090f0 <_fstat_r+0x1c>
 80090ee:	6023      	str	r3, [r4, #0]
 80090f0:	bd38      	pop	{r3, r4, r5, pc}
 80090f2:	bf00      	nop
 80090f4:	20000630 	.word	0x20000630

080090f8 <_isatty_r>:
 80090f8:	b538      	push	{r3, r4, r5, lr}
 80090fa:	4d06      	ldr	r5, [pc, #24]	@ (8009114 <_isatty_r+0x1c>)
 80090fc:	2300      	movs	r3, #0
 80090fe:	4604      	mov	r4, r0
 8009100:	4608      	mov	r0, r1
 8009102:	602b      	str	r3, [r5, #0]
 8009104:	f7f7 fec0 	bl	8000e88 <_isatty>
 8009108:	1c43      	adds	r3, r0, #1
 800910a:	d102      	bne.n	8009112 <_isatty_r+0x1a>
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	b103      	cbz	r3, 8009112 <_isatty_r+0x1a>
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	bd38      	pop	{r3, r4, r5, pc}
 8009114:	20000630 	.word	0x20000630

08009118 <_init>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	bf00      	nop
 800911c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800911e:	bc08      	pop	{r3}
 8009120:	469e      	mov	lr, r3
 8009122:	4770      	bx	lr

08009124 <_fini>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	bf00      	nop
 8009128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912a:	bc08      	pop	{r3}
 800912c:	469e      	mov	lr, r3
 800912e:	4770      	bx	lr
