{
  "module_name": "src4xxx.h",
  "hash_id": "d861ff5357a985376ccf09ef92dbcbbce41ec545a76ee740cb1d26a2ab4429c1",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/src4xxx.h",
  "human_readable_source": "\n\n\n\n\n\n\n#ifndef __SRC4XXX_H__\n#define __SRC4XXX_H__\n\n#define SRC4XXX_RES_00 0x00\n#define SRC4XXX_PWR_RST_01 0x01\n#define SRC4XXX_RESET 0x80\n#define SRC4XXX_POWER_DOWN 0x00\n#define SRC4XXX_POWER_ENABLE 0x20\n#define SRC4XXX_ENABLE_SRC 0x1\n#define SRC4XXX_ENABLE_SRC_SHIFT 0\n#define SRC4XXX_ENABLE_DIR 0x2\n#define SRC4XXX_ENABLE_DIR_SHIFT 1\n#define SRC4XXX_ENABLE_DIT 0x4\n#define SRC4XXX_ENABLE_DIT_SHIFT 2\n#define SRC4XXX_ENABLE_PORT_B 0x8\n#define SRC4XXX_ENABLE_PORT_B_SHIFT 3\n#define SRC4XXX_ENABLE_PORT_A 0x10\n#define SRC4XXX_ENABLE_PORT_A_SHIFT 4\n\n#define SRC4XXX_PORTA_CTL_03 0x03\n#define SRC4XXX_BUS_MASTER 0x8\n#define SRC4XXX_BUS_LEFT_J 0x0\n#define SRC4XXX_BUS_I2S 0x1\n#define SRC4XXX_BUS_RIGHT_J_16 0x4\n#define SRC4XXX_BUS_RIGHT_J_18 0x5\n#define SRC4XXX_BUS_RIGHT_J_20 0x6\n#define SRC4XXX_BUS_RIGHT_J_24 0x7\n#define SRC4XXX_BUS_FMT_MS_MASK 0xf\n\n#define SRC4XXX_PORTA_CTL_04 0x04\n#define SRC4XXX_MCLK_DIV_MASK 0x3\n\n#define SRC4XXX_BUS_FMT(id) (SRC4XXX_PORTA_CTL_03+2*id)\n#define SRC4XXX_BUS_CLK(id) (SRC4XXX_PORTA_CTL_04+2*id)\n\n#define SRC4XXX_PORTB_CTL_05 0x05\n#define SRC4XXX_PORTB_CTL_06 0x06\n\n#define SRC4XXX_TX_CTL_07 0x07\n#define SRC4XXX_TX_MCLK_DIV_MASK 0x60\n#define SRC4XXX_TX_MCLK_DIV_SHIFT 5\n\n#define SRC4XXX_TX_CTL_08 0x08\n#define SRC4XXX_TX_CTL_09 0x09\n#define SRC4XXX_SRC_DIT_IRQ_MSK_0B 0x0B\n#define SRC4XXX_SRC_BTI_EN 0x01\n#define SRC4XXX_SRC_TSLIP_EN 0x02\n#define SRC4XXX_SRC_DIT_IRQ_MODE_0C 0x0C\n#define SRC4XXX_RCV_CTL_0D 0x0D\n#define SRC4XXX_RXCLK_RXCKI 0x0\n#define SRC4XXX_RXCLK_MCLK 0x8\n#define SRC4XXX_RCV_CTL_0E 0x0E\n#define SRC4XXX_REC_MCLK_EN 0x1\n#define SRC4XXX_PLL2_DIV_0 (0x0<<1)\n#define SRC4XXX_PLL2_DIV_2 (0x1<<1)\n#define SRC4XXX_PLL2_DIV_4 (0x2<<1)\n#define SRC4XXX_PLL2_DIV_8 (0x3<<1)\n#define SRC4XXX_PLL2_LOL 0x8\n#define SRC4XXX_RCV_PLL_0F 0x0F\n#define SRC4XXX_RCV_PLL_10 0x10\n#define SRC4XXX_RCV_PLL_11 0x11\n#define SRC4XXX_RVC_IRQ_MSK_16 0x16\n#define SRC4XXX_RVC_IRQ_MSK_17 0x17\n#define SRC4XXX_RVC_IRQ_MODE_18 0x18\n#define SRC4XXX_RVC_IRQ_MODE_19 0x19\n#define SRC4XXX_RVC_IRQ_MODE_1A 0x1A\n#define SRC4XXX_GPIO_1_1B 0x1B\n#define SRC4XXX_GPIO_2_1C 0x1C\n#define SRC4XXX_GPIO_3_1D 0x1D\n#define SRC4XXX_GPIO_4_1E 0x1E\n#define SRC4XXX_SCR_CTL_2D 0x2D\n#define SRC4XXX_SCR_CTL_2E 0x2E\n#define SRC4XXX_SCR_CTL_2F 0x2F\n#define SRC4XXX_SCR_CTL_30 0x30\n#define SRC4XXX_SCR_CTL_31 0x31\n#define SRC4XXX_PAGE_SEL_7F 0x7F\n\n\n#define SRC4XXX_GLOBAL_ITR_STS_02 0x02\n#define SRC4XXX_SRC_DIT_STS_0A 0x0A\n#define SRC4XXX_NON_AUDIO_D_12 0x12\n#define SRC4XXX_RVC_STS_13 0x13\n#define SRC4XXX_RVC_STS_14 0x14\n#define SRC4XXX_RVC_STS_15 0x15\n#define SRC4XXX_SUB_CODE_1F 0x1F\n#define SRC4XXX_SUB_CODE_20 0x20\n#define SRC4XXX_SUB_CODE_21 0x21\n#define SRC4XXX_SUB_CODE_22 0x22\n#define SRC4XXX_SUB_CODE_23 0x23\n#define SRC4XXX_SUB_CODE_24 0x24\n#define SRC4XXX_SUB_CODE_25 0x25\n#define SRC4XXX_SUB_CODE_26 0x26\n#define SRC4XXX_SUB_CODE_27 0x27\n#define SRC4XXX_SUB_CODE_28 0x28\n#define SRC4XXX_PC_PREAMBLE_HI_29 0x29\n#define SRC4XXX_PC_PREAMBLE_LO_2A 0x2A\n#define SRC4XXX_PD_PREAMBLE_HI_2B 0x2B\n#define SRC4XXX_PC_PREAMBLE_LO_2C 0x2C\n#define SRC4XXX_IO_RATIO_32 0x32\n#define SRC4XXX_IO_RATIO_33 0x33\n\nint src4xxx_probe(struct device *dev, struct regmap *regmap,\n\t\tvoid (*switch_mode)(struct device *dev));\nextern const struct regmap_config src4xxx_regmap_config;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}