#ifndef __CONSTANT_H__
#define __CONSTANT_H__

const char *naive_hsaco_files[] = {
  "./assembly/naive_gemm_kernel_96_32_6_4.co",
  "./assembly/naive_gemm_kernel_64_64_4_4.co",
  "./assembly/naive_gemm_kernel_MT128x064x08_TT08_04_STT04_04_WG16_16_01.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT02_06_WG16_16_01_HALF_A_HALF_B.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT02_06_04_06_WG16_16_01_HALF_A_HALF_B.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B_ver2.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B_ver3.co",
  "./assembly/test_main_loop.co",
  "./assembly/test_dual.co",
  "./assembly/naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_NN.co"
};

const char *naive_kernels[] = {
  "Cijk_Ailk_Bjlk_DB_MT096x032x08_K1_NLCA03_NLCB01_TT06_04_USFGRO0_WG16_08_01",
  "Cijk_Ailk_Bjlk_DB_MT064x064x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_16_01",
  "naive_gemm_kernel_MT128x064x08_TT08_04_STT04_04_WG16_16_01",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT02_06_WG16_16_01_HALF_A_HALF_B",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT02_06_04_06_WG16_16_01_HALF_A_HALF_B",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B_ver2",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_HALF_A_HALF_B",
  "test_main_loop",
  "test_dual",
  "naive_gemm_kernel_MT096x096x08_TT06_06_STT03_06_WG16_16_01_NN"
};

const int naive_kernel_parameters[][3] = {
  {96,  32, 128},
  {64,  64, 256},
  {128, 64, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256},
  {96,  96, 256}
};

const char *hsaco_files[] = { 
  "./assembly/Cijk_Ailk_Bjlk_DB_MT032x064x04_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG08_16_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT032x064x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG08_16_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT032x096x08_K1_NLCA01_NLCB03_TT04_06_USFGRO0_WG08_16_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x032x04_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_08_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x032x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_08_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x04_K1_NLCA01_NLCB01_TT04_04_USFGRO01_WG16_16_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_16_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT096x032x08_K1_NLCA03_NLCB01_TT06_04_USFGRO0_WG16_08_01.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT032x096x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB03_PGR1_PLR1_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG08_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x032x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_08_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x04_AF0EM01_AF1EM01_AMAS01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x08_AF0EM01_AF1EM01_AMAS01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO0_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT096x032x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA03_NLCB01_PGR1_PLR1_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_08_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x04_APM01_AF0EM01_AF1EM01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x064x08_APM01_AF0EM01_AF1EM01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO0_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x096x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT064x096x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT096x064x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT096x064x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT128x064x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT08_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT128x064x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT08_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08.co",
  "./assembly/Cijk_Ailk_Bjlk_DB_MT192x096x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT06_06_USFGRO0_VAW01_VW02_WG32_16_01_WGM08.co"
};

const char *kernels[] = {
  "Cijk_Ailk_Bjlk_DB_MT032x064x04_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG08_16_01",
  "Cijk_Ailk_Bjlk_DB_MT032x064x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG08_16_01",
  "Cijk_Ailk_Bjlk_DB_MT032x096x08_K1_NLCA01_NLCB03_TT04_06_USFGRO0_WG08_16_01",
  "Cijk_Ailk_Bjlk_DB_MT064x032x04_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_08_01",

  "Cijk_Ailk_Bjlk_DB_MT064x032x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_08_01",
  "Cijk_Ailk_Bjlk_DB_MT064x064x04_K1_NLCA01_NLCB01_TT04_04_USFGRO01_WG16_16_01",
  "Cijk_Ailk_Bjlk_DB_MT064x064x08_K1_NLCA01_NLCB01_TT04_04_USFGRO0_WG16_16_01",
  "Cijk_Ailk_Bjlk_DB_MT096x032x08_K1_NLCA03_NLCB01_TT06_04_USFGRO0_WG16_08_01",

  "Cijk_Ailk_Bjlk_DB_MT032x096x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB03_PGR1_PLR1_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG08_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x032x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_08_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x064x04_AF0EM01_AF1EM01_AMAS01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x064x08_AF0EM01_AF1EM01_AMAS01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO0_VAW01_VW02_WG16_16_01_WGM08",

  "Cijk_Ailk_Bjlk_DB_MT064x064x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT096x032x08_AF0EM02_AF1EM02_AMAS01_ASEM02_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_K1_KLA_LPA00_LPB00_MGWVW01_NLCA03_NLCB01_PGR1_PLR1_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_08_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x064x04_APM01_AF0EM01_AF1EM01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x064x08_APM01_AF0EM01_AF1EM01_ASEM01_BL1_DTL0_EPS1_FL00_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_04_USFGRO0_VAW01_VW02_WG16_16_01_WGM08",
  
  "Cijk_Ailk_Bjlk_DB_MT064x096x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT064x096x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT04_06_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT096x064x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT096x064x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT06_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",

  "Cijk_Ailk_Bjlk_DB_MT128x064x04_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR1_SNLL1_TT08_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT128x064x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT08_04_USFGRO01_VAW01_VW02_WG16_16_01_WGM08",
  "Cijk_Ailk_Bjlk_DB_MT192x096x08_APM01_AF0EM02_AF1EM02_ASEM02_BL1_DTL0_EPS1_FL1_GRVW02_GSU01_ISA906_IU01_K1_KLA_LPA00_LPB00_LDL01_MGWVW01_NLCA01_NLCB01_PGR1_PLR0_SNLL1_TT06_06_USFGRO0_VAW01_VW02_WG32_16_01_WGM08"
};

const int kernel_parameters[][3] = {
  {32, 64, 128},
  {32, 64, 128},
  {32, 96, 128},
  {64, 32, 128},

  {64, 32, 128},
  {64, 64, 256},
  {64, 64, 256},
  {96, 32, 128},

  {32, 96, 128},
  {64, 32, 128},
  {64, 64, 256},
  {64, 64, 256},

  {64, 64, 256},
  {96, 32, 128},
  {64, 64, 256},
  {64, 64, 256},

  {64, 96, 256},
  {64, 96, 256},
  {96, 64, 256},
  {96, 64, 256},

  {128, 64, 256},
  {128, 64, 256},
  {192, 96, 512}
};
#endif
