Simulator report for lab5
Mon Nov 04 20:34:03 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 272 nodes    ;
; Simulation Coverage         ;      61.64 % ;
; Total Number of Transitions ; 7402         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      61.64 % ;
; Total nodes checked                                 ; 272          ;
; Total output ports checked                          ; 292          ;
; Total output ports with complete 1/0-value coverage ; 180          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 77           ;
; Total output ports with no 0-value coverage         ; 35           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab5|req1                                                                                                             ; |lab5|req1                                                                                                               ; pin_out          ;
; |lab5|clk                                                                                                              ; |lab5|clk                                                                                                                ; out              ;
; |lab5|inst8                                                                                                            ; |lab5|inst8                                                                                                              ; out0             ;
; |lab5|inst7                                                                                                            ; |lab5|inst7                                                                                                              ; out0             ;
; |lab5|busy1                                                                                                            ; |lab5|busy1                                                                                                              ; pin_out          ;
; |lab5|busy3                                                                                                            ; |lab5|busy3                                                                                                              ; pin_out          ;
; |lab5|inst15                                                                                                           ; |lab5|inst15                                                                                                             ; out0             ;
; |lab5|inst17                                                                                                           ; |lab5|inst17                                                                                                             ; out0             ;
; |lab5|busy4                                                                                                            ; |lab5|busy4                                                                                                              ; pin_out          ;
; |lab5|busy2                                                                                                            ; |lab5|busy2                                                                                                              ; pin_out          ;
; |lab5|req2                                                                                                             ; |lab5|req2                                                                                                               ; pin_out          ;
; |lab5|req3                                                                                                             ; |lab5|req3                                                                                                               ; pin_out          ;
; |lab5|req4                                                                                                             ; |lab5|req4                                                                                                               ; pin_out          ;
; |lab5|gr1                                                                                                              ; |lab5|gr1                                                                                                                ; pin_out          ;
; |lab5|gr2                                                                                                              ; |lab5|gr2                                                                                                                ; pin_out          ;
; |lab5|gr3                                                                                                              ; |lab5|gr3                                                                                                                ; pin_out          ;
; |lab5|gr4                                                                                                              ; |lab5|gr4                                                                                                                ; pin_out          ;
; |lab5|address[2]                                                                                                       ; |lab5|address[2]                                                                                                         ; pin_out          ;
; |lab5|address[1]                                                                                                       ; |lab5|address[1]                                                                                                         ; pin_out          ;
; |lab5|address[0]                                                                                                       ; |lab5|address[0]                                                                                                         ; pin_out          ;
; |lab5|gdfx_temp1[2]                                                                                                    ; |lab5|gdfx_temp1[2]                                                                                                      ; out0             ;
; |lab5|gdfx_temp1[1]                                                                                                    ; |lab5|gdfx_temp1[1]                                                                                                      ; out0             ;
; |lab5|gdfx_temp1[0]                                                                                                    ; |lab5|gdfx_temp1[0]                                                                                                      ; out0             ;
; |lab5|data[6]                                                                                                          ; |lab5|data[6]                                                                                                            ; pin_out          ;
; |lab5|data[5]                                                                                                          ; |lab5|data[5]                                                                                                            ; pin_out          ;
; |lab5|data[4]                                                                                                          ; |lab5|data[4]                                                                                                            ; pin_out          ;
; |lab5|data[2]                                                                                                          ; |lab5|data[2]                                                                                                            ; pin_out          ;
; |lab5|data[1]                                                                                                          ; |lab5|data[1]                                                                                                            ; pin_out          ;
; |lab5|data[0]                                                                                                          ; |lab5|data[0]                                                                                                            ; pin_out          ;
; |lab5|gdfx_temp0[6]                                                                                                    ; |lab5|gdfx_temp0[6]                                                                                                      ; out0             ;
; |lab5|gdfx_temp0[5]                                                                                                    ; |lab5|gdfx_temp0[5]                                                                                                      ; out0             ;
; |lab5|gdfx_temp0[4]                                                                                                    ; |lab5|gdfx_temp0[4]                                                                                                      ; out0             ;
; |lab5|gdfx_temp0[2]                                                                                                    ; |lab5|gdfx_temp0[2]                                                                                                      ; out0             ;
; |lab5|gdfx_temp0[1]                                                                                                    ; |lab5|gdfx_temp0[1]                                                                                                      ; out0             ;
; |lab5|gdfx_temp0[0]                                                                                                    ; |lab5|gdfx_temp0[0]                                                                                                      ; out0             ;
; |lab5|inst16                                                                                                           ; |lab5|inst16                                                                                                             ; out0             ;
; |lab5|slave:S4|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]        ; |lab5|slave:S4|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab5|slave:S4|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]               ; |lab5|slave:S4|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                 ; out0             ;
; |lab5|slave:S3|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]        ; |lab5|slave:S3|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab5|slave:S3|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]               ; |lab5|slave:S3|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                 ; out0             ;
; |lab5|slave:S2|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]        ; |lab5|slave:S2|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab5|slave:S2|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]               ; |lab5|slave:S2|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                 ; out0             ;
; |lab5|slave:S1|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]        ; |lab5|slave:S1|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]          ; out0             ;
; |lab5|slave:S1|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]               ; |lab5|slave:S1|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|data_wire[0]                 ; out0             ;
; |lab5|master:inst13|inst8                                                                                              ; |lab5|master:inst13|inst8                                                                                                ; regout           ;
; |lab5|master:inst13|inst9                                                                                              ; |lab5|master:inst13|inst9                                                                                                ; out0             ;
; |lab5|master:inst13|inst4                                                                                              ; |lab5|master:inst13|inst4                                                                                                ; out0             ;
; |lab5|master:inst13|inst16                                                                                             ; |lab5|master:inst13|inst16                                                                                               ; out0             ;
; |lab5|master:inst13|inst12                                                                                             ; |lab5|master:inst13|inst12                                                                                               ; regout           ;
; |lab5|master:inst13|inst10                                                                                             ; |lab5|master:inst13|inst10                                                                                               ; regout           ;
; |lab5|master:inst13|inst11                                                                                             ; |lab5|master:inst13|inst11                                                                                               ; out0             ;
; |lab5|master:inst13|inst13                                                                                             ; |lab5|master:inst13|inst13                                                                                               ; out0             ;
; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1     ; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]   ; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; regout           ;
; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]   ; |lab5|master:inst13|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; regout           ;
; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]          ; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]            ; out0             ;
; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]          ; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]            ; out0             ;
; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]          ; |lab5|master:inst13|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4    ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[4]  ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4]               ; regout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[3]  ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3]               ; regout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst13|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0 ; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]   ; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]          ; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]            ; out0             ;
; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]          ; |lab5|master:inst13|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]            ; out0             ;
; |lab5|master:inst11|inst8                                                                                              ; |lab5|master:inst11|inst8                                                                                                ; regout           ;
; |lab5|master:inst11|inst9                                                                                              ; |lab5|master:inst11|inst9                                                                                                ; out0             ;
; |lab5|master:inst11|inst4                                                                                              ; |lab5|master:inst11|inst4                                                                                                ; out0             ;
; |lab5|master:inst11|inst16                                                                                             ; |lab5|master:inst11|inst16                                                                                               ; out0             ;
; |lab5|master:inst11|inst12                                                                                             ; |lab5|master:inst11|inst12                                                                                               ; regout           ;
; |lab5|master:inst11|inst10                                                                                             ; |lab5|master:inst11|inst10                                                                                               ; regout           ;
; |lab5|master:inst11|inst11                                                                                             ; |lab5|master:inst11|inst11                                                                                               ; out0             ;
; |lab5|master:inst11|inst13                                                                                             ; |lab5|master:inst11|inst13                                                                                               ; out0             ;
; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1     ; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]   ; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; regout           ;
; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]   ; |lab5|master:inst11|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; regout           ;
; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]          ; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]            ; out0             ;
; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]          ; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]            ; out0             ;
; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]          ; |lab5|master:inst11|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4    ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[4]  ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4]               ; regout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[3]  ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3]               ; regout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst11|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0 ; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]   ; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]          ; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]            ; out0             ;
; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]          ; |lab5|master:inst11|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]            ; out0             ;
; |lab5|master:inst12|inst8                                                                                              ; |lab5|master:inst12|inst8                                                                                                ; regout           ;
; |lab5|master:inst12|inst9                                                                                              ; |lab5|master:inst12|inst9                                                                                                ; out0             ;
; |lab5|master:inst12|inst4                                                                                              ; |lab5|master:inst12|inst4                                                                                                ; out0             ;
; |lab5|master:inst12|inst16                                                                                             ; |lab5|master:inst12|inst16                                                                                               ; out0             ;
; |lab5|master:inst12|inst12                                                                                             ; |lab5|master:inst12|inst12                                                                                               ; regout           ;
; |lab5|master:inst12|inst10                                                                                             ; |lab5|master:inst12|inst10                                                                                               ; regout           ;
; |lab5|master:inst12|inst11                                                                                             ; |lab5|master:inst12|inst11                                                                                               ; out0             ;
; |lab5|master:inst12|inst13                                                                                             ; |lab5|master:inst12|inst13                                                                                               ; out0             ;
; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1     ; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]   ; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; regout           ;
; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]   ; |lab5|master:inst12|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; regout           ;
; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]          ; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]            ; out0             ;
; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]          ; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]            ; out0             ;
; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]          ; |lab5|master:inst12|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4    ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[4]  ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4]               ; regout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[3]  ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3]               ; regout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst12|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0 ; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]   ; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]          ; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]            ; out0             ;
; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]          ; |lab5|master:inst12|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]            ; out0             ;
; |lab5|master:inst10|inst8                                                                                              ; |lab5|master:inst10|inst8                                                                                                ; regout           ;
; |lab5|master:inst10|inst9                                                                                              ; |lab5|master:inst10|inst9                                                                                                ; out0             ;
; |lab5|master:inst10|inst4                                                                                              ; |lab5|master:inst10|inst4                                                                                                ; out0             ;
; |lab5|master:inst10|inst16                                                                                             ; |lab5|master:inst10|inst16                                                                                               ; out0             ;
; |lab5|master:inst10|inst12                                                                                             ; |lab5|master:inst10|inst12                                                                                               ; regout           ;
; |lab5|master:inst10|inst10                                                                                             ; |lab5|master:inst10|inst10                                                                                               ; regout           ;
; |lab5|master:inst10|inst11                                                                                             ; |lab5|master:inst10|inst11                                                                                               ; out0             ;
; |lab5|master:inst10|inst13                                                                                             ; |lab5|master:inst10|inst13                                                                                               ; out0             ;
; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0       ; sumout           ;
; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0     ; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1     ; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1       ; sumout           ;
; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]   ; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                ; regout           ;
; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]   ; |lab5|master:inst10|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                ; regout           ;
; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]          ; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]            ; out0             ;
; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]          ; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]            ; out0             ;
; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]          ; |lab5|master:inst10|lpm_decode1:inst5|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4    ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[4]  ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4]               ; regout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[3]  ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3]               ; regout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst10|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0 ; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]~0   ; out0             ;
; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]   ; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|aneb_result_wire[0]     ; out0             ;
; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]          ; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[1]            ; out0             ;
; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]          ; |lab5|master:inst10|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_cig:auto_generated|data_wire[0]            ; out0             ;
+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |lab5|data[7]                                                                 ; |lab5|data[7]                                                                 ; pin_out          ;
; |lab5|data[3]                                                                 ; |lab5|data[3]                                                                 ; pin_out          ;
; |lab5|gdfx_temp0[7]                                                           ; |lab5|gdfx_temp0[7]                                                           ; out0             ;
; |lab5|gdfx_temp0[3]                                                           ; |lab5|gdfx_temp0[3]                                                           ; out0             ;
; |lab5|slave1[7]                                                               ; |lab5|slave1[7]                                                               ; pin_out          ;
; |lab5|slave1[6]                                                               ; |lab5|slave1[6]                                                               ; pin_out          ;
; |lab5|slave1[5]                                                               ; |lab5|slave1[5]                                                               ; pin_out          ;
; |lab5|slave1[3]                                                               ; |lab5|slave1[3]                                                               ; pin_out          ;
; |lab5|slave1[2]                                                               ; |lab5|slave1[2]                                                               ; pin_out          ;
; |lab5|slave1[1]                                                               ; |lab5|slave1[1]                                                               ; pin_out          ;
; |lab5|slave2[7]                                                               ; |lab5|slave2[7]                                                               ; pin_out          ;
; |lab5|slave2[6]                                                               ; |lab5|slave2[6]                                                               ; pin_out          ;
; |lab5|slave2[4]                                                               ; |lab5|slave2[4]                                                               ; pin_out          ;
; |lab5|slave2[3]                                                               ; |lab5|slave2[3]                                                               ; pin_out          ;
; |lab5|slave2[2]                                                               ; |lab5|slave2[2]                                                               ; pin_out          ;
; |lab5|slave2[0]                                                               ; |lab5|slave2[0]                                                               ; pin_out          ;
; |lab5|slave3[7]                                                               ; |lab5|slave3[7]                                                               ; pin_out          ;
; |lab5|slave3[6]                                                               ; |lab5|slave3[6]                                                               ; pin_out          ;
; |lab5|slave3[3]                                                               ; |lab5|slave3[3]                                                               ; pin_out          ;
; |lab5|slave3[2]                                                               ; |lab5|slave3[2]                                                               ; pin_out          ;
; |lab5|slave4[7]                                                               ; |lab5|slave4[7]                                                               ; pin_out          ;
; |lab5|slave4[5]                                                               ; |lab5|slave4[5]                                                               ; pin_out          ;
; |lab5|slave4[4]                                                               ; |lab5|slave4[4]                                                               ; pin_out          ;
; |lab5|slave4[3]                                                               ; |lab5|slave4[3]                                                               ; pin_out          ;
; |lab5|slave4[1]                                                               ; |lab5|slave4[1]                                                               ; pin_out          ;
; |lab5|slave4[0]                                                               ; |lab5|slave4[0]                                                               ; pin_out          ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[7]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[3]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |lab5|slave1[4]                                                               ; |lab5|slave1[4]                                                               ; pin_out          ;
; |lab5|slave1[0]                                                               ; |lab5|slave1[0]                                                               ; pin_out          ;
; |lab5|slave2[5]                                                               ; |lab5|slave2[5]                                                               ; pin_out          ;
; |lab5|slave2[1]                                                               ; |lab5|slave2[1]                                                               ; pin_out          ;
; |lab5|slave3[5]                                                               ; |lab5|slave3[5]                                                               ; pin_out          ;
; |lab5|slave3[4]                                                               ; |lab5|slave3[4]                                                               ; pin_out          ;
; |lab5|slave3[1]                                                               ; |lab5|slave3[1]                                                               ; pin_out          ;
; |lab5|slave3[0]                                                               ; |lab5|slave3[0]                                                               ; pin_out          ;
; |lab5|slave4[6]                                                               ; |lab5|slave4[6]                                                               ; pin_out          ;
; |lab5|slave4[2]                                                               ; |lab5|slave4[2]                                                               ; pin_out          ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[6]       ; out              ;
; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; |lab5|slave:S4|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[2]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; out              ;
; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; |lab5|slave:S3|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[5]       ; out              ;
; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; |lab5|slave:S2|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[1]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[4]       ; out              ;
; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; |lab5|slave:S1|lpm_bustri3:inst|lpm_bustri:lpm_bustri_component|dout[0]       ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst13|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst13|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst11|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst11|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst12|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst12|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst10|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst10|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 04 20:34:03 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info: Using vector source file "D:/Sem5/SIFO/labs/lab5/lab5.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab5.vwf called lab5.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|lab5|master:inst10|inst8"
Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register "|lab5|master:inst10|inst10"
Warning: Found clock-sensitive change during active clock edge at time 35.0 ns on register "|lab5|master:inst13|inst8"
Warning: Found clock-sensitive change during active clock edge at time 35.0 ns on register "|lab5|master:inst12|inst8"
Warning: Found clock-sensitive change during active clock edge at time 55.0 ns on register "|lab5|master:inst12|inst10"
Warning: Found clock-sensitive change during active clock edge at time 75.0 ns on register "|lab5|master:inst11|inst8"
Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register "|lab5|master:inst11|inst10"
Warning: Found clock-sensitive change during active clock edge at time 115.0 ns on register "|lab5|master:inst13|inst10"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      61.64 %
Info: Number of transitions in simulation is 7402
Info: Vector file lab5.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 150 megabytes
    Info: Processing ended: Mon Nov 04 20:34:03 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


