./obj_dir/Voutput_terminal 2000
Connection established...
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 0
[       0] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_00_00_00_00_(0'd0)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 0
[       1] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_00_00_10_11_(0'd11)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 1
[       2] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_00_00_10_11_(0'd11)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 2
[       3] Ref / DUT ===> FAIL
[outVld  ]	(0 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_00_00_10_11_(0'd11)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 3
[       4] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 11_11_11_11_01_00_(0'd-4084)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 4
[       5] Ref / DUT ===> FAIL
[outVld  ]	(0 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 11_11_11_11_01_00_(0'd-4084)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 5
[       6] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_10_00_11_00_(0'd140)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 6
[       7] Ref / DUT ===> FAIL
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_00_00_00_(0'd0)
[MPW] 00_00_10_00_11_00_(0'd140)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 7
[       8] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 8
[       9] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 9
[      10] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 10
[      11] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 11
[      12] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 12
[      13] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 13
[      14] Ref / DUT ===> FAIL
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_00_11_00_(0'd-3212)
[MPW] 00_11_01_11_01_00_(0'd884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      15] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      16] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      17] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      18] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      19] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      20] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      21] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_00_00_01_(0'd-3393)
[MPW] 11_01_01_00_00_01_(0'd-3393)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      22] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      23] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      24] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      25] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      26] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      27] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      28] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      29] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      30] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      31] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      32] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      33] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      34] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      35] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_01_10_11_(0'd-3611)
[MPW] 11_10_00_01_10_11_(0'd-3611)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      36] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      37] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      38] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      39] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      40] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      41] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      42] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_10_10_01_(0'd-2857)
[MPW] 10_11_00_10_10_01_(0'd-2857)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      43] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      44] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      45] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      46] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      47] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      48] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      49] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_00_11_11_(0'd591)
[MPW] 00_10_01_00_11_11_(0'd591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      50] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      51] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      52] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      53] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      54] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      55] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      56] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      57] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      58] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      59] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      60] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      61] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      62] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      63] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_01_00_10_(0'd658)
[MPW] 00_10_10_01_00_10_(0'd658)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      64] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      65] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      66] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      67] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      68] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      69] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      70] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      71] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      72] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      73] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      74] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      75] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      76] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      77] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      78] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      79] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      80] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      81] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      82] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      83] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      84] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_00_11_01_(0'd-2317)
[MPW] 10_01_00_00_11_01_(0'd-2317)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      85] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      86] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      87] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      88] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      89] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      90] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      91] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_01_11_(0'd1591)
[MPW] 01_10_00_11_01_11_(0'd1591)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      92] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      93] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      94] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      95] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      96] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      97] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[      98] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_00_10_01_(0'd-3849)
[MPW] 11_11_00_00_10_01_(0'd-3849)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[      99] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     105] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_01_00_(0'd1508)
[MPW] 01_01_11_10_01_00_(0'd1508)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     112] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_01_11_(0'd-3175)
[MPW] 11_00_01_10_01_11_(0'd-3175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     119] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_11_01_10_(0'd-2870)
[MPW] 10_11_00_11_01_10_(0'd-2870)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     126] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_10_00_10_(0'd-3746)
[MPW] 11_10_10_10_00_10_(0'd-3746)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     133] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_00_01_01_(0'd1093)
[MPW] 01_00_01_00_01_01_(0'd1093)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     140] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     147] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     154] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_00_01_11_(0'd-3335)
[MPW] 11_01_00_00_01_11_(0'd-3335)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     161] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     168] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_10_00_10_(0'd1122)
[MPW] 01_00_01_10_00_10_(0'd1122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     175] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     182] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     189] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     196] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_01_01_(0'd-3717)
[MPW] 11_10_10_00_01_01_(0'd-3717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     203] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_11_01_11_(0'd-3255)
[MPW] 11_00_10_11_01_11_(0'd-3255)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     210] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_00_01_11_(0'd1223)
[MPW] 01_00_11_00_01_11_(0'd1223)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     217] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_01_01_10_(0'd-3478)
[MPW] 11_01_10_01_01_10_(0'd-3478)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     224] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_01_10_(0'd-2966)
[MPW] 10_11_10_01_01_10_(0'd-2966)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     231] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_10_10_10_(0'd-3306)
[MPW] 11_00_11_10_10_10_(0'd-3306)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     238] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_00_01_00_(0'd-3844)
[MPW] 11_11_00_00_01_00_(0'd-3844)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     245] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_11_10_11_(0'd1083)
[MPW] 01_00_00_11_10_11_(0'd1083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     252] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_11_00_(0'd-2060)
[MPW] 10_00_00_00_11_00_(0'd-2060)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     259] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     266] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_00_10_11_(0'd843)
[MPW] 00_11_01_00_10_11_(0'd843)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     273] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_10_00_11_(0'd-2659)
[MPW] 10_10_01_10_00_11_(0'd-2659)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     280] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_00_(0'd900)
[MPW] 00_11_10_00_01_00_(0'd900)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     287] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_00_00_00_(0'd-3136)
[MPW] 11_00_01_00_00_00_(0'd-3136)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     294] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_10_01_01_(0'd1765)
[MPW] 01_10_11_10_01_01_(0'd1765)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     301] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_10_00_10_(0'd226)
[MPW] 00_00_11_10_00_10_(0'd226)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     308] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     315] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_10_10_10_(0'd-2986)
[MPW] 10_11_10_10_10_10_(0'd-2986)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     322] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_01_01_(0'd1221)
[MPW] 01_00_11_00_01_01_(0'd1221)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     329] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_00_00_10_(0'd-3074)
[MPW] 11_00_00_00_00_10_(0'd-3074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     336] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_01_00_(0'd1940)
[MPW] 01_11_10_01_01_00_(0'd1940)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     343] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_01_10_(0'd-3862)
[MPW] 11_11_00_01_01_10_(0'd-3862)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     350] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_11_10_10_(0'd-2170)
[MPW] 10_00_01_11_10_10_(0'd-2170)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     357] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_01_01_11_(0'd1367)
[MPW] 01_01_01_01_01_11_(0'd1367)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     364] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_10_00_01_(0'd1953)
[MPW] 01_11_10_10_00_01_(0'd1953)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     371] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_11_00_(0'd444)
[MPW] 00_01_10_11_11_00_(0'd444)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     378] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_00_00_(0'd1760)
[MPW] 01_10_11_10_00_00_(0'd1760)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     385] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_11_00_10_(0'd370)
[MPW] 00_01_01_11_00_10_(0'd370)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     392] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_01_10_10_(0'd730)
[MPW] 00_10_11_01_10_10_(0'd730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     399] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_10_(0'd1190)
[MPW] 01_00_10_10_01_10_(0'd1190)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     406] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_01_11_(0'd1351)
[MPW] 01_01_01_00_01_11_(0'd1351)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     413] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_11_00_(0'd-3004)
[MPW] 10_11_10_11_11_00_(0'd-3004)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     420] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_01_01_00_(0'd-3668)
[MPW] 11_10_01_01_01_00_(0'd-3668)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     427] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_00_00_11_(0'd-2371)
[MPW] 10_01_01_00_00_11_(0'd-2371)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     434] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_11_11_10_(0'd-3390)
[MPW] 11_01_00_11_11_10_(0'd-3390)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     441] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     448] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     455] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     462] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     469] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_11_11_(0'd-3391)
[MPW] 11_01_00_11_11_11_(0'd-3391)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     476] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_00_01_(0'd-3809)
[MPW] 11_10_11_10_00_01_(0'd-3809)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     483] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_00_10_10_(0'd1034)
[MPW] 01_00_00_00_10_10_(0'd1034)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     490] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_11_00_10_(0'd178)
[MPW] 00_00_10_11_00_10_(0'd178)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     497] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_10_00_(0'd-3784)
[MPW] 11_10_11_00_10_00_(0'd-3784)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     504] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_01_10_11_(0'd-3547)
[MPW] 11_01_11_01_10_11_(0'd-3547)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     511] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_10_(0'd526)
[MPW] 00_10_00_00_11_10_(0'd526)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     518] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     525] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     532] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_00_10_10_(0'd-2122)
[MPW] 10_00_01_00_10_10_(0'd-2122)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     539] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_00_00_01_(0'd769)
[MPW] 00_11_00_00_00_01_(0'd769)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     546] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_01_00_01_(0'd529)
[MPW] 00_10_00_01_00_01_(0'd529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     553] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     560] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_10_11_01_(0'd-2285)
[MPW] 10_00_11_10_11_01_(0'd-2285)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     567] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_11_00_(0'd-3964)
[MPW] 11_11_01_11_11_00_(0'd-3964)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     574] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_11_11_11_(0'd127)
[MPW] 00_00_01_11_11_11_(0'd127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     581] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     588] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_01_00_00_(0'd1168)
[MPW] 01_00_10_01_00_00_(0'd1168)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     595] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_11_00_00_(0'd-2864)
[MPW] 10_11_00_11_00_00_(0'd-2864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     602] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_00_10_10_(0'd-3466)
[MPW] 11_01_10_00_10_10_(0'd-3466)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     609] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     616] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_10_01_00_(0'd-2340)
[MPW] 10_01_00_10_01_00_(0'd-2340)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     623] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_11_00_01_(0'd-2161)
[MPW] 10_00_01_11_00_01_(0'd-2161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     630] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     637] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_11_00_(0'd-4028)
[MPW] 11_11_10_11_11_00_(0'd-4028)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     644] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_10_00_(0'd-3864)
[MPW] 11_11_00_01_10_00_(0'd-3864)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     651] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     658] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_10_10_11_(0'd-2475)
[MPW] 10_01_10_10_10_11_(0'd-2475)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     665] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_10_01_(0'd-2681)
[MPW] 10_10_01_11_10_01_(0'd-2681)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     672] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_00_10_11_(0'd-2123)
[MPW] 10_00_01_00_10_11_(0'd-2123)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     679] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_00_00_10_(0'd-3778)
[MPW] 11_10_11_00_00_10_(0'd-3778)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     686] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_00_10_00_(0'd-2952)
[MPW] 10_11_10_00_10_00_(0'd-2952)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     693] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     700] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     707] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_11_01_11_(0'd-3511)
[MPW] 11_01_10_11_01_11_(0'd-3511)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     714] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_11_00_(0'd-3372)
[MPW] 11_01_00_10_11_00_(0'd-3372)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     721] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     728] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_00_11_(0'd-3875)
[MPW] 11_11_00_10_00_11_(0'd-3875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     735] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_11_11_(0'd1263)
[MPW] 01_00_11_10_11_11_(0'd1263)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     742] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_10_01_01_(0'd1189)
[MPW] 01_00_10_10_01_01_(0'd1189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     749] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_10_11_11_(0'd1711)
[MPW] 01_10_10_10_11_11_(0'd1711)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     756] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_10_11_(0'd-3803)
[MPW] 11_10_11_01_10_11_(0'd-3803)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     763] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_01_10_10_(0'd-3418)
[MPW] 11_01_01_01_10_10_(0'd-3418)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     770] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_10_00_01_(0'd481)
[MPW] 00_01_11_10_00_01_(0'd481)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     777] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_11_10_11_(0'd-2427)
[MPW] 10_01_01_11_10_11_(0'd-2427)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     784] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_00_01_(0'd1569)
[MPW] 01_10_00_10_00_01_(0'd1569)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     791] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_10_00_(0'd-2456)
[MPW] 10_01_10_01_10_00_(0'd-2456)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     798] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_11_10_01_(0'd505)
[MPW] 00_01_11_11_10_01_(0'd505)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     805] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_01_11_11_(0'd1375)
[MPW] 01_01_01_01_11_11_(0'd1375)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     812] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_00_10_11_(0'd1739)
[MPW] 01_10_11_00_10_11_(0'd1739)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     819] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_00_00_11_(0'd1987)
[MPW] 01_11_11_00_00_11_(0'd1987)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     826] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     833] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_00_01_10_(0'd-2438)
[MPW] 10_01_10_00_01_10_(0'd-2438)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     840] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_00_10_(0'd-3442)
[MPW] 11_01_01_11_00_10_(0'd-3442)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     847] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_11_01_00_(0'd-3636)
[MPW] 11_10_00_11_01_00_(0'd-3636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     854] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     861] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     868] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_10_01_00_(0'd-2404)
[MPW] 10_01_01_10_01_00_(0'd-2404)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     875] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_10_10_11_(0'd-2155)
[MPW] 10_00_01_10_10_11_(0'd-2155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     882] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_10_11_(0'd-3419)
[MPW] 11_01_01_01_10_11_(0'd-3419)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     889] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_00_00_10_(0'd1730)
[MPW] 01_10_11_00_00_10_(0'd1730)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     896] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_11_10_01_(0'd1401)
[MPW] 01_01_01_11_10_01_(0'd1401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     903] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_10_00_(0'd-2232)
[MPW] 10_00_10_11_10_00_(0'd-2232)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     910] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_01_00_10_(0'd-3858)
[MPW] 11_11_00_01_00_10_(0'd-3858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     917] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_01_10_(0'd-3366)
[MPW] 11_01_00_10_01_10_(0'd-3366)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     924] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     931] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_10_10_00_(0'd-3048)
[MPW] 10_11_11_10_10_00_(0'd-3048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     938] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_01_11_00_(0'd-3740)
[MPW] 11_10_10_01_11_00_(0'd-3740)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     945] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     952] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_11_01_11_(0'd1783)
[MPW] 01_10_11_11_01_11_(0'd1783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     959] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_10_01_(0'd-3177)
[MPW] 11_00_01_10_10_01_(0'd-3177)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     966] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_11_11_11_(0'd1215)
[MPW] 01_00_10_11_11_11_(0'd1215)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     973] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_01_11_(0'd1319)
[MPW] 01_01_00_10_01_11_(0'd1319)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     980] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_00_11_00_(0'd460)
[MPW] 00_01_11_00_11_00_(0'd460)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     987] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     994] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_01_11_(0'd-3623)
[MPW] 11_10_00_10_01_11_(0'd-3623)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[     995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[     999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1000] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1001] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_00_01_01_(0'd-2245)
[MPW] 10_00_11_00_01_01_(0'd-2245)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1002] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1003] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1004] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1005] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1006] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1007] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1008] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1009] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1010] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1011] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1012] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1013] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1014] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1015] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_01_00_(0'd324)
[MPW] 00_01_01_00_01_00_(0'd324)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1016] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1017] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1018] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1019] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1020] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1021] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1022] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_00_01_01_(0'd1861)
[MPW] 01_11_01_00_01_01_(0'd1861)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1023] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1024] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1025] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1026] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1027] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1028] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1029] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_00_10_10_(0'd-3082)
[MPW] 11_00_00_00_10_10_(0'd-3082)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1030] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1031] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1032] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1033] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1034] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1035] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1036] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_01_01_(0'd165)
[MPW] 00_00_10_10_01_01_(0'd165)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1037] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1038] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1039] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1040] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1041] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1042] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1043] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_01_00_00_(0'd1296)
[MPW] 01_01_00_01_00_00_(0'd1296)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1044] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1045] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1046] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1047] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1048] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1049] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1050] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_01_01_11_(0'd1175)
[MPW] 01_00_10_01_01_11_(0'd1175)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1051] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1052] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1053] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1054] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1055] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1056] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1057] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1058] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1059] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1060] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1061] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1062] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1063] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1064] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1065] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1066] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1067] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1068] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1069] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1070] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1071] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_00_01_(0'd-2193)
[MPW] 10_00_10_01_00_01_(0'd-2193)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1072] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1073] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1074] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1075] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1076] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1077] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1078] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_11_10_(0'd-2398)
[MPW] 10_01_01_01_11_10_(0'd-2398)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1079] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1080] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1081] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1082] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1083] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1084] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1085] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_01_11_01_(0'd-2653)
[MPW] 10_10_01_01_11_01_(0'd-2653)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1086] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1087] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1088] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1089] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1090] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1091] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1092] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_00_10_10_(0'd650)
[MPW] 00_10_10_00_10_10_(0'd650)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1093] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1094] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1095] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1096] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1097] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1098] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1099] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_01_01_(0'd1413)
[MPW] 01_01_10_00_01_01_(0'd1413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1106] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_00_00_10_(0'd1858)
[MPW] 01_11_01_00_00_10_(0'd1858)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1113] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_00_11_(0'd-3155)
[MPW] 11_00_01_01_00_11_(0'd-3155)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1120] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_01_01_11_(0'd983)
[MPW] 00_11_11_01_01_11_(0'd983)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1127] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1134] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_00_11_01_(0'd845)
[MPW] 00_11_01_00_11_01_(0'd845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1141] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1148] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_01_11_(0'd1831)
[MPW] 01_11_00_10_01_11_(0'd1831)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1155] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1162] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_11_01_(0'd-3885)
[MPW] 11_11_00_10_11_01_(0'd-3885)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1169] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_00_00_(0'd-2048)
[MPW] 10_00_00_00_00_00_(0'd-2048)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1176] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_10_10_00_(0'd40)
[MPW] 00_00_00_10_10_00_(0'd40)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1183] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1190] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_01_11_(0'd1415)
[MPW] 01_01_10_00_01_11_(0'd1415)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1197] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_01_10_(0'd326)
[MPW] 00_01_01_00_01_10_(0'd326)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1204] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1211] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_01_10_00_(0'd24)
[MPW] 00_00_00_01_10_00_(0'd24)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1218] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1225] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_10_01_11_(0'd-3879)
[MPW] 11_11_00_10_01_11_(0'd-3879)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1232] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_01_11_10_(0'd670)
[MPW] 00_10_10_01_11_10_(0'd670)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1239] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_10_01_10_(0'd1958)
[MPW] 01_11_10_10_01_10_(0'd1958)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1246] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_00_00_10_(0'd1794)
[MPW] 01_11_00_00_00_10_(0'd1794)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1253] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1260] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_11_11_10_(0'd1918)
[MPW] 01_11_01_11_11_10_(0'd1918)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1267] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1274] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_00_01_10_(0'd-3270)
[MPW] 11_00_11_00_01_10_(0'd-3270)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1281] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_10_01_10_(0'd-3238)
[MPW] 11_00_10_10_01_10_(0'd-3238)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1288] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_10_(0'd-4074)
[MPW] 11_11_11_10_10_10_(0'd-4074)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1295] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_11_10_11_(0'd-2875)
[MPW] 10_11_00_11_10_11_(0'd-2875)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1302] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_10_00_10_(0'd-3810)
[MPW] 11_10_11_10_00_10_(0'd-3810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1309] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_11_00_00_(0'd-3376)
[MPW] 11_01_00_11_00_00_(0'd-3376)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1316] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_10_00_01_(0'd1697)
[MPW] 01_10_10_10_00_01_(0'd1697)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1323] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_11_01_(0'd-2413)
[MPW] 10_01_01_10_11_01_(0'd-2413)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1330] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_01_00_01_(0'd-3025)
[MPW] 10_11_11_01_00_01_(0'd-3025)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1337] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_11_01_(0'd1917)
[MPW] 01_11_01_11_11_01_(0'd1917)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1344] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_01_10_(0'd-3174)
[MPW] 11_00_01_10_01_10_(0'd-3174)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1351] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_10_01_(0'd-2553)
[MPW] 10_01_11_11_10_01_(0'd-2553)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1358] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_10_(0'd242)
[MPW] 00_00_11_11_00_10_(0'd242)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1365] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_00_01_(0'd-2529)
[MPW] 10_01_11_10_00_01_(0'd-2529)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1372] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_11_10_01_(0'd1081)
[MPW] 01_00_00_11_10_01_(0'd1081)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1379] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_11_01_01_(0'd-4021)
[MPW] 11_11_10_11_01_01_(0'd-4021)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1386] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1393] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_10_01_(0'd-2313)
[MPW] 10_01_00_00_10_01_(0'd-2313)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1400] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_00_01_(0'd-2449)
[MPW] 10_01_10_01_00_01_(0'd-2449)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1407] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1414] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1421] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_11_01_01_(0'd-3061)
[MPW] 10_11_11_11_01_01_(0'd-3061)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1428] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_10_00_10_(0'd98)
[MPW] 00_00_01_10_00_10_(0'd98)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1435] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1442] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_10_10_00_(0'd1064)
[MPW] 01_00_00_10_10_00_(0'd1064)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1449] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_01_11_(0'd1943)
[MPW] 01_11_10_01_01_11_(0'd1943)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1456] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_01_00_00_(0'd-2256)
[MPW] 10_00_11_01_00_00_(0'd-2256)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1463] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1470] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_01_01_(0'd1845)
[MPW] 01_11_00_11_01_01_(0'd1845)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1477] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_00_00_(0'd672)
[MPW] 00_10_10_10_00_00_(0'd672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1484] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_00_11_10_(0'd-3022)
[MPW] 10_11_11_00_11_10_(0'd-3022)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1491] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_00_11_(0'd2035)
[MPW] 01_11_11_11_00_11_(0'd2035)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1498] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_11_00_10_(0'd-3506)
[MPW] 11_01_10_11_00_10_(0'd-3506)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1505] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1512] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_11_01_(0'd973)
[MPW] 00_11_11_00_11_01_(0'd973)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1519] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_01_01_(0'd-3189)
[MPW] 11_00_01_11_01_01_(0'd-3189)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1526] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_10_10_(0'd1770)
[MPW] 01_10_11_10_10_10_(0'd1770)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1533] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_01_01_01_(0'd661)
[MPW] 00_10_10_01_01_01_(0'd661)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1540] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_10_10_00_(0'd-2728)
[MPW] 10_10_10_10_10_00_(0'd-2728)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1547] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1554] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_11_10_01_(0'd1465)
[MPW] 01_01_10_11_10_01_(0'd1465)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1561] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_11_01_(0'd1357)
[MPW] 01_01_01_00_11_01_(0'd1357)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1568] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_01_01_00_(0'd-2836)
[MPW] 10_11_00_01_01_00_(0'd-2836)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1575] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_01_00_00_(0'd400)
[MPW] 00_01_10_01_00_00_(0'd400)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1582] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_11_11_10_(0'd-2686)
[MPW] 10_10_01_11_11_10_(0'd-2686)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1589] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_11_11_(0'd975)
[MPW] 00_11_11_00_11_11_(0'd975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1596] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_10_01_11_(0'd1127)
[MPW] 01_00_01_10_01_11_(0'd1127)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1603] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_10_10_10_(0'd-2410)
[MPW] 10_01_01_10_10_10_(0'd-2410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1610] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_00_00_(0'd1824)
[MPW] 01_11_00_10_00_00_(0'd1824)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1617] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_00_11_01_(0'd1613)
[MPW] 01_10_01_00_11_01_(0'd1613)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1624] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_01_01_(0'd-4053)
[MPW] 11_11_11_01_01_01_(0'd-4053)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1631] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_10_(0'd-2294)
[MPW] 10_00_11_11_01_10_(0'd-2294)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1638] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1645] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1652] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1659] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_01_10_00_(0'd-2264)
[MPW] 10_00_11_01_10_00_(0'd-2264)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1666] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_11_00_(0'd1644)
[MPW] 01_10_01_10_11_00_(0'd1644)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1673] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_10_00_11_(0'd995)
[MPW] 00_11_11_10_00_11_(0'd995)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1680] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1687] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_00_01_00_(0'd-2884)
[MPW] 10_11_01_00_01_00_(0'd-2884)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1694] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_00_00_(0'd1840)
[MPW] 01_11_00_11_00_00_(0'd1840)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1701] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_01_00_11_(0'd339)
[MPW] 00_01_01_01_00_11_(0'd339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1708] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_00_10_10_(0'd458)
[MPW] 00_01_11_00_10_10_(0'd458)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1715] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_01_00_(0'd-2596)
[MPW] 10_10_00_10_01_00_(0'd-2596)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1722] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_01_00_10_(0'd146)
[MPW] 00_00_10_01_00_10_(0'd146)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1729] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_10_00_(0'd-3736)
[MPW] 11_10_10_01_10_00_(0'd-3736)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1736] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_11_00_(0'd-3772)
[MPW] 11_10_10_11_11_00_(0'd-3772)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1743] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_11_00_01_(0'd1585)
[MPW] 01_10_00_11_00_01_(0'd1585)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1750] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_11_01_(0'd1709)
[MPW] 01_10_10_10_11_01_(0'd1709)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1757] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_11_01_11_(0'd1975)
[MPW] 01_11_10_11_01_11_(0'd1975)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1764] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_11_10_10_(0'd-2490)
[MPW] 10_01_10_11_10_10_(0'd-2490)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1771] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_01_11_00_(0'd1564)
[MPW] 01_10_00_01_11_00_(0'd1564)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1778] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1785] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_11_01_10_(0'd-4086)
[MPW] 11_11_11_11_01_10_(0'd-4086)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1792] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_01_10_01_(0'd217)
[MPW] 00_00_11_01_10_01_(0'd217)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1799] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_01_00_10_(0'd-3922)
[MPW] 11_11_01_01_00_10_(0'd-3922)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1806] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_11_00_10_(0'd1010)
[MPW] 00_11_11_11_00_10_(0'd1010)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1813] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_11_01_(0'd1309)
[MPW] 01_01_00_01_11_01_(0'd1309)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1820] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_00_10_11_(0'd-3083)
[MPW] 11_00_00_00_10_11_(0'd-3083)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1827] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1834] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_00_11_(0'd-2339)
[MPW] 10_01_00_10_00_11_(0'd-2339)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1841] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_01_10_(0'd-2070)
[MPW] 10_00_00_01_01_10_(0'd-2070)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1848] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_01_00_01_(0'd401)
[MPW] 00_01_10_01_00_01_(0'd401)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1855] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_00_00_01_(0'd1345)
[MPW] 01_01_01_00_00_01_(0'd1345)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1862] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_01_00_10_(0'd274)
[MPW] 00_01_00_01_00_10_(0'd274)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1869] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_01_01_01_(0'd-2773)
[MPW] 10_10_11_01_01_01_(0'd-2773)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1876] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_11_10_10_(0'd-2618)
[MPW] 10_10_00_11_10_10_(0'd-2618)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1883] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_00_01_11_(0'd1287)
[MPW] 01_01_00_00_01_11_(0'd1287)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1890] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_11_01_01_(0'd1717)
[MPW] 01_10_10_11_01_01_(0'd1717)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1897] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_10_00_(0'd-3176)
[MPW] 11_00_01_10_10_00_(0'd-3176)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1904] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1911] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_10_00_(0'd216)
[MPW] 00_00_11_01_10_00_(0'd216)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1918] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1925] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_01_01_11_(0'd-4055)
[MPW] 11_11_11_01_01_11_(0'd-4055)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1932] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_11_11_(0'd-3503)
[MPW] 11_01_10_10_11_11_(0'd-3503)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1939] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1946] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_01_01_01_(0'd-3477)
[MPW] 11_01_10_01_01_01_(0'd-3477)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1953] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_10_01_(0'd-3417)
[MPW] 11_01_01_01_10_01_(0'd-3417)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1960] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1967] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_10_01_(0'd1305)
[MPW] 01_01_00_01_10_01_(0'd1305)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1974] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_11_00_00_(0'd624)
[MPW] 00_10_01_11_00_00_(0'd624)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1981] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_10_10_11_(0'd171)
[MPW] 00_00_10_10_10_11_(0'd171)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1988] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_00_11_(0'd-3187)
[MPW] 11_00_01_11_00_11_(0'd-3187)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1995] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_11_01_10_(0'd1974)
[MPW] 01_11_10_11_01_10_(0'd1974)
-----------------------------------
-----------------------------------
curr tbCase: 0
* output 12bit
* current error num : 14
[    1996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 0
* collecting 12bit
* current error num : 14
[    1999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 14
[       0] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_00_10_10_(0'd1546)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       1] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_00_10_10_(0'd1546)
[MPW] 01_10_00_00_10_10_(0'd1546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[       2] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       3] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       4] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       5] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       6] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       7] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[       8] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_10_10_(0'd-2522)
[MPW] 10_01_11_01_10_10_(0'd-2522)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[       9] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      10] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      11] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      12] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      13] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      14] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      15] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_01_00_(0'd-3716)
[MPW] 11_10_10_00_01_00_(0'd-3716)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      16] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      17] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      18] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      19] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      20] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      21] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      22] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_01_11_(0'd-2919)
[MPW] 10_11_01_10_01_11_(0'd-2919)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      23] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      24] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      25] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      26] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      27] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      28] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      29] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_00_11_11_(0'd-3343)
[MPW] 11_01_00_00_11_11_(0'd-3343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      30] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      31] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      32] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      33] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      34] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      35] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      36] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      37] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      38] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      39] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      40] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      41] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      42] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      43] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_01_01_10_(0'd-2326)
[MPW] 10_01_00_01_01_10_(0'd-2326)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      44] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      45] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      46] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      47] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      48] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      49] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      50] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      51] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      52] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      53] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      54] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      55] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      56] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      57] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_11_10_00_(0'd-3960)
[MPW] 11_11_01_11_10_00_(0'd-3960)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      58] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      59] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      60] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      61] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      62] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      63] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      64] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_01_11_10_(0'd478)
[MPW] 00_01_11_01_11_10_(0'd478)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      65] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      66] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      67] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      68] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      69] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      70] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      71] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      72] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      73] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      74] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      75] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      76] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      77] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      78] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_01_11_01_(0'd1565)
[MPW] 01_10_00_01_11_01_(0'd1565)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      79] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      80] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      81] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      82] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      83] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      84] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      85] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_11_00_10_(0'd306)
[MPW] 00_01_00_11_00_10_(0'd306)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      86] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      87] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      88] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      89] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      90] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      91] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      92] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_10_10_01_(0'd297)
[MPW] 00_01_00_10_10_01_(0'd297)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[      93] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      94] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      95] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      96] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      97] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      98] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[      99] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_11_00_11_(0'd-2611)
[MPW] 10_10_00_11_00_11_(0'd-2611)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     106] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     113] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_01_10_10_(0'd1626)
[MPW] 01_10_01_01_10_10_(0'd1626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     120] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_10_00_00_(0'd-2400)
[MPW] 10_01_01_10_00_00_(0'd-2400)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     127] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_11_01_00_(0'd-2804)
[MPW] 10_10_11_11_01_00_(0'd-2804)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     134] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_11_01_00_(0'd692)
[MPW] 00_10_10_11_01_00_(0'd692)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     141] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     148] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     155] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     162] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     169] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_00_01_01_(0'd-2117)
[MPW] 10_00_01_00_01_01_(0'd-2117)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     176] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_00_11_10_(0'd782)
[MPW] 00_11_00_00_11_10_(0'd782)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     183] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_01_00_11_(0'd147)
[MPW] 00_00_10_01_00_11_(0'd147)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     190] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_01_01_11_(0'd-3351)
[MPW] 11_01_00_01_01_11_(0'd-3351)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     197] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_01_11_(0'd-3271)
[MPW] 11_00_11_00_01_11_(0'd-3271)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     204] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     211] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_00_11_00_(0'd-2828)
[MPW] 10_11_00_00_11_00_(0'd-2828)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     218] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_01_10_00_(0'd-2072)
[MPW] 10_00_00_01_10_00_(0'd-2072)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     225] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_01_10_(0'd-2230)
[MPW] 10_00_10_11_01_10_(0'd-2230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     232] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_01_00_(0'd1764)
[MPW] 01_10_11_10_01_00_(0'd1764)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     239] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_01_00_11_(0'd1043)
[MPW] 01_00_00_01_00_11_(0'd1043)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     246] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_00_00_(0'd-2448)
[MPW] 10_01_10_01_00_00_(0'd-2448)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     253] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_10_00_10_(0'd1762)
[MPW] 01_10_11_10_00_10_(0'd1762)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     260] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_01_00_11_(0'd-3987)
[MPW] 11_11_10_01_00_11_(0'd-3987)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     267] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_11_01_10_(0'd-2486)
[MPW] 10_01_10_11_01_10_(0'd-2486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     274] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     281] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_01_(0'd-2845)
[MPW] 10_11_00_01_11_01_(0'd-2845)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     288] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_00_00_(0'd-3936)
[MPW] 11_11_01_10_00_00_(0'd-3936)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     295] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_10_11_00_(0'd1068)
[MPW] 01_00_00_10_11_00_(0'd1068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     302] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     309] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_00_11_10_(0'd1998)
[MPW] 01_11_11_00_11_10_(0'd1998)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     316] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_00_10_(0'd-2242)
[MPW] 10_00_11_00_00_10_(0'd-2242)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     323] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     330] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_10_01_01_(0'd485)
[MPW] 00_01_11_10_01_01_(0'd485)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     337] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_01_10_00_(0'd1432)
[MPW] 01_01_10_01_10_00_(0'd1432)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     344] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     351] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_00_00_00_(0'd1984)
[MPW] 01_11_11_00_00_00_(0'd1984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     358] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_01_10_(0'd1846)
[MPW] 01_11_00_11_01_10_(0'd1846)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     365] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_11_00_11_(0'd1715)
[MPW] 01_10_10_11_00_11_(0'd1715)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     372] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_10_11_10_(0'd1070)
[MPW] 01_00_00_10_11_10_(0'd1070)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     379] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     386] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_00_00_10_(0'd514)
[MPW] 00_10_00_00_00_10_(0'd514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     393] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     400] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_01_11_(0'd-3479)
[MPW] 11_01_10_01_01_11_(0'd-3479)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     407] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_01_11_(0'd487)
[MPW] 00_01_11_10_01_11_(0'd487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     414] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     421] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_10_00_01_(0'd801)
[MPW] 00_11_00_10_00_01_(0'd801)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     428] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     435] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_00_01_(0'd673)
[MPW] 00_10_10_10_00_01_(0'd673)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     442] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_10_00_(0'd-4024)
[MPW] 11_11_10_11_10_00_(0'd-4024)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     449] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     456] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_01_01_01_(0'd469)
[MPW] 00_01_11_01_01_01_(0'd469)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     463] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_00_01_11_(0'd-2247)
[MPW] 10_00_11_00_01_11_(0'd-2247)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     470] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_10_(0'd1834)
[MPW] 01_11_00_10_10_10_(0'd1834)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     477] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_00_(0'd-2056)
[MPW] 10_00_00_00_10_00_(0'd-2056)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     484] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     491] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     498] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_00_01_00_(0'd-2948)
[MPW] 10_11_10_00_01_00_(0'd-2948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     505] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_00_11_(0'd1827)
[MPW] 01_11_00_10_00_11_(0'd1827)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     512] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_00_00_10_(0'd706)
[MPW] 00_10_11_00_00_10_(0'd706)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     519] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_01_01_(0'd85)
[MPW] 00_00_01_01_01_01_(0'd85)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     526] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_00_11_(0'd-2595)
[MPW] 10_10_00_10_00_11_(0'd-2595)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     533] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_01_10_(0'd-3414)
[MPW] 11_01_01_01_01_10_(0'd-3414)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     540] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_10_10_11_(0'd-3819)
[MPW] 11_10_11_10_10_11_(0'd-3819)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     547] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_00_00_10_(0'd-2562)
[MPW] 10_10_00_00_00_10_(0'd-2562)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     554] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_00_10_01_(0'd-2633)
[MPW] 10_10_01_00_10_01_(0'd-2633)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     561] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_01_01_(0'd1733)
[MPW] 01_10_11_00_01_01_(0'd1733)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     568] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_10_00_00_(0'd-3680)
[MPW] 11_10_01_10_00_00_(0'd-3680)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     575] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_00_01_(0'd-2145)
[MPW] 10_00_01_10_00_01_(0'd-2145)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     582] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_00_01_11_(0'd839)
[MPW] 00_11_01_00_01_11_(0'd839)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     589] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_10_10_01_(0'd1193)
[MPW] 01_00_10_10_10_01_(0'd1193)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     596] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_10_00_11_(0'd-4003)
[MPW] 11_11_10_10_00_11_(0'd-4003)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     603] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_11_10_(0'd1150)
[MPW] 01_00_01_11_11_10_(0'd1150)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     610] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_01_11_11_(0'd1567)
[MPW] 01_10_00_01_11_11_(0'd1567)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     617] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_11_01_11_(0'd951)
[MPW] 00_11_10_11_01_11_(0'd951)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     624] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     631] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_01_01_(0'd-3445)
[MPW] 11_01_01_11_01_01_(0'd-3445)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     638] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_00_10_10_(0'd-2698)
[MPW] 10_10_10_00_10_10_(0'd-2698)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     645] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     652] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     659] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_11_01_10_(0'd-3190)
[MPW] 11_00_01_11_01_10_(0'd-3190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     666] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_11_00_11_(0'd-3955)
[MPW] 11_11_01_11_00_11_(0'd-3955)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     673] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     680] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_10_10_(0'd-2378)
[MPW] 10_01_01_00_10_10_(0'd-2378)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     687] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_00_11_10_(0'd1486)
[MPW] 01_01_11_00_11_10_(0'd1486)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     694] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_01_10_10_(0'd1882)
[MPW] 01_11_01_01_10_10_(0'd1882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     701] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_11_01_10_(0'd-2806)
[MPW] 10_10_11_11_01_10_(0'd-2806)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     708] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_10_11_00_(0'd1196)
[MPW] 01_00_10_10_11_00_(0'd1196)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     715] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_01_11_11_(0'd863)
[MPW] 00_11_01_01_11_11_(0'd863)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     722] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_11_00_11_(0'd1523)
[MPW] 01_01_11_11_00_11_(0'd1523)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     729] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_10_11_01_(0'd-2349)
[MPW] 10_01_00_10_11_01_(0'd-2349)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     736] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     743] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_11_10_00_(0'd504)
[MPW] 00_01_11_11_10_00_(0'd504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     750] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_11_01_00_(0'd436)
[MPW] 00_01_10_11_01_00_(0'd436)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     757] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_10_01_00_(0'd420)
[MPW] 00_01_10_10_01_00_(0'd420)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     764] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_10_01_11_(0'd743)
[MPW] 00_10_11_10_01_11_(0'd743)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     771] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_10_11_10_(0'd-2350)
[MPW] 10_01_00_10_11_10_(0'd-2350)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     778] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_00_01_11_(0'd775)
[MPW] 00_11_00_00_01_11_(0'd775)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     785] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_01_01_(0'd-3173)
[MPW] 11_00_01_10_01_01_(0'd-3173)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     792] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_01_10_11_(0'd155)
[MPW] 00_00_10_01_10_11_(0'd155)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     799] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_10_00_10_(0'd290)
[MPW] 00_01_00_10_00_10_(0'd290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     806] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_10_01_00_(0'd-3876)
[MPW] 11_11_00_10_01_00_(0'd-3876)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     813] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     820] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     827] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_10_01_01_(0'd421)
[MPW] 00_01_10_10_01_01_(0'd421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     834] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_10_00_00_(0'd1312)
[MPW] 01_01_00_10_00_00_(0'd1312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     841] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_00_00_00_(0'd192)
[MPW] 00_00_11_00_00_00_(0'd192)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     848] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_01_10_(0'd-2086)
[MPW] 10_00_00_10_01_10_(0'd-2086)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     855] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     862] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_01_11_11_(0'd-3999)
[MPW] 11_11_10_01_11_11_(0'd-3999)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     869] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_01_01_11_(0'd343)
[MPW] 00_01_01_01_01_11_(0'd343)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     876] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_11_00_01_(0'd-2737)
[MPW] 10_10_10_11_00_01_(0'd-2737)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     883] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_11_00_(0'd-4044)
[MPW] 11_11_11_00_11_00_(0'd-4044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     890] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_01_00_10_(0'd-3282)
[MPW] 11_00_11_01_00_10_(0'd-3282)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     897] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_00_01_(0'd1713)
[MPW] 01_10_10_11_00_01_(0'd1713)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     904] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_00_01_(0'd-3937)
[MPW] 11_11_01_10_00_01_(0'd-3937)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     911] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_00_10_11_(0'd-3915)
[MPW] 11_11_01_00_10_11_(0'd-3915)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     918] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_10_00_00_(0'd-3296)
[MPW] 11_00_11_10_00_00_(0'd-3296)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     925] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_00_11_00_(0'd-3148)
[MPW] 11_00_01_00_11_00_(0'd-3148)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     932] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_11_10_(0'd-4078)
[MPW] 11_11_11_10_11_10_(0'd-4078)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     939] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_01_00_(0'd-3956)
[MPW] 11_11_01_11_01_00_(0'd-3956)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     946] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_01_10_11_(0'd-3675)
[MPW] 11_10_01_01_10_11_(0'd-3675)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     953] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_11_11_11_(0'd-4031)
[MPW] 11_11_10_11_11_11_(0'd-4031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     960] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_01_00_(0'd-2052)
[MPW] 10_00_00_00_01_00_(0'd-2052)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     967] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     974] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_01_11_(0'd1911)
[MPW] 01_11_01_11_01_11_(0'd1911)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     981] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_10_11_01_(0'd-2221)
[MPW] 10_00_10_10_11_01_(0'd-2221)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     988] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     995] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_11_01_(0'd-2205)
[MPW] 10_00_10_01_11_01_(0'd-2205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[     996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[     999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1000] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1001] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1002] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_10_01_01_(0'd-4005)
[MPW] 11_11_10_10_01_01_(0'd-4005)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1003] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1004] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1005] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1006] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1007] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1008] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1009] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_10_01_11_(0'd359)
[MPW] 00_01_01_10_01_11_(0'd359)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1010] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1011] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1012] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1013] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1014] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1015] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1016] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_11_01_(0'd-2493)
[MPW] 10_01_10_11_11_01_(0'd-2493)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1017] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1018] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1019] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1020] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1021] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1022] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1023] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_00_11_(0'd1091)
[MPW] 01_00_01_00_00_11_(0'd1091)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1024] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1025] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1026] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1027] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1028] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1029] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1030] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_00_01_(0'd1505)
[MPW] 01_01_11_10_00_01_(0'd1505)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1031] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1032] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1033] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1034] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1035] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1036] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1037] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_11_11_(0'd-2463)
[MPW] 10_01_10_01_11_11_(0'd-2463)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1038] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1039] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1040] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1041] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1042] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1043] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1044] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_01_10_01_(0'd-2969)
[MPW] 10_11_10_01_10_01_(0'd-2969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1045] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1046] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1047] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1048] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1049] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1050] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1051] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_11_11_10_(0'd190)
[MPW] 00_00_10_11_11_10_(0'd190)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1052] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1053] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1054] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1055] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1056] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1057] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1058] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_10_10_01_(0'd1705)
[MPW] 01_10_10_10_10_01_(0'd1705)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1059] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1060] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1061] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1062] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1063] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1064] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1065] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_00_10_00_(0'd1096)
[MPW] 01_00_01_00_10_00_(0'd1096)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1066] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1067] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1068] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1069] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1070] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1071] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1072] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_00_10_(0'd-3730)
[MPW] 11_10_10_01_00_10_(0'd-3730)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1073] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1074] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1075] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1076] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1077] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1078] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1079] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1080] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1081] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1082] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1083] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1084] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1085] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1086] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_01_01_(0'd1205)
[MPW] 01_00_10_11_01_01_(0'd1205)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1087] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1088] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1089] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1090] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1091] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1092] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1093] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_11_10_(0'd-3582)
[MPW] 11_01_11_11_11_10_(0'd-3582)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1094] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1095] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1096] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1097] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1098] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1099] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1100] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1107] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_00_00_10_(0'd-2626)
[MPW] 10_10_01_00_00_10_(0'd-2626)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1114] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1121] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_10_01_10_(0'd-3750)
[MPW] 11_10_10_10_01_10_(0'd-3750)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1128] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_01_00_01_(0'd657)
[MPW] 00_10_10_01_00_01_(0'd657)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1135] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1142] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1149] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_01_11_(0'd1143)
[MPW] 01_00_01_11_01_11_(0'd1143)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1156] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_00_01_11_(0'd1671)
[MPW] 01_10_10_00_01_11_(0'd1671)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1163] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_11_10_11_(0'd1723)
[MPW] 01_10_10_11_10_11_(0'd1723)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1170] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_00_00_10_(0'd-2882)
[MPW] 10_11_01_00_00_10_(0'd-2882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1177] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_10_11_(0'd-3515)
[MPW] 11_01_10_11_10_11_(0'd-3515)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1184] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_10_10_10_(0'd-2090)
[MPW] 10_00_00_10_10_10_(0'd-2090)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1191] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_01_00_10_(0'd594)
[MPW] 00_10_01_01_00_10_(0'd594)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1198] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1205] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_00_11_(0'd-3427)
[MPW] 11_01_01_10_00_11_(0'd-3427)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1212] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1219] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_01_10_(0'd1270)
[MPW] 01_00_11_11_01_10_(0'd1270)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1226] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_10_01_(0'd-2473)
[MPW] 10_01_10_10_10_01_(0'd-2473)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1233] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_11_01_11_(0'd-2551)
[MPW] 10_01_11_11_01_11_(0'd-2551)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1240] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1247] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_10_11_(0'd1259)
[MPW] 01_00_11_10_10_11_(0'd1259)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1254] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_00_10_(0'd1842)
[MPW] 01_11_00_11_00_10_(0'd1842)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1261] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_10_01_00_(0'd-4068)
[MPW] 11_11_11_10_01_00_(0'd-4068)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1268] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_00_10_(0'd1602)
[MPW] 01_10_01_00_00_10_(0'd1602)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1275] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_01_00_(0'd-2932)
[MPW] 10_11_01_11_01_00_(0'd-2932)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1282] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_11_00_(0'd1260)
[MPW] 01_00_11_10_11_00_(0'd1260)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1289] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_00_00_01_(0'd-3329)
[MPW] 11_01_00_00_00_01_(0'd-3329)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1296] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_00_10_10_(0'd970)
[MPW] 00_11_11_00_10_10_(0'd970)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1303] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_11_10_10_(0'd-2682)
[MPW] 10_10_01_11_10_10_(0'd-2682)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1310] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1317] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1324] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_01_01_01_(0'd725)
[MPW] 00_10_11_01_01_01_(0'd725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1331] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_11_01_(0'd-3725)
[MPW] 11_10_10_00_11_01_(0'd-3725)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1338] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_10_10_01_(0'd-4009)
[MPW] 11_11_10_10_10_01_(0'd-4009)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1345] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1352] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_11_01_(0'd-2461)
[MPW] 10_01_10_01_11_01_(0'd-2461)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1359] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_01_01_00_(0'd1044)
[MPW] 01_00_00_01_01_00_(0'd1044)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1366] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_10_10_01_(0'd-3113)
[MPW] 11_00_00_10_10_01_(0'd-3113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1373] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_10_00_00_(0'd-3360)
[MPW] 11_01_00_10_00_00_(0'd-3360)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1380] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_10_01_(0'd1417)
[MPW] 01_01_10_00_10_01_(0'd1417)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1387] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_10_00_10_(0'd1954)
[MPW] 01_11_10_10_00_10_(0'd1954)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1394] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_00_00_01_(0'd-2753)
[MPW] 10_10_11_00_00_01_(0'd-2753)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1401] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_10_11_(0'd-3739)
[MPW] 11_10_10_01_10_11_(0'd-3739)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1408] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_01_01_00_(0'd-2132)
[MPW] 10_00_01_01_01_00_(0'd-2132)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1415] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_00_11_(0'd1267)
[MPW] 01_00_11_11_00_11_(0'd1267)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1422] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_01_11_11_(0'd1695)
[MPW] 01_10_10_01_11_11_(0'd1695)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1429] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_11_11_00_(0'd-2236)
[MPW] 10_00_10_11_11_00_(0'd-2236)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1436] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_00_10_(0'd1906)
[MPW] 01_11_01_11_00_10_(0'd1906)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1443] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_11_00_00_(0'd-3248)
[MPW] 11_00_10_11_00_00_(0'd-3248)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1450] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_01_01_01_(0'd341)
[MPW] 00_01_01_01_01_01_(0'd341)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1457] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_11_01_00_(0'd-3188)
[MPW] 11_00_01_11_01_00_(0'd-3188)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1464] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_11_01_01_(0'd245)
[MPW] 00_00_11_11_01_01_(0'd245)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1471] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_01_10_01_(0'd1945)
[MPW] 01_11_10_01_10_01_(0'd1945)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1478] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1485] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_00_10_11_(0'd1355)
[MPW] 01_01_01_00_10_11_(0'd1355)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1492] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_11_01_11_(0'd-2871)
[MPW] 10_11_00_11_01_11_(0'd-2871)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1499] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_11_01_01_(0'd1781)
[MPW] 01_10_11_11_01_01_(0'd1781)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1506] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_00_00_(0'd-2544)
[MPW] 10_01_11_11_00_00_(0'd-2544)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1513] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_00_11_(0'd-3619)
[MPW] 11_10_00_10_00_11_(0'd-3619)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1520] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_10_11_11_(0'd1455)
[MPW] 01_01_10_10_11_11_(0'd1455)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1527] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1534] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_01_11_(0'd1511)
[MPW] 01_01_11_10_01_11_(0'd1511)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1541] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_10_00_11_(0'd-3107)
[MPW] 11_00_00_10_00_11_(0'd-3107)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1548] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_11_11_(0'd175)
[MPW] 00_00_10_10_11_11_(0'd175)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1555] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_11_00_(0'd-3996)
[MPW] 11_11_10_01_11_00_(0'd-3996)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1562] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_11_00_01_(0'd625)
[MPW] 00_10_01_11_00_01_(0'd625)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1569] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_10_10_01_(0'd-3689)
[MPW] 11_10_01_10_10_01_(0'd-3689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1576] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_01_11_10_(0'd-3870)
[MPW] 11_11_00_01_11_10_(0'd-3870)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1583] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_11_00_(0'd92)
[MPW] 00_00_01_01_11_00_(0'd92)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1590] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_10_01_01_(0'd-3109)
[MPW] 11_00_00_10_01_01_(0'd-3109)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1597] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_11_10_(0'd-3422)
[MPW] 11_01_01_01_11_10_(0'd-3422)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1604] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_11_11_(0'd1903)
[MPW] 01_11_01_10_11_11_(0'd1903)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1611] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_10_11_00_(0'd748)
[MPW] 00_10_11_10_11_00_(0'd748)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1618] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1625] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1632] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_10_11_10_(0'd942)
[MPW] 00_11_10_10_11_10_(0'd942)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1639] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_11_01_00_(0'd1588)
[MPW] 01_10_00_11_01_00_(0'd1588)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1646] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_00_00_(0'd80)
[MPW] 00_00_01_01_00_00_(0'd80)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1653] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_11_01_11_(0'd-3127)
[MPW] 11_00_00_11_01_11_(0'd-3127)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1660] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_10_10_(0'd1514)
[MPW] 01_01_11_10_10_10_(0'd1514)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1667] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1674] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_11_00_10_(0'd882)
[MPW] 00_11_01_11_00_10_(0'd882)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1681] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_11_10_00_(0'd-3128)
[MPW] 11_00_00_11_10_00_(0'd-3128)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1688] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_10_10_00_(0'd1896)
[MPW] 01_11_01_10_10_00_(0'd1896)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1695] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_10_00_10_(0'd546)
[MPW] 00_10_00_10_00_10_(0'd546)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1702] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_10_01_10_(0'd-2790)
[MPW] 10_10_11_10_01_10_(0'd-2790)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1709] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_11_10_10_(0'd-3962)
[MPW] 11_11_01_11_10_10_(0'd-3962)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1716] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_11_01_00_(0'd-2484)
[MPW] 10_01_10_11_01_00_(0'd-2484)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1723] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_11_10_(0'd-2062)
[MPW] 10_00_00_00_11_10_(0'd-2062)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1730] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_00_01_(0'd-2689)
[MPW] 10_10_10_00_00_01_(0'd-2689)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1737] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_11_11_(0'd1103)
[MPW] 01_00_01_00_11_11_(0'd1103)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1744] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_11_01_00_(0'd-3124)
[MPW] 11_00_00_11_01_00_(0'd-3124)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1751] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1758] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_10_11_(0'd2011)
[MPW] 01_11_11_01_10_11_(0'd2011)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1765] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_01_00_11_(0'd403)
[MPW] 00_01_10_01_00_11_(0'd403)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1772] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1779] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_01_01_10_(0'd-3222)
[MPW] 11_00_10_01_01_10_(0'd-3222)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1786] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_11_01_00_(0'd948)
[MPW] 00_11_10_11_01_00_(0'd948)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1793] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_01_01_(0'd1509)
[MPW] 01_01_11_10_01_01_(0'd1509)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1800] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_00_00_(0'd-3312)
[MPW] 11_00_11_11_00_00_(0'd-3312)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1807] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_01_01_10_(0'd-2774)
[MPW] 10_10_11_01_01_10_(0'd-2774)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1814] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1821] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_11_10_10_(0'd1274)
[MPW] 01_00_11_11_10_10_(0'd1274)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1828] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_10_10_(0'd-3002)
[MPW] 10_11_10_11_10_10_(0'd-3002)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1835] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_00_01_01_(0'd1925)
[MPW] 01_11_10_00_01_01_(0'd1925)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1842] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_11_01_(0'd-2477)
[MPW] 10_01_10_10_11_01_(0'd-2477)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1849] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1856] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_10_01_(0'd1513)
[MPW] 01_01_11_10_10_01_(0'd1513)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1863] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_00_00_(0'd1504)
[MPW] 01_01_11_10_00_00_(0'd1504)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1870] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_11_10_(0'd1230)
[MPW] 01_00_11_00_11_10_(0'd1230)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1877] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_01_00_00_(0'd-3984)
[MPW] 11_11_10_01_00_00_(0'd-3984)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1884] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_11_11_00_(0'd-2684)
[MPW] 10_10_01_11_11_00_(0'd-2684)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1891] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_10_11_11_(0'd2031)
[MPW] 01_11_11_10_11_11_(0'd2031)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1898] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_11_(0'd-3055)
[MPW] 10_11_11_10_11_11_(0'd-3055)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1905] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_00_00_11_(0'd-2307)
[MPW] 10_01_00_00_00_11_(0'd-2307)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1912] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_11_00_(0'd2012)
[MPW] 01_11_11_01_11_00_(0'd2012)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1919] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_00_10_(0'd-2994)
[MPW] 10_11_10_11_00_10_(0'd-2994)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1926] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_10_00_01_(0'd161)
[MPW] 00_00_10_10_00_01_(0'd161)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1933] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_11_01_00_(0'd-3380)
[MPW] 11_01_00_11_01_00_(0'd-3380)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1940] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_00_10_10_(0'd1290)
[MPW] 01_01_00_00_10_10_(0'd1290)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1947] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_11_01_(0'd-3949)
[MPW] 11_11_01_10_11_01_(0'd-3949)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1954] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1961] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1968] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_01_10_(0'd-2918)
[MPW] 10_11_01_10_01_10_(0'd-2918)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1975] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1982] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_00_10_11_(0'd-2187)
[MPW] 10_00_10_00_10_11_(0'd-2187)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1989] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_00_(0'd-2392)
[MPW] 10_01_01_01_10_00_(0'd-2392)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1996] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_01_11_01_(0'd-3421)
[MPW] 11_01_01_01_11_01_(0'd-3421)
-----------------------------------
-----------------------------------
curr tbCase: 1
* output 12bit
* current error num : 15
[    1997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_10_01_(0'd969)
[MPW] 00_11_11_00_10_01_(0'd969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_10_01_(0'd969)
[MPW] 00_11_11_00_10_01_(0'd969)
-----------------------------------
-----------------------------------
curr tbCase: 1
* collecting 12bit
* current error num : 15
[    1999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_10_01_(0'd969)
[MPW] 00_11_11_00_10_01_(0'd969)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 15
[       0] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_11_11_01_(0'd-2365)
[MPW] 00_11_11_00_10_01_(0'd969)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       1] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_11_11_01_(0'd-2365)
[MPW] 10_01_00_11_11_01_(0'd-2365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       2] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_11_11_01_(0'd-2365)
[MPW] 10_01_00_11_11_01_(0'd-2365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[       3] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       4] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       5] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       6] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       7] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       8] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[       9] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      10] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      11] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      12] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      13] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      14] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      15] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      16] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_10_01_10_(0'd1382)
[MPW] 01_01_01_10_01_10_(0'd1382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      17] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      18] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      19] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      20] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      21] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      22] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      23] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_11_10_(0'd1310)
[MPW] 01_01_00_01_11_10_(0'd1310)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      24] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      25] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      26] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      27] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      28] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      29] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      30] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      31] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      32] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      33] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      34] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      35] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      36] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      37] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_01_01_01_(0'd-2581)
[MPW] 10_10_00_01_01_01_(0'd-2581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      38] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      39] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      40] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      41] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      42] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      43] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      44] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_00_10_11_(0'd395)
[MPW] 00_01_10_00_10_11_(0'd395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      45] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      46] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      47] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      48] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      49] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      50] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      51] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_01_01_(0'd-3429)
[MPW] 11_01_01_10_01_01_(0'd-3429)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      52] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      53] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      54] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      55] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      56] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      57] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      58] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_00_01_01_(0'd1989)
[MPW] 01_11_11_00_01_01_(0'd1989)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      59] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      60] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      61] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      62] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      63] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      64] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      65] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_10_00_10_(0'd-2914)
[MPW] 10_11_01_10_00_10_(0'd-2914)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      66] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      67] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      68] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      69] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      70] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      71] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      72] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_11_00_00_(0'd-2608)
[MPW] 10_10_00_11_00_00_(0'd-2608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      73] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      74] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      75] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      76] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      77] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      78] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      79] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_00_01_01_(0'd1797)
[MPW] 01_11_00_00_01_01_(0'd1797)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      80] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      81] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      82] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      83] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      84] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      85] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      86] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_11_10_(0'd-2382)
[MPW] 10_01_01_00_11_10_(0'd-2382)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      87] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      88] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      89] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      90] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      91] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      92] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      93] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_10_11_11_(0'd-2799)
[MPW] 10_10_11_10_11_11_(0'd-2799)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[      94] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      95] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      96] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      97] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      98] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[      99] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     100] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_01_00_(0'd-4052)
[MPW] 11_11_11_01_01_00_(0'd-4052)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     107] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_10_10_(0'd1210)
[MPW] 01_00_10_11_10_10_(0'd1210)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     114] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_00_11_00_(0'd-2956)
[MPW] 10_11_10_00_11_00_(0'd-2956)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     121] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_11_00_00_(0'd-3696)
[MPW] 11_10_01_11_00_00_(0'd-3696)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     128] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_00_01_10_(0'd390)
[MPW] 00_01_10_00_01_10_(0'd390)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     135] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_00_00_01_(0'd1537)
[MPW] 01_10_00_00_00_01_(0'd1537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     142] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_11_00_10_(0'd1330)
[MPW] 01_01_00_11_00_10_(0'd1330)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     149] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     156] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_10_01_10_(0'd550)
[MPW] 00_10_00_10_01_10_(0'd550)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     163] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_11_00_(0'd684)
[MPW] 00_10_10_10_11_00_(0'd684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     170] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_11_01_00_(0'd-2292)
[MPW] 10_00_11_11_01_00_(0'd-2292)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     177] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     184] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_11_11_(0'd-3455)
[MPW] 11_01_01_11_11_11_(0'd-3455)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     191] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_01_11_11_(0'd223)
[MPW] 00_00_11_01_11_11_(0'd223)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     198] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_00_10_(0'd674)
[MPW] 00_10_10_10_00_10_(0'd674)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     205] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     212] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_10_11_00_(0'd2028)
[MPW] 01_11_11_10_11_00_(0'd2028)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     219] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_11_01_11_(0'd695)
[MPW] 00_10_10_11_01_11_(0'd695)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     226] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_11_10_(0'd-2094)
[MPW] 10_00_00_10_11_10_(0'd-2094)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     233] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_00_01_10_10_(0'd-3098)
[MPW] 11_00_00_01_10_10_(0'd-3098)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     240] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_10_01_(0'd-2537)
[MPW] 10_01_11_10_10_01_(0'd-2537)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     247] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_01_00_01_(0'd-3793)
[MPW] 11_10_11_01_00_01_(0'd-3793)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     254] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_11_11_11_(0'd-3967)
[MPW] 11_11_01_11_11_11_(0'd-3967)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     261] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_11_01_01_(0'd949)
[MPW] 00_11_10_11_01_01_(0'd949)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     268] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_00_10_01_(0'd73)
[MPW] 00_00_01_00_10_01_(0'd73)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     275] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_10_10_(0'd1946)
[MPW] 01_11_10_01_10_10_(0'd1946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     282] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_00_10_10_(0'd1610)
[MPW] 01_10_01_00_10_10_(0'd1610)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     289] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_00_01_01_(0'd-3845)
[MPW] 11_11_00_00_01_01_(0'd-3845)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     296] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_11_10_00_(0'd1656)
[MPW] 01_10_01_11_10_00_(0'd1656)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     303] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_01_10_01_(0'd2009)
[MPW] 01_11_11_01_10_01_(0'd2009)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     310] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_01_01_00_(0'd-2324)
[MPW] 10_01_00_01_01_00_(0'd-2324)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     317] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_00_10_00_(0'd1928)
[MPW] 01_11_10_00_10_00_(0'd1928)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     324] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_00_11_00_(0'd-2252)
[MPW] 10_00_11_00_11_00_(0'd-2252)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     331] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_11_11_(0'd-3183)
[MPW] 11_00_01_10_11_11_(0'd-3183)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     338] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_01_01_10_(0'd534)
[MPW] 00_10_00_01_01_10_(0'd534)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     345] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_11_00_00_(0'd816)
[MPW] 00_11_00_11_00_00_(0'd816)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     352] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_00_11_11_(0'd1231)
[MPW] 01_00_11_00_11_11_(0'd1231)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     359] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_01_01_00_(0'd1172)
[MPW] 01_00_10_01_01_00_(0'd1172)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     366] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_01_10_10_(0'd1114)
[MPW] 01_00_01_01_10_10_(0'd1114)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     373] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_00_10_(0'd-3490)
[MPW] 11_01_10_10_00_10_(0'd-3490)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     380] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_00_00_(0'd48)
[MPW] 00_00_00_11_00_00_(0'd48)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     387] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_10_01_(0'd1817)
[MPW] 01_11_00_01_10_01_(0'd1817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     394] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_00_11_01_(0'd1165)
[MPW] 01_00_10_00_11_01_(0'd1165)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     401] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_01_00_00_(0'd592)
[MPW] 00_10_01_01_00_00_(0'd592)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     408] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_00_11_10_(0'd910)
[MPW] 00_11_10_00_11_10_(0'd910)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     415] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_00_10_(0'd434)
[MPW] 00_01_10_11_00_10_(0'd434)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     422] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     429] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     436] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_01_01_(0'd-3733)
[MPW] 11_10_10_01_01_01_(0'd-3733)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     443] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_10_11_00_(0'd1580)
[MPW] 01_10_00_10_11_00_(0'd1580)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     450] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_00_10_10_11_(0'd-2347)
[MPW] 10_01_00_10_10_11_(0'd-2347)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     457] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_01_10_00_(0'd152)
[MPW] 00_00_10_01_10_00_(0'd152)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     464] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_00_01_(0'd-2593)
[MPW] 10_10_00_10_00_01_(0'd-2593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     471] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_00_10_11_(0'd-4043)
[MPW] 11_11_11_00_10_11_(0'd-4043)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     478] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_01_11_(0'd-3783)
[MPW] 11_10_11_00_01_11_(0'd-3783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     485] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_01_01_10_(0'd-2902)
[MPW] 10_11_01_01_01_10_(0'd-2902)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     492] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_01_(0'd1641)
[MPW] 01_10_01_10_10_01_(0'd1641)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     499] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_01_11_11_(0'd415)
[MPW] 00_01_10_01_11_11_(0'd415)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     506] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_00_11_00_(0'd-2636)
[MPW] 10_10_01_00_11_00_(0'd-2636)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     513] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     520] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_01_10_11_(0'd1051)
[MPW] 01_00_00_01_10_11_(0'd1051)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     527] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_00_11_01_(0'd-3661)
[MPW] 11_10_01_00_11_01_(0'd-3661)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     534] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_11_11_(0'd1839)
[MPW] 01_11_00_10_11_11_(0'd1839)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     541] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_01_(0'd333)
[MPW] 00_01_01_00_11_01_(0'd333)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     548] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_11_10_(0'd-3326)
[MPW] 11_00_11_11_11_10_(0'd-3326)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     555] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_11_00_(0'd-2716)
[MPW] 10_10_10_01_11_00_(0'd-2716)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     562] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_11_00_11_(0'd-3315)
[MPW] 11_00_11_11_00_11_(0'd-3315)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     569] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_00_10_00_11_(0'd803)
[MPW] 00_11_00_10_00_11_(0'd803)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     576] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     583] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_01_10_01_(0'd-2137)
[MPW] 10_00_01_01_10_01_(0'd-2137)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     590] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_10_11_01_(0'd-3181)
[MPW] 11_00_01_10_11_01_(0'd-3181)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     597] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_11_10_00_(0'd-3384)
[MPW] 11_01_00_11_10_00_(0'd-3384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     604] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_01_01_10_(0'd470)
[MPW] 00_01_11_01_01_10_(0'd470)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     611] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_00_10_(0'd-2594)
[MPW] 10_10_00_10_00_10_(0'd-2594)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     618] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_00_11_01_(0'd909)
[MPW] 00_11_10_00_11_01_(0'd909)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     625] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_11_00_01_(0'd1329)
[MPW] 01_01_00_11_00_01_(0'd1329)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     632] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_01_00_11_(0'd1811)
[MPW] 01_11_00_01_00_11_(0'd1811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     639] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_10_01_10_(0'd-3814)
[MPW] 11_10_11_10_01_10_(0'd-3814)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     646] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_10_01_(0'd761)
[MPW] 00_10_11_11_10_01_(0'd761)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     653] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_01_01_00_(0'd-3284)
[MPW] 11_00_11_01_01_00_(0'd-3284)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     660] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_01_10_01_(0'd-2713)
[MPW] 10_10_10_01_10_01_(0'd-2713)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     667] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_11_11_10_(0'd254)
[MPW] 00_00_11_11_11_10_(0'd254)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     674] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     681] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_11_10_11_(0'd-3579)
[MPW] 11_01_11_11_10_11_(0'd-3579)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     688] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     695] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_01_11_00_(0'd-3676)
[MPW] 11_10_01_01_11_00_(0'd-3676)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     702] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_00_00_(0'd-2192)
[MPW] 10_00_10_01_00_00_(0'd-2192)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     709] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_11_11_(0'd479)
[MPW] 00_01_11_01_11_11_(0'd479)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     716] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_11_10_00_(0'd312)
[MPW] 00_01_00_11_10_00_(0'd312)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     723] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_11_11_00_(0'd60)
[MPW] 00_00_00_11_11_00_(0'd60)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     730] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_10_10_(0'd1642)
[MPW] 01_10_01_10_10_10_(0'd1642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     737] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_10_00_00_(0'd1888)
[MPW] 01_11_01_10_00_00_(0'd1888)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     744] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_10_01_11_(0'd999)
[MPW] 00_11_11_10_01_11_(0'd999)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     751] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_11_00_01_(0'd113)
[MPW] 00_00_01_11_00_01_(0'd113)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     758] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_11_11_00_(0'd380)
[MPW] 00_01_01_11_11_00_(0'd380)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     765] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_01_01_01_(0'd1301)
[MPW] 01_01_00_01_01_01_(0'd1301)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     772] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_11_11_01_(0'd-3709)
[MPW] 11_10_01_11_11_01_(0'd-3709)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     779] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_10_00_01_(0'd-3489)
[MPW] 11_01_10_10_00_01_(0'd-3489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     786] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_01_10_00_11_(0'd867)
[MPW] 00_11_01_10_00_11_(0'd867)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     793] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_01_00_10_(0'd1682)
[MPW] 01_10_10_01_00_10_(0'd1682)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     800] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     807] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_11_10_10_(0'd-3834)
[MPW] 11_10_11_11_10_10_(0'd-3834)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     814] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_01_00_10_(0'd-2258)
[MPW] 10_00_11_01_00_10_(0'd-2258)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     821] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_10_01_00_(0'd-3300)
[MPW] 11_00_11_10_01_00_(0'd-3300)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     828] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_01_10_10_(0'd602)
[MPW] 00_10_01_01_10_10_(0'd602)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     835] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_10_11_10_(0'd-3502)
[MPW] 11_01_10_10_11_10_(0'd-3502)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     842] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_00_00_00_(0'd-3968)
[MPW] 11_11_10_00_00_00_(0'd-3968)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     849] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_11_11_00_(0'd-2556)
[MPW] 10_01_11_11_11_00_(0'd-2556)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     856] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_00_11_(0'd323)
[MPW] 00_01_01_00_00_11_(0'd323)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     863] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_01_00_01_(0'd-2897)
[MPW] 10_11_01_01_00_01_(0'd-2897)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     870] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_10_10_10_(0'd362)
[MPW] 00_01_01_10_10_10_(0'd362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     877] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_11_00_10_(0'd626)
[MPW] 00_10_01_11_00_10_(0'd626)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     884] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     891] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_11_00_10_(0'd-3250)
[MPW] 11_00_10_11_00_10_(0'd-3250)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     898] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_00_00_(0'd320)
[MPW] 00_01_01_00_00_00_(0'd320)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     905] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     912] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_11_00_11_(0'd-3571)
[MPW] 11_01_11_11_00_11_(0'd-3571)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     919] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_10_01_00_10_(0'd-3986)
[MPW] 11_11_10_01_00_10_(0'd-3986)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     926] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_11_00_(0'd-2108)
[MPW] 10_00_00_11_11_00_(0'd-2108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     933] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_10_10_10_(0'd874)
[MPW] 00_11_01_10_10_10_(0'd874)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     940] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_10_10_10_(0'd618)
[MPW] 00_10_01_10_10_10_(0'd618)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     947] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_00_01_(0'd-3249)
[MPW] 11_00_10_11_00_01_(0'd-3249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     954] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_01_00_11_(0'd-3283)
[MPW] 11_00_11_01_00_11_(0'd-3283)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     961] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_11_00_(0'd332)
[MPW] 00_01_01_00_11_00_(0'd332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     968] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_10_01_01_(0'd-2213)
[MPW] 10_00_10_10_01_01_(0'd-2213)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     975] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_10_11_11_(0'd1007)
[MPW] 00_11_11_10_11_11_(0'd1007)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     982] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_10_11_11_11_(0'd-3263)
[MPW] 11_00_10_11_11_11_(0'd-3263)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     989] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_00_10_00_(0'd1800)
[MPW] 01_11_00_00_10_00_(0'd1800)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     996] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_00_11_10_(0'd142)
[MPW] 00_00_10_00_11_10_(0'd142)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[     997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[     999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1000] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1001] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1002] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1003] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_01_11_10_(0'd-2590)
[MPW] 10_10_00_01_11_10_(0'd-2590)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1004] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1005] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1006] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1007] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1008] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1009] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1010] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_00_00_01_(0'd-2817)
[MPW] 10_11_00_00_00_01_(0'd-2817)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1011] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1012] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1013] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1014] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1015] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1016] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1017] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1018] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1019] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1020] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1021] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1022] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1023] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1024] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_10_11_10_(0'd110)
[MPW] 00_00_01_10_11_10_(0'd110)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1025] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1026] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1027] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1028] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1029] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1030] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1031] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_01_11_11_(0'd1887)
[MPW] 01_11_01_01_11_11_(0'd1887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1032] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1033] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1034] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1035] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1036] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1037] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1038] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_10_00_(0'd1416)
[MPW] 01_01_10_00_10_00_(0'd1416)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1039] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1040] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1041] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1042] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1043] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1044] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1045] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_01_00_11_10_(0'd-3662)
[MPW] 11_10_01_00_11_10_(0'd-3662)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1046] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1047] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1048] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1049] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1050] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1051] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1052] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_11_10_10_00_(0'd-2536)
[MPW] 10_01_11_10_10_00_(0'd-2536)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1053] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1054] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1055] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1056] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1057] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1058] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1059] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_10_11_01_(0'd1581)
[MPW] 01_10_00_10_11_01_(0'd1581)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1060] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1061] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1062] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1063] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1064] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1065] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1066] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_01_01_11_(0'd599)
[MPW] 00_10_01_01_01_11_(0'd599)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1067] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1068] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1069] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1070] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1071] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1072] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1073] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_10_10_00_(0'd1384)
[MPW] 01_01_01_10_10_00_(0'd1384)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1074] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1075] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1076] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1077] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1078] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1079] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1080] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_01_00_01_(0'd1745)
[MPW] 01_10_11_01_00_01_(0'd1745)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1081] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1082] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1083] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1084] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1085] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1086] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1087] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_11_01_10_(0'd246)
[MPW] 00_00_11_11_01_10_(0'd246)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1088] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1089] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1090] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1091] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1092] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1093] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1094] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_01_01_10_(0'd1046)
[MPW] 01_00_00_01_01_10_(0'd1046)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1095] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1096] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1097] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1098] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1099] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1101] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_10_11_(0'd-2203)
[MPW] 10_00_10_01_10_11_(0'd-2203)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1108] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_00_00_01_(0'd1857)
[MPW] 01_11_01_00_00_01_(0'd1857)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1115] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_00_00_01_(0'd1473)
[MPW] 01_01_11_00_00_01_(0'd1473)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1122] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_01_10_(0'd-2934)
[MPW] 10_11_01_11_01_10_(0'd-2934)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1129] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_11_11_01_(0'd-3773)
[MPW] 11_10_10_11_11_01_(0'd-3773)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1136] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_10_00_(0'd-2136)
[MPW] 10_00_01_01_10_00_(0'd-2136)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1143] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_00_10_10_(0'd-3018)
[MPW] 10_11_11_00_10_10_(0'd-3018)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1150] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_00_00_(0'd-3808)
[MPW] 11_10_11_10_00_00_(0'd-3808)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1157] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_01_10_01_(0'd-3609)
[MPW] 11_10_00_01_10_01_(0'd-3609)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1164] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_00_00_00_(0'd-3264)
[MPW] 11_00_11_00_00_00_(0'd-3264)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1171] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_10_10_10_(0'd42)
[MPW] 00_00_00_10_10_10_(0'd42)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1178] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_00_00_01_(0'd-3265)
[MPW] 11_00_11_00_00_01_(0'd-3265)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1185] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_00_11_11_(0'd335)
[MPW] 00_01_01_00_11_11_(0'd335)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1192] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_01_11_(0'd167)
[MPW] 00_00_10_10_01_11_(0'd167)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1199] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_11_10_(0'd1518)
[MPW] 01_01_11_10_11_10_(0'd1518)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1206] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_11_11_(0'd-3743)
[MPW] 11_10_10_01_11_11_(0'd-3743)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1213] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_10_11_01_(0'd1005)
[MPW] 00_11_11_10_11_01_(0'd1005)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1220] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_01_11_10_(0'd734)
[MPW] 00_10_11_01_11_10_(0'd734)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1227] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_00_11_11_(0'd783)
[MPW] 00_11_00_00_11_11_(0'd783)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1234] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_10_11_10_10_(0'd-4026)
[MPW] 11_11_10_11_10_10_(0'd-4026)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1241] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_00_00_10_(0'd-3266)
[MPW] 11_00_11_00_00_10_(0'd-3266)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1248] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_10_11_10_(0'd-3054)
[MPW] 10_11_11_10_11_10_(0'd-3054)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1255] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_11_10_10_(0'd-2362)
[MPW] 10_01_00_11_10_10_(0'd-2362)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1262] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_11_10_(0'd-2462)
[MPW] 10_01_10_01_11_10_(0'd-2462)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1269] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_01_10_(0'd1334)
[MPW] 01_01_00_11_01_10_(0'd1334)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1276] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_00_01_00_(0'd644)
[MPW] 00_10_10_00_01_00_(0'd644)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1283] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_10_01_10_(0'd1574)
[MPW] 01_10_00_10_01_10_(0'd1574)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1290] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_01_01_00_(0'd20)
[MPW] 00_00_00_01_01_00_(0'd20)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1297] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_00_11_11_(0'd-2767)
[MPW] 10_10_11_00_11_11_(0'd-2767)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1304] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_01_10_01_10_(0'd-3942)
[MPW] 11_11_01_10_01_10_(0'd-3942)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1311] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1318] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_10_00_(0'd-2792)
[MPW] 10_10_11_10_10_00_(0'd-2792)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1325] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_00_00_01_(0'd-2433)
[MPW] 10_01_10_00_00_01_(0'd-2433)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1332] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_00_00_10_(0'd642)
[MPW] 00_10_10_00_00_10_(0'd642)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1339] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1346] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1353] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_10_10_01_00_(0'd-4004)
[MPW] 11_11_10_10_01_00_(0'd-4004)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1360] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_10_10_01_(0'd489)
[MPW] 00_01_11_10_10_01_(0'd489)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1367] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_11_10_(0'd2014)
[MPW] 01_11_11_01_11_10_(0'd2014)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1374] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1381] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_01_10_00_(0'd1752)
[MPW] 01_10_11_01_10_00_(0'd1752)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1388] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_10_10_01_(0'd-2217)
[MPW] 10_00_10_10_10_01_(0'd-2217)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1395] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_11_10_(0'd-2622)
[MPW] 10_10_00_11_11_10_(0'd-2622)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1402] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_11_11_01_(0'd-2109)
[MPW] 10_00_00_11_11_01_(0'd-2109)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1409] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_10_10_(0'd1162)
[MPW] 01_00_10_00_10_10_(0'd1162)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1416] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_11_01_11_01_(0'd1757)
[MPW] 01_10_11_01_11_01_(0'd1757)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1423] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_00_10_(0'd818)
[MPW] 00_11_00_11_00_10_(0'd818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1430] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_01_11_01_(0'd-4061)
[MPW] 11_11_11_01_11_01_(0'd-4061)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1437] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_11_01_11_(0'd-2935)
[MPW] 10_11_01_11_01_11_(0'd-2935)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1444] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_11_00_(0'd-2748)
[MPW] 10_10_10_11_11_00_(0'd-2748)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1451] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_10_11_00_(0'd-4076)
[MPW] 11_11_11_10_11_00_(0'd-4076)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1458] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_01_00_10_(0'd1810)
[MPW] 01_11_00_01_00_10_(0'd1810)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1465] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_10_00_10_(0'd-3426)
[MPW] 11_01_01_10_00_10_(0'd-3426)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1472] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_11_01_01_(0'd373)
[MPW] 00_01_01_11_01_01_(0'd373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1479] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_11_00_01_(0'd-3569)
[MPW] 11_01_11_11_00_01_(0'd-3569)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1486] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_00_00_10_(0'd-3138)
[MPW] 11_00_01_00_00_10_(0'd-3138)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1493] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_11_11_01_(0'd-2749)
[MPW] 10_10_10_11_11_01_(0'd-2749)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1500] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1507] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1514] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_00_10_(0'd-2050)
[MPW] 10_00_00_00_00_10_(0'd-2050)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1521] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_11_10_00_(0'd-2616)
[MPW] 10_10_00_11_10_00_(0'd-2616)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1528] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_00_01_(0'd1889)
[MPW] 01_11_01_10_00_01_(0'd1889)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1535] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_11_10_11_(0'd-2811)
[MPW] 10_10_11_11_10_11_(0'd-2811)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1542] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_01_10_10_(0'd-3802)
[MPW] 11_10_11_01_10_10_(0'd-3802)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1549] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_11_10_01_(0'd185)
[MPW] 00_00_10_11_10_01_(0'd185)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1556] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_11_10_11_(0'd-3835)
[MPW] 11_10_11_11_10_11_(0'd-3835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1563] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_00_10_10_(0'd-3146)
[MPW] 11_00_01_00_10_10_(0'd-3146)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1570] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_11_10_01_(0'd249)
[MPW] 00_00_11_11_10_01_(0'd249)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1577] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_11_11_11_(0'd-2175)
[MPW] 10_00_01_11_11_11_(0'd-2175)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1584] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_01_10_00_(0'd-3608)
[MPW] 11_10_00_01_10_00_(0'd-3608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1591] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1598] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_01_10_11_(0'd-2395)
[MPW] 10_01_01_01_10_11_(0'd-2395)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1605] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_11_01_11_(0'd119)
[MPW] 00_00_01_11_01_11_(0'd119)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1612] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1619] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_01_00_(0'd1332)
[MPW] 01_01_00_11_01_00_(0'd1332)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1626] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_01_00_11_(0'd915)
[MPW] 00_11_10_01_00_11_(0'd915)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1633] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_11_10_00_(0'd1720)
[MPW] 01_10_10_11_10_00_(0'd1720)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1640] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_01_01_00_(0'd1684)
[MPW] 01_10_10_01_01_00_(0'd1684)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1647] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_11_11_(0'd-2207)
[MPW] 10_00_10_01_11_11_(0'd-2207)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1654] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_00_10_(0'd-2978)
[MPW] 10_11_10_10_00_10_(0'd-2978)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1661] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_11_01_11_(0'd-2295)
[MPW] 10_00_11_11_01_11_(0'd-2295)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1668] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_01_00_01_(0'd593)
[MPW] 00_10_01_01_00_01_(0'd593)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1675] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_01_00_(0'd1348)
[MPW] 01_01_01_00_01_00_(0'd1348)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1682] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_00_10_00_(0'd328)
[MPW] 00_01_01_00_10_00_(0'd328)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1689] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_00_10_(0'd1346)
[MPW] 01_01_01_00_00_10_(0'd1346)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1696] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_10_11_01_(0'd1197)
[MPW] 01_00_10_10_11_01_(0'd1197)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1703] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_00_01_10_(0'd-2694)
[MPW] 10_10_10_00_01_10_(0'd-2694)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1710] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_10_00_00_(0'd608)
[MPW] 00_10_01_10_00_00_(0'd608)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1717] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_00_01_00_(0'd-2116)
[MPW] 10_00_01_00_01_00_(0'd-2116)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1724] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1731] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_00_10_11_(0'd-2891)
[MPW] 10_11_01_00_10_11_(0'd-2891)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1738] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_00_00_10_(0'd1154)
[MPW] 01_00_10_00_00_10_(0'd1154)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1745] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_01_11_(0'd247)
[MPW] 00_00_11_11_01_11_(0'd247)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1752] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_10_01_01_(0'd-3365)
[MPW] 11_01_00_10_01_01_(0'd-3365)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1759] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_11_10_11_(0'd1275)
[MPW] 01_00_11_11_10_11_(0'd1275)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1766] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_01_11_01_(0'd-2717)
[MPW] 10_10_10_01_11_01_(0'd-2717)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1773] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_10_10_10_(0'd-3946)
[MPW] 11_11_01_10_10_10_(0'd-3946)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1780] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_01_11_01_(0'd1373)
[MPW] 01_01_01_01_11_01_(0'd1373)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1787] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_10_10_00_(0'd168)
[MPW] 00_00_10_10_10_00_(0'd168)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1794] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_10_01_00_(0'd1828)
[MPW] 01_11_00_10_01_00_(0'd1828)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1801] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_11_11_01_(0'd317)
[MPW] 00_01_00_11_11_01_(0'd317)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1808] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_01_11_00_(0'd-3036)
[MPW] 10_11_11_01_11_00_(0'd-3036)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1815] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_00_10_(0'd-2786)
[MPW] 10_10_11_10_00_10_(0'd-2786)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1822] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_11_11_(0'd-3791)
[MPW] 11_10_11_00_11_11_(0'd-3791)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1829] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_10_10_(0'd-4042)
[MPW] 11_11_11_00_10_10_(0'd-4042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1836] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_11_11_(0'd-2991)
[MPW] 10_11_10_10_11_11_(0'd-2991)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1843] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_01_11_11_(0'd1951)
[MPW] 01_11_10_01_11_11_(0'd1951)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1850] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_00_10_(0'd-3474)
[MPW] 11_01_10_01_00_10_(0'd-3474)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1857] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_11_00_01_(0'd305)
[MPW] 00_01_00_11_00_01_(0'd305)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1864] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_01_10_10_11_(0'd-3691)
[MPW] 11_10_01_10_10_11_(0'd-3691)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1871] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_00_10_01_(0'd-3401)
[MPW] 11_01_01_00_10_01_(0'd-3401)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1878] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_10_10_11_(0'd1835)
[MPW] 01_11_00_10_10_11_(0'd1835)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1885] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_10_10_11_(0'd-3627)
[MPW] 11_10_00_10_10_11_(0'd-3627)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1892] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_00_00_(0'd-3760)
[MPW] 11_10_10_11_00_00_(0'd-3760)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1899] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_00_01_11_(0'd-2887)
[MPW] 10_11_01_00_01_11_(0'd-2887)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1906] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_01_01_11_(0'd-2135)
[MPW] 10_00_01_01_01_11_(0'd-2135)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1913] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_01_00_01_(0'd1297)
[MPW] 01_01_00_01_00_01_(0'd1297)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1920] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_00_10_01_(0'd841)
[MPW] 00_11_01_00_10_01_(0'd841)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1927] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_01_00_00_(0'd-2768)
[MPW] 10_10_11_01_00_00_(0'd-2768)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1934] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_01_00_(0'd-3764)
[MPW] 11_10_10_11_01_00_(0'd-3764)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1941] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_10_00_(0'd1512)
[MPW] 01_01_11_10_10_00_(0'd1512)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1948] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_11_00_(0'd1100)
[MPW] 01_00_01_00_11_00_(0'd1100)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1955] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_10_10_10_(0'd-3818)
[MPW] 11_10_11_10_10_10_(0'd-3818)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1962] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_11_00_00_(0'd1008)
[MPW] 00_11_11_11_00_00_(0'd1008)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1969] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_00_01_(0'd1681)
[MPW] 01_10_10_01_00_01_(0'd1681)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1976] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_10_11_00_(0'd108)
[MPW] 00_00_01_10_11_00_(0'd108)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1983] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_01_00_(0'd1620)
[MPW] 01_10_01_01_01_00_(0'd1620)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1990] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_10_11_00_(0'd-3564)
[MPW] 11_01_11_10_11_00_(0'd-3564)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1997] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_01_00_10_(0'd1042)
[MPW] 01_00_00_01_00_10_(0'd1042)
-----------------------------------
-----------------------------------
curr tbCase: 2
* output 12bit
* current error num : 16
[    1998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_11_10_(0'd-2974)
[MPW] 10_11_10_01_11_10_(0'd-2974)
-----------------------------------
-----------------------------------
curr tbCase: 2
* collecting 12bit
* current error num : 16
[    1999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_11_10_(0'd-2974)
[MPW] 10_11_10_01_11_10_(0'd-2974)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 16
[       0] Ref / DUT ===> FAIL
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_11_01_10_(0'd822)
[MPW] 10_11_10_01_11_10_(0'd-2974)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       1] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_11_01_10_(0'd822)
[MPW] 00_11_00_11_01_10_(0'd822)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       2] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_11_01_10_(0'd822)
[MPW] 00_11_00_11_01_10_(0'd822)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       3] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_11_01_10_(0'd822)
[MPW] 00_11_00_11_01_10_(0'd822)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[       4] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       5] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       6] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       7] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       8] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[       9] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      10] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_00_00_11_(0'd-2627)
[MPW] 10_10_01_00_00_11_(0'd-2627)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      11] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      12] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      13] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      14] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      15] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      16] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      17] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      18] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      19] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      20] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      21] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      22] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      23] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      24] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_01_01_01_(0'd-2901)
[MPW] 10_11_01_01_01_01_(0'd-2901)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      25] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      26] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      27] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      28] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      29] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      30] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      31] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_11_10_01_(0'd1145)
[MPW] 01_00_01_11_10_01_(0'd1145)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      32] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      33] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      34] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      35] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      36] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      37] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      38] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_00_10_11_(0'd-3787)
[MPW] 11_10_11_00_10_11_(0'd-3787)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      39] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      40] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      41] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      42] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      43] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      44] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      45] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_10_01_(0'd1353)
[MPW] 01_01_01_00_10_01_(0'd1353)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      46] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      47] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      48] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      49] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      50] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      51] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      52] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_11_11_10_00_(0'd-3832)
[MPW] 11_10_11_11_10_00_(0'd-3832)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      53] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      54] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      55] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      56] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      57] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      58] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      59] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_10_10_10_(0'd1130)
[MPW] 01_00_01_10_10_10_(0'd1130)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      60] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      61] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      62] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      63] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      64] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      65] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      66] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_10_11_00_(0'd1516)
[MPW] 01_01_11_10_11_00_(0'd1516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      67] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      68] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      69] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      70] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      71] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      72] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      73] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_11_11_00_(0'd1212)
[MPW] 01_00_10_11_11_00_(0'd1212)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      74] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      75] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      76] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      77] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      78] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      79] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      80] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_01_00_(0'd1412)
[MPW] 01_01_10_00_01_00_(0'd1412)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      81] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      82] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      83] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      84] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      85] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      86] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      87] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_01_01_(0'd-3765)
[MPW] 11_10_10_11_01_01_(0'd-3765)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      88] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      89] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      90] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      91] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      92] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      93] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      94] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_10_01_(0'd-3433)
[MPW] 11_01_01_10_10_01_(0'd-3433)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[      95] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      96] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      97] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      98] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[      99] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     101] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_11_11_01_(0'd1341)
[MPW] 01_01_00_11_11_01_(0'd1341)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     102] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     108] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_11_10_11_(0'd-2683)
[MPW] 10_10_01_11_10_11_(0'd-2683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     109] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     115] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_11_01_(0'd-3373)
[MPW] 11_01_00_10_11_01_(0'd-3373)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     116] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     122] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_01_00_00_(0'd-3216)
[MPW] 11_00_10_01_00_00_(0'd-3216)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     123] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     129] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_00_00_11_(0'd-3011)
[MPW] 10_11_11_00_00_11_(0'd-3011)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     130] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     136] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_00_00_10_(0'd-3586)
[MPW] 11_10_00_00_00_10_(0'd-3586)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     137] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     143] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_11_11_00_11_(0'd-2291)
[MPW] 10_00_11_11_00_11_(0'd-2291)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     144] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     150] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_10_10_11_(0'd-4075)
[MPW] 11_11_11_10_10_11_(0'd-4075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     151] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     157] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     158] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     164] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     165] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     171] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_10_10_01_(0'd-3881)
[MPW] 11_11_00_10_10_01_(0'd-3881)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     172] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     178] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_10_10_00_(0'd1576)
[MPW] 01_10_00_10_10_00_(0'd1576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     179] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     185] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_00_10_01_(0'd-2569)
[MPW] 10_10_00_00_10_01_(0'd-2569)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     186] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     192] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_11_00_10_(0'd1394)
[MPW] 01_01_01_11_00_10_(0'd1394)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     193] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     199] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_01_11_(0'd-2855)
[MPW] 10_11_00_10_01_11_(0'd-2855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     200] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     206] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_01_11_(0'd967)
[MPW] 00_11_11_00_01_11_(0'd967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     207] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     213] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_01_10_00_(0'd-2968)
[MPW] 10_11_10_01_10_00_(0'd-2968)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     214] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     220] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_01_00_01_(0'd-3217)
[MPW] 11_00_10_01_00_01_(0'd-3217)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     221] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     227] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_00_01_00_11_(0'd1555)
[MPW] 01_10_00_01_00_11_(0'd1555)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     228] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     234] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_00_00_10_(0'd-2946)
[MPW] 10_11_10_00_00_10_(0'd-2946)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     235] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     241] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_11_11_00_(0'd-3068)
[MPW] 10_11_11_11_11_00_(0'd-3068)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     242] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     248] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_00_11_01_(0'd525)
[MPW] 00_10_00_00_11_01_(0'd525)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     249] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     255] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_00_10_11_(0'd-3851)
[MPW] 11_11_00_00_10_11_(0'd-3851)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     256] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     262] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_01_10_10_(0'd-3354)
[MPW] 11_01_00_01_10_10_(0'd-3354)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     263] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     269] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     270] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     276] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_10_00_10_(0'd-3362)
[MPW] 11_01_00_10_00_10_(0'd-3362)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     277] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     283] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_00_01_11_11_(0'd543)
[MPW] 00_10_00_01_11_11_(0'd543)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     284] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     290] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_10_11_10_(0'd-2606)
[MPW] 10_10_00_10_11_10_(0'd-2606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     291] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     297] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_01_11_(0'd-3495)
[MPW] 11_01_10_10_01_11_(0'd-3495)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     298] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     304] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_00_01_01_(0'd581)
[MPW] 00_10_01_00_01_01_(0'd581)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     305] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     311] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_10_01_11_00_(0'd-2204)
[MPW] 10_00_10_01_11_00_(0'd-2204)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     312] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     318] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_11_10_11_(0'd-3643)
[MPW] 11_10_00_11_10_11_(0'd-3643)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     319] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     325] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     326] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     332] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     333] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     339] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_01_11_00_(0'd1884)
[MPW] 01_11_01_01_11_00_(0'd1884)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     340] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     346] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_10_00_01_(0'd737)
[MPW] 00_10_11_10_00_01_(0'd737)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     347] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     353] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_11_11_10_(0'd126)
[MPW] 00_00_01_11_11_10_(0'd126)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     354] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     360] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_11_(0'd-3443)
[MPW] 11_01_01_11_00_11_(0'd-3443)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     361] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     367] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_11_11_00_(0'd-2876)
[MPW] 10_11_00_11_11_00_(0'd-2876)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     368] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     374] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_10_11_10_(0'd-3246)
[MPW] 11_00_10_10_11_10_(0'd-3246)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     375] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     381] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_00_11_11_(0'd-3023)
[MPW] 10_11_11_00_11_11_(0'd-3023)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     382] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     388] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_00_01_00_(0'd1476)
[MPW] 01_01_11_00_01_00_(0'd1476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     389] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     395] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_11_01_10_(0'd438)
[MPW] 00_01_10_11_01_10_(0'd438)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     396] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     402] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_10_01_00_(0'd-2852)
[MPW] 10_11_00_10_01_00_(0'd-2852)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     403] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     409] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_01_11_01_00_(0'd372)
[MPW] 00_01_01_11_01_00_(0'd372)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     410] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     416] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_01_00_01_10_(0'd1094)
[MPW] 01_00_01_00_01_10_(0'd1094)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     417] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     423] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_10_00_00_(0'd-3616)
[MPW] 11_10_00_10_00_00_(0'd-3616)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     424] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     430] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_10_10_01_(0'd-2793)
[MPW] 10_10_11_10_10_01_(0'd-2793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     431] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     437] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_01_11_(0'd-2999)
[MPW] 10_11_10_11_01_11_(0'd-2999)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     438] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     444] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_11_10_10_(0'd1082)
[MPW] 01_00_00_11_10_10_(0'd1082)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     445] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     451] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_00_11_(0'd-2067)
[MPW] 10_00_00_01_00_11_(0'd-2067)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     452] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     458] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_11_01_(0'd93)
[MPW] 00_00_01_01_11_01_(0'd93)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     459] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     465] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_11_00_10_10_(0'd-2250)
[MPW] 10_00_11_00_10_10_(0'd-2250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     466] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     472] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_00_00_(0'd752)
[MPW] 00_10_11_11_00_00_(0'd752)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     473] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     479] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_00_00_01_01_(0'd261)
[MPW] 00_01_00_00_01_01_(0'd261)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     480] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     486] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_01_(0'd1673)
[MPW] 01_10_10_00_10_01_(0'd1673)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     487] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     493] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     494] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     500] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_11_11_00_10_(0'd498)
[MPW] 00_01_11_11_00_10_(0'd498)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     501] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     507] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_00_01_10_01_(0'd793)
[MPW] 00_11_00_01_10_01_(0'd793)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     508] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     514] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_10_10_10_10_(0'd-3242)
[MPW] 11_00_10_10_10_10_(0'd-3242)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     515] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     521] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_10_01_(0'd-2457)
[MPW] 10_01_10_01_10_01_(0'd-2457)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     522] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     528] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_11_11_(0'd-3167)
[MPW] 11_00_01_01_11_11_(0'd-3167)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     529] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     535] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_01_00_11_(0'd1683)
[MPW] 01_10_10_01_00_11_(0'd1683)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     536] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     542] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_00_11_01_01_(0'd-3125)
[MPW] 11_00_00_11_01_01_(0'd-3125)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     543] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     549] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_10_01_00_(0'd-3748)
[MPW] 11_10_10_10_01_00_(0'd-3748)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     550] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     556] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_10_11_(0'd-3771)
[MPW] 11_10_10_11_10_11_(0'd-3771)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     557] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     563] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_11_01_10_(0'd-3382)
[MPW] 11_01_00_11_01_10_(0'd-3382)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     564] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     570] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_01_11_11_(0'd-2399)
[MPW] 10_01_01_01_11_11_(0'd-2399)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     571] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     577] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_00_10_01_(0'd-3465)
[MPW] 11_01_10_00_10_01_(0'd-3465)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     578] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     584] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_11_11_01_(0'd-2429)
[MPW] 10_01_01_11_11_01_(0'd-2429)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     585] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     591] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_11_11_11_(0'd1087)
[MPW] 01_00_00_11_11_11_(0'd1087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     592] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     598] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_01_00_10_01_(0'd-3657)
[MPW] 11_10_01_00_10_01_(0'd-3657)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     599] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     605] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_10_11_(0'd-2059)
[MPW] 10_00_00_00_10_11_(0'd-2059)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     606] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     612] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_10_01_(0'd553)
[MPW] 00_10_00_10_10_01_(0'd553)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     613] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     619] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_10_01_(0'd1977)
[MPW] 01_11_10_11_10_01_(0'd1977)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     620] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     626] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_01_11_10_(0'd542)
[MPW] 00_10_00_01_11_10_(0'd542)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     627] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     633] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     634] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     640] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_00_01_01_(0'd965)
[MPW] 00_11_11_00_01_01_(0'd965)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     641] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     647] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_00_01_10_10_(0'd-3866)
[MPW] 11_11_00_01_10_10_(0'd-3866)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     648] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     654] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_11_10_01_(0'd-3769)
[MPW] 11_10_10_11_10_01_(0'd-3769)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     655] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     661] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_00_11_(0'd1843)
[MPW] 01_11_00_11_00_11_(0'd1843)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     662] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     668] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_01_10_11_11_(0'd623)
[MPW] 00_10_01_10_11_11_(0'd623)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     669] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     675] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_00_01_11_11_(0'd287)
[MPW] 00_01_00_01_11_11_(0'd287)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     676] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     682] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_11_00_10_(0'd1714)
[MPW] 01_10_10_11_00_10_(0'd1714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     683] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     689] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_01_10_10_(0'd-2714)
[MPW] 10_10_10_01_10_10_(0'd-2714)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     690] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     696] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_00_00_10_(0'd1026)
[MPW] 01_00_00_00_00_10_(0'd1026)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     697] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     703] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_10_00_10_01_(0'd1929)
[MPW] 01_11_10_00_10_01_(0'd1929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     704] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     710] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_11_11_(0'd1855)
[MPW] 01_11_00_11_11_11_(0'd1855)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     711] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     717] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_01_01_01_(0'd21)
[MPW] 00_00_00_01_01_01_(0'd21)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     718] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     724] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_11_01_10_(0'd1462)
[MPW] 01_01_10_11_01_10_(0'd1462)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     725] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     731] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_00_00_11_10_(0'd1038)
[MPW] 01_00_00_00_11_10_(0'd1038)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     732] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     738] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_00_00_10_(0'd1986)
[MPW] 01_11_11_00_00_10_(0'd1986)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     739] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     745] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_11_00_00_(0'd-3440)
[MPW] 11_01_01_11_00_00_(0'd-3440)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     746] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     752] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_01_00_00_10_(0'd-3906)
[MPW] 11_11_01_00_00_10_(0'd-3906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     753] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     759] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_11_00_10_11_(0'd-2507)
[MPW] 10_01_11_00_10_11_(0'd-2507)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     760] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     766] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_01_00_11_(0'd211)
[MPW] 00_00_11_01_00_11_(0'd211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     767] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     773] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_01_01_(0'd-3573)
[MPW] 11_01_11_11_01_01_(0'd-3573)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     774] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     780] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     781] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     787] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_00_11_00_(0'd-2188)
[MPW] 10_00_10_00_11_00_(0'd-2188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     788] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     794] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_01_00_01_(0'd1489)
[MPW] 01_01_11_01_00_01_(0'd1489)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     795] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     801] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_01_01_11_(0'd-2967)
[MPW] 10_11_10_01_01_11_(0'd-2967)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     802] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     808] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_11_10_01_(0'd441)
[MPW] 00_01_10_11_10_01_(0'd441)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     809] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     815] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_11_01_01_00_(0'd-2516)
[MPW] 10_01_11_01_01_00_(0'd-2516)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     816] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     822] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_10_11_11_(0'd-3759)
[MPW] 11_10_10_10_11_11_(0'd-3759)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     823] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     829] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_10_01_11_(0'd-2599)
[MPW] 10_10_00_10_01_11_(0'd-2599)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     830] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     836] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_10_00_11_(0'd675)
[MPW] 00_10_10_10_00_11_(0'd675)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     837] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     843] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_11_11_(0'd767)
[MPW] 00_10_11_11_11_11_(0'd767)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     844] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     850] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_10_11_(0'd-3723)
[MPW] 11_10_10_00_10_11_(0'd-3723)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     851] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     857] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_00_00_01_(0'd1729)
[MPW] 01_10_11_00_00_01_(0'd1729)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     858] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     864] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_11_11_01_(0'd253)
[MPW] 00_00_11_11_11_01_(0'd253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     865] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     871] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_01_11_00_(0'd-3804)
[MPW] 11_10_11_01_11_00_(0'd-3804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     872] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     878] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_00_11_01_(0'd1485)
[MPW] 01_01_11_00_11_01_(0'd1485)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     879] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     885] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_10_10_(0'd1674)
[MPW] 01_10_10_00_10_10_(0'd1674)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     886] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     892] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_01_00_01_(0'd-3153)
[MPW] 11_00_01_01_00_01_(0'd-3153)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     893] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     899] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_00_10_(0'd1250)
[MPW] 01_00_11_10_00_10_(0'd1250)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     900] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     906] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_01_11_10_(0'd-4062)
[MPW] 11_11_11_01_11_10_(0'd-4062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     907] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     913] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_11_01_11_(0'd2039)
[MPW] 01_11_11_11_01_11_(0'd2039)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     914] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     920] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_10_11_10_(0'd-2158)
[MPW] 10_00_01_10_11_10_(0'd-2158)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     921] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     927] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_01_10_11_(0'd1947)
[MPW] 01_11_10_01_10_11_(0'd1947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     928] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     934] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_01_11_00_01_(0'd-2929)
[MPW] 10_11_01_11_00_01_(0'd-2929)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     935] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     941] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_10_01_00_(0'd1188)
[MPW] 01_00_10_10_01_00_(0'd1188)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     942] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     948] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_11_00_11_(0'd243)
[MPW] 00_00_11_11_00_11_(0'd243)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     949] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     955] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_01_01_11_(0'd151)
[MPW] 00_00_10_01_01_11_(0'd151)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     956] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     962] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_11_10_10_11_(0'd747)
[MPW] 00_10_11_10_10_11_(0'd747)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     963] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     969] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_00_10_10_(0'd906)
[MPW] 00_11_10_00_10_10_(0'd906)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     970] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     976] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_10_00_10_00_(0'd1672)
[MPW] 01_10_10_00_10_00_(0'd1672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     977] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     983] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_01_01_01_(0'd853)
[MPW] 00_11_01_01_01_01_(0'd853)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     984] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     990] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_11_10_01_(0'd-2105)
[MPW] 10_00_00_11_10_01_(0'd-2105)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     991] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     997] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_10_10_(0'd-2058)
[MPW] 10_00_00_00_10_10_(0'd-2058)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[     998] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[     999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1000] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1001] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1002] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1003] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1004] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_11_01_00_(0'd1780)
[MPW] 01_10_11_11_01_00_(0'd1780)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1005] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1006] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1007] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1008] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1009] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1010] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1011] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_11_11_01_(0'd-3517)
[MPW] 11_01_10_11_11_01_(0'd-3517)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1012] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1013] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1014] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1015] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1016] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1017] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1018] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_01_11_11_(0'd-3487)
[MPW] 11_01_10_01_11_11_(0'd-3487)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1019] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1020] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1021] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1022] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1023] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1024] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1025] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_00_01_11_(0'd1799)
[MPW] 01_11_00_00_01_11_(0'd1799)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1026] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1027] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1028] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1029] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1030] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1031] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1032] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_11_00_11_00_(0'd-2764)
[MPW] 10_10_11_00_11_00_(0'd-2764)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1033] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1034] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1035] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1036] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1037] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1038] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1039] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_01_00_00_10_(0'd1090)
[MPW] 01_00_01_00_00_10_(0'd1090)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1040] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1041] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1042] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1043] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1044] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1045] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1046] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_10_01_11_(0'd-2087)
[MPW] 10_00_00_10_01_11_(0'd-2087)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1047] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1048] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1049] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1050] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1051] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1052] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1053] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1054] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1055] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1056] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1057] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1058] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1059] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1060] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_11_01_11_01_01_(0'd885)
[MPW] 00_11_01_11_01_01_(0'd885)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1061] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1062] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1063] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1064] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1065] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1066] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1067] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_00_10_00_(0'd-2312)
[MPW] 10_01_00_00_10_00_(0'd-2312)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1068] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1069] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1070] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1071] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1072] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1073] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1074] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_11_10_(0'd1758)
[MPW] 01_10_11_01_11_10_(0'd1758)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1075] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1076] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1077] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1078] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1079] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1080] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1081] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_11_10_01_(0'd-3513)
[MPW] 11_01_10_11_10_01_(0'd-3513)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1082] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1083] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1084] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1085] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1086] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1087] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1088] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_11_11_01_10_(0'd-3062)
[MPW] 10_11_11_11_01_10_(0'd-3062)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1089] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1090] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1091] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1092] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1093] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1094] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1095] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_00_10_11_(0'd1227)
[MPW] 01_00_11_00_10_11_(0'd1227)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1096] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1097] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1098] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1099] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1100] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1101] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1102] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_11_11_10_(0'd-3646)
[MPW] 11_10_00_11_11_10_(0'd-3646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1103] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1104] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1105] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1106] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1107] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1108] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1109] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_10_00_00_00_(0'd1664)
[MPW] 01_10_10_00_00_00_(0'd1664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1110] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1111] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1112] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1113] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1114] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1115] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1116] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1117] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1118] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1119] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1120] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1121] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1122] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1123] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_01_10_11_(0'd-3483)
[MPW] 11_01_10_01_10_11_(0'd-3483)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1124] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1125] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1126] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1127] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1128] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1129] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1130] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_11_01_10_(0'd1078)
[MPW] 01_00_00_11_01_10_(0'd1078)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1131] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1132] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1133] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1134] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1135] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1136] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1137] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_00_01_11_01_(0'd-3869)
[MPW] 11_11_00_01_11_01_(0'd-3869)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1138] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1139] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1140] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1141] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1142] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1143] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1144] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_00_10_10_11_(0'd-2859)
[MPW] 10_11_00_10_10_11_(0'd-2859)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1145] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1146] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1147] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1148] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1149] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1150] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1151] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_10_11_10_(0'd1646)
[MPW] 01_10_01_10_11_10_(0'd1646)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1152] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1153] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1154] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1155] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1156] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1157] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1158] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_01_00_11_(0'd-3731)
[MPW] 11_10_10_01_00_11_(0'd-3731)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1159] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1160] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1161] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1162] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1163] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1164] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1165] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_11_10_10_(0'd-2746)
[MPW] 10_10_10_11_10_10_(0'd-2746)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1166] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1167] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1168] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1169] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1170] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1171] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1172] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_10_00_10_10_(0'd138)
[MPW] 00_00_10_00_10_10_(0'd138)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1173] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1174] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1175] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1176] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1177] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1178] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1179] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_01_10_10_(0'd1370)
[MPW] 01_01_01_01_10_10_(0'd1370)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1180] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1181] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1182] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1183] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1184] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1185] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1186] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_01_01_00_(0'd2004)
[MPW] 01_11_11_01_01_00_(0'd2004)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1187] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1188] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1189] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1190] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1191] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1192] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1193] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_00_01_01_10_(0'd-3606)
[MPW] 11_10_00_01_01_10_(0'd-3606)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1194] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1195] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1196] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1197] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1198] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1199] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1200] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_11_00_00_(0'd688)
[MPW] 00_10_10_11_00_00_(0'd688)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1201] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1202] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1203] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1204] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1205] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1206] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1207] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_11_01_00_10_(0'd-2514)
[MPW] 10_01_11_01_00_10_(0'd-2514)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1208] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1209] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1210] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1211] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1212] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1213] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1214] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_11_10_00_(0'd-3576)
[MPW] 11_01_11_11_10_00_(0'd-3576)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1215] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1216] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1217] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1218] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1219] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1220] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1221] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_00_11_11_10_(0'd-2110)
[MPW] 10_00_00_11_11_10_(0'd-2110)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1222] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1223] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1224] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1225] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1226] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1227] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1228] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_11_11_10_11_(0'd2043)
[MPW] 01_11_11_11_10_11_(0'd2043)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1229] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1230] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1231] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1232] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1233] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1234] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1235] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_11_01_10_10_(0'd1754)
[MPW] 01_10_11_01_10_10_(0'd1754)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1236] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1237] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1238] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1239] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1240] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1241] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1242] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_00_01_00_01_(0'd-3345)
[MPW] 11_01_00_01_00_01_(0'd-3345)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1243] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1244] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1245] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1246] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1247] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1248] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1249] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_10_11_00_(0'd1900)
[MPW] 01_11_01_10_11_00_(0'd1900)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1250] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1251] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1252] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1253] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1254] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1255] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1256] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_00_01_01_(0'd-2053)
[MPW] 10_00_00_00_01_01_(0'd-2053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1257] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1258] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1259] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1260] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1261] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1262] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1263] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_10_11_00_(0'd-2476)
[MPW] 10_01_10_10_11_00_(0'd-2476)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1264] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1265] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1266] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1267] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1268] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1269] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1270] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_10_11_00_11_(0'd947)
[MPW] 00_11_10_11_00_11_(0'd947)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1271] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1272] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1273] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1274] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1275] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1276] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1277] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_10_11_(0'd-2459)
[MPW] 10_01_10_01_10_11_(0'd-2459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1278] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1279] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1280] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1281] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1282] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1283] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1284] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_11_01_(0'd1421)
[MPW] 01_01_10_00_11_01_(0'd1421)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1285] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1286] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1287] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1288] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1289] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1290] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1291] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_01_11_01_(0'd1821)
[MPW] 01_11_00_01_11_01_(0'd1821)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1292] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1293] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1294] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1295] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1296] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1297] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1298] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_00_01_10_(0'd-2374)
[MPW] 10_01_01_00_01_10_(0'd-2374)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1299] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1300] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1301] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1302] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1303] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1304] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1305] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_10_00_(0'd88)
[MPW] 00_00_01_01_10_00_(0'd88)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1306] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1307] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1308] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1309] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1310] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1311] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1312] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_00_00_10_(0'd1410)
[MPW] 01_01_10_00_00_10_(0'd1410)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1313] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1314] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1315] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1316] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1317] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1318] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1319] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_10_10_11_11_(0'd-3247)
[MPW] 11_00_10_10_11_11_(0'd-3247)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1320] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1321] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1322] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1323] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1324] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1325] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1326] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_10_01_(0'd-4041)
[MPW] 11_11_11_00_10_01_(0'd-4041)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1327] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1328] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1329] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1330] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1331] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1332] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1333] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_10_11_00_(0'd-2988)
[MPW] 10_11_10_10_11_00_(0'd-2988)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1334] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1335] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1336] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1337] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1338] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1339] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1340] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_01_00_00_00_(0'd1600)
[MPW] 01_10_01_00_00_00_(0'd1600)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1341] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1342] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1343] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1344] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1345] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1346] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1347] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_01_00_10_(0'd82)
[MPW] 00_00_01_01_00_10_(0'd82)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1348] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1349] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1350] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1351] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1352] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1353] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1354] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_10_11_10_00_(0'd1976)
[MPW] 01_11_10_11_10_00_(0'd1976)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1355] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1356] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1357] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1358] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1359] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1360] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1361] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_01_01_11_(0'd791)
[MPW] 00_11_00_01_01_11_(0'd791)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1362] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1363] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1364] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1365] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1366] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1367] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1368] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_10_10_00_(0'd552)
[MPW] 00_10_00_10_10_00_(0'd552)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1369] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1370] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1371] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1372] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1373] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1374] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1375] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_11_10_11_00_(0'd-2796)
[MPW] 10_10_11_10_11_00_(0'd-2796)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1376] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1377] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1378] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1379] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1380] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1381] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1382] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_01_00_10_10_(0'd-2890)
[MPW] 10_11_01_00_10_10_(0'd-2890)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1383] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1384] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1385] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1386] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1387] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1388] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1389] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_11_11_00_00_(0'd-2800)
[MPW] 10_10_11_11_00_00_(0'd-2800)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1390] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1391] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1392] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1393] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1394] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1395] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1396] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_10_00_01_11_(0'd903)
[MPW] 00_11_10_00_01_11_(0'd903)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1397] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1398] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1399] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1400] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1401] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1402] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1403] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_01_11_01_(0'd1053)
[MPW] 01_00_00_01_11_01_(0'd1053)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1404] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1405] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1406] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1407] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1408] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1409] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1410] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_10_10_11_10_(0'd430)
[MPW] 00_01_10_10_11_10_(0'd430)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1411] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1412] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1413] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1414] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1415] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1416] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1417] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_11_00_00_10_(0'd-3522)
[MPW] 11_01_11_00_00_10_(0'd-3522)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1418] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1419] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1420] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1421] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1422] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1423] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1424] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_00_01_01_10_(0'd-2838)
[MPW] 10_11_00_01_01_10_(0'd-2838)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1425] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1426] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1427] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1428] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1429] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1430] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1431] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_00_01_01_(0'd5)
[MPW] 00_00_00_00_01_01_(0'd5)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1432] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1433] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1434] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1435] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1436] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1437] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1438] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1439] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1440] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1441] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1442] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1443] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1444] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1445] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_11_01_11_11_(0'd-3807)
[MPW] 11_10_11_01_11_11_(0'd-3807)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1446] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1447] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1448] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1449] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1450] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1451] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1452] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_11_00_10_(0'd-2418)
[MPW] 10_01_01_11_00_10_(0'd-2418)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1453] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1454] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1455] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1456] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1457] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1458] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1459] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_10_01_00_(0'd36)
[MPW] 00_00_00_10_01_00_(0'd36)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1460] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1461] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1462] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1463] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1464] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1465] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1466] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_01_00_01_(0'd1617)
[MPW] 01_10_01_01_00_01_(0'd1617)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1467] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1468] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1469] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1470] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1471] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1472] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1473] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_01_00_01_(0'd1233)
[MPW] 01_00_11_01_00_01_(0'd1233)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1474] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1475] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1476] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1477] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1478] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1479] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1480] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_00_11_00_11_(0'd1075)
[MPW] 01_00_00_11_00_11_(0'd1075)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1481] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1482] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1483] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1484] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1485] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1486] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1487] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_01_10_10_11_(0'd1387)
[MPW] 01_01_01_10_10_11_(0'd1387)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1488] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1489] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1490] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1491] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1492] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1493] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1494] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_10_01_10_10_(0'd-2458)
[MPW] 10_01_10_01_10_10_(0'd-2458)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1495] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1496] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1497] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1498] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1499] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1500] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1501] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_01_11_11_10_(0'd-3198)
[MPW] 11_00_01_11_11_10_(0'd-3198)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1502] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1503] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1504] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1505] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1506] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1507] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1508] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_11_00_01_(0'd1521)
[MPW] 01_01_11_11_00_01_(0'd1521)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1509] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1510] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1511] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1512] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1513] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1514] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1515] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_10_11_11_11_10_(0'd766)
[MPW] 00_10_11_11_11_10_(0'd766)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1516] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1517] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1518] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1519] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1520] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1521] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1522] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_00_10_00_(0'd200)
[MPW] 00_00_11_00_10_00_(0'd200)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1523] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1524] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1525] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1526] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1527] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1528] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1529] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_10_10_10_(0'd1898)
[MPW] 01_11_01_10_10_10_(0'd1898)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1530] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1531] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1532] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1533] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1534] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1535] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1536] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_10_11_10_11_(0'd1467)
[MPW] 01_01_10_11_10_11_(0'd1467)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1537] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1538] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1539] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1540] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1541] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1542] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1543] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_00_00_(0'd-2640)
[MPW] 10_10_01_01_00_00_(0'd-2640)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1544] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1545] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1546] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1547] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1548] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1549] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1550] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_11_10_01_(0'd57)
[MPW] 00_00_00_11_10_01_(0'd57)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1551] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1552] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1553] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1554] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1555] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1556] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1557] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_01_00_00_(0'd-2960)
[MPW] 10_11_10_01_00_00_(0'd-2960)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1558] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1559] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1560] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1561] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1562] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1563] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1564] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_10_11_00_10_(0'd-2738)
[MPW] 10_10_10_11_00_10_(0'd-2738)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1565] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1566] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1567] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1568] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1569] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1570] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1571] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_11_11_10_11_(0'd1019)
[MPW] 00_11_11_11_10_11_(0'd1019)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1572] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1573] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1574] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1575] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1576] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1577] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1578] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_00_11_10_00_(0'd56)
[MPW] 00_00_00_11_10_00_(0'd56)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1579] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1580] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1581] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1582] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1583] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1584] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1585] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_01_01_(0'd-2069)
[MPW] 10_00_00_01_01_01_(0'd-2069)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1586] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1587] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1588] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1589] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1590] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1591] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1592] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_00_11_11_10_(0'd1854)
[MPW] 01_11_00_11_11_10_(0'd1854)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1593] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1594] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1595] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1596] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1597] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1598] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1599] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_00_01_10_01_(0'd-2073)
[MPW] 10_00_00_01_10_01_(0'd-2073)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1600] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1601] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1602] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1603] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1604] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1605] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1606] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_11_11_01_01_(0'd1013)
[MPW] 00_11_11_11_01_01_(0'd1013)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1607] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1608] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1609] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1610] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1611] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1612] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1613] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_00_10_10_00_(0'd-3112)
[MPW] 11_00_00_10_10_00_(0'd-3112)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1614] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1615] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1616] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1617] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1618] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1619] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1620] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_01_10_00_11_(0'd-3171)
[MPW] 11_00_01_10_00_11_(0'd-3171)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1621] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1622] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1623] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1624] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1625] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1626] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1627] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_01_11_00_00_(0'd-2928)
[MPW] 10_11_01_11_00_00_(0'd-2928)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1628] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1629] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1630] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1631] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1632] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1633] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1634] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_00_11_(0'd-4035)
[MPW] 11_11_11_00_00_11_(0'd-4035)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1635] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1636] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1637] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1638] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1639] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1640] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1641] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_11_11_00_10_00_(0'd-4040)
[MPW] 11_11_11_00_10_00_(0'd-4040)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1642] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1643] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1644] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1645] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1646] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1647] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1648] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_11_10_11_00_11_(0'd-2995)
[MPW] 10_11_10_11_00_11_(0'd-2995)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1649] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1650] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1651] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1652] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1653] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1654] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1655] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_01_01_01_00_(0'd-2644)
[MPW] 10_10_01_01_01_00_(0'd-2644)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1656] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1657] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1658] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1659] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1660] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1661] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1662] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_10_00_10_11_(0'd-2699)
[MPW] 10_10_10_00_10_11_(0'd-2699)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1663] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1664] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1665] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1666] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1667] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1668] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1669] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_11_10_11_(0'd1211)
[MPW] 01_00_10_11_10_11_(0'd1211)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1670] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1671] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1672] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1673] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1674] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1675] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1676] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_10_00_01_01_(0'd-2693)
[MPW] 10_10_10_00_01_01_(0'd-2693)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1677] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1678] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1679] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1680] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1681] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1682] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1683] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_01_00_10_(0'd-2578)
[MPW] 10_10_00_01_00_10_(0'd-2578)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1684] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1685] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1686] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1687] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1688] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1689] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1690] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_00_10_00_11_(0'd-3363)
[MPW] 11_01_00_10_00_11_(0'd-3363)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1691] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1692] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1693] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1694] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1695] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1696] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1697] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_01_10_10_(0'd-2330)
[MPW] 10_01_00_01_10_10_(0'd-2330)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1698] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1699] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1700] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1701] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1702] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1703] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1704] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_00_00_11_(0'd-3459)
[MPW] 11_01_10_00_00_11_(0'd-3459)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1705] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1706] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1707] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1708] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1709] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1710] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1711] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_10_10_00_(0'd-2664)
[MPW] 10_10_01_10_10_00_(0'd-2664)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1712] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1713] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1714] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1715] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1716] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1717] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1718] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_01_10_00_10_(0'd-2146)
[MPW] 10_00_01_10_00_10_(0'd-2146)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1719] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1720] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1721] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1722] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1723] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1724] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1725] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_00_00_00_(0'd-2368)
[MPW] 10_01_01_00_00_00_(0'd-2368)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1726] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1727] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1728] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1729] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1730] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1731] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1732] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_01_11_01_00_(0'd-2164)
[MPW] 10_00_01_11_01_00_(0'd-2164)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1733] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1734] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1735] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1736] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1737] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1738] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1739] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_10_01_10_11_(0'd1179)
[MPW] 01_00_10_01_10_11_(0'd1179)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1740] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1741] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1742] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1743] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1744] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1745] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1746] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_11_11_(0'd-3327)
[MPW] 11_00_11_11_11_11_(0'd-3327)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1747] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1748] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1749] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1750] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1751] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1752] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1753] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_10_10_(0'd-3434)
[MPW] 11_01_01_10_10_10_(0'd-3434)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1754] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1755] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1756] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1757] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1758] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1759] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1760] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_00_00_01_00_(0'd-2308)
[MPW] 10_01_00_00_01_00_(0'd-2308)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1761] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1762] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1763] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1764] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1765] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1766] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1767] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_01_10_11_00_(0'd-3436)
[MPW] 11_01_01_10_11_00_(0'd-3436)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1768] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1769] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1770] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1771] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1772] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1773] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1774] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_01_01_01_01_11_(0'd-2391)
[MPW] 10_01_01_01_01_11_(0'd-2391)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1775] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1776] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1777] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1778] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1779] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1780] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1781] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_11_01_01_01_(0'd1749)
[MPW] 01_10_11_01_01_01_(0'd1749)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1782] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1783] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1784] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1785] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1786] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1787] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1788] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_11_01_01_(0'd1909)
[MPW] 01_11_01_11_01_01_(0'd1909)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1789] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1790] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1791] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1792] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1793] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1794] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1795] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 10_11_00_01_11_00_(0'd-2844)
[MPW] 10_11_00_01_11_00_(0'd-2844)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1796] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1797] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1798] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1799] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1800] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1801] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1802] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 10_11_10_11_10_00_(0'd-3000)
[MPW] 10_11_10_11_10_00_(0'd-3000)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1803] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1804] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1805] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1806] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 1
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1807] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1808] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1809] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_00_00_10_(0'd770)
[MPW] 00_11_00_00_00_10_(0'd770)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1810] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1811] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1812] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1813] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1814] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1815] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1816] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_11_11_11_01_(0'd1533)
[MPW] 01_01_11_11_11_01_(0'd1533)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1817] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1818] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1819] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1820] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1821] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1822] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1823] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_11_10_(0'd-3726)
[MPW] 11_10_10_00_11_10_(0'd-3726)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1824] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1825] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1826] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1827] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1828] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1829] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1830] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_01_11_10_11_(0'd123)
[MPW] 00_00_01_11_10_11_(0'd123)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1831] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1832] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1833] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1834] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1835] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1836] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1837] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 01_11_01_11_11_00_(0'd1916)
[MPW] 01_11_01_11_11_00_(0'd1916)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1838] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1839] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1840] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1841] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1842] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1843] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1844] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_00_01_01_00_(0'd532)
[MPW] 00_10_00_01_01_00_(0'd532)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1845] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1846] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1847] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1848] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1849] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1850] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1851] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_00_01_11_(0'd-2567)
[MPW] 10_10_00_00_01_11_(0'd-2567)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1852] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1853] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1854] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1855] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1856] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1857] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1858] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 11_10_10_00_00_00_(0'd-3712)
[MPW] 11_10_10_00_00_00_(0'd-3712)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1859] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1860] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1861] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1862] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1863] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1864] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1865] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 10_00_10_00_11_10_(0'd-2190)
[MPW] 10_00_10_00_11_10_(0'd-2190)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1866] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1867] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1868] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1869] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1870] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1871] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1872] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 10_10_01_11_00_00_(0'd-2672)
[MPW] 10_10_01_11_00_00_(0'd-2672)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1873] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1874] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1875] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1876] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1877] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1878] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1879] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_10_11_01_(0'd-3501)
[MPW] 11_01_10_10_11_01_(0'd-3501)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1880] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1881] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1882] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1883] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1884] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1885] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1886] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 10_10_00_01_10_01_(0'd-2585)
[MPW] 10_10_00_01_10_01_(0'd-2585)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1887] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1888] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1889] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1890] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1891] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1892] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1893] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 10_00_00_10_00_00_(0'd-2080)
[MPW] 10_00_00_10_00_00_(0'd-2080)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1894] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1895] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1896] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1897] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1898] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1899] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1900] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 11_11_11_00_01_00_(0'd-4036)
[MPW] 11_11_11_00_01_00_(0'd-4036)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1901] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1902] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1903] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1904] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1905] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1906] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1907] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 11_00_11_11_00_01_(0'd-3313)
[MPW] 11_00_11_11_00_01_(0'd-3313)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1908] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1909] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1910] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1911] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1912] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1913] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1914] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 01_01_00_00_00_00_(0'd1280)
[MPW] 01_01_00_00_00_00_(0'd1280)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1915] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1916] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1917] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1918] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1919] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1920] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1921] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_01_01_(0'd1253)
[MPW] 01_00_11_10_01_01_(0'd1253)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1922] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1923] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1924] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1925] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1926] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1927] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1928] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 1
[RTL] 00_00_00_10_00_01_(0'd33)
[MPW] 00_00_00_10_00_01_(0'd33)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1929] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1930] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1931] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1932] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1933] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1934] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 0
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1935] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 01_00_11_10_00_00_(0'd1248)
[MPW] 01_00_11_10_00_00_(0'd1248)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1936] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1937] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1938] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1939] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1940] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1941] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1942] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 11_01_11_01_10_01_(0'd-3545)
[MPW] 11_01_11_01_10_01_(0'd-3545)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1943] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1944] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1945] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 0
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1946] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1947] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1948] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 1
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1949] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_00_11_00_01_11_(0'd199)
[MPW] 00_00_11_00_01_11_(0'd199)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1950] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1951] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1952] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 2
[InIsNeg] 1
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1953] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1954] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1955] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1956] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 1
[RTL] 01_10_01_00_01_01_(0'd1605)
[MPW] 01_10_01_00_01_01_(0'd1605)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1957] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1958] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1959] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1960] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1961] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1962] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 1
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1963] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_01_11_01_10_00_(0'd472)
[MPW] 00_01_11_01_10_00_(0'd472)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1964] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1965] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 1
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1966] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1967] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1968] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 0
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1969] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 0
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1970] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 0
[InIsNeg] 0
[RTL] 11_01_10_11_11_10_(0'd-3518)
[MPW] 11_01_10_11_11_10_(0'd-3518)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1971] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1972] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 0
[InIsNeg] 0
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1973] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1974] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 3
[InIsNeg] 1
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1975] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1976] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1977] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 00_11_00_10_01_00_(0'd804)
[MPW] 00_11_00_10_01_00_(0'd804)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1978] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1979] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1980] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1981] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1982] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1983] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1984] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_11_11_00_11_(0'd755)
[MPW] 00_10_11_11_00_11_(0'd755)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1985] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1986] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 1
[InY    ] 1
[InIsNeg] 0
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1987] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1988] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1989] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1990] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 0
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1991] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 3
[InY    ] 3
[InIsNeg] 0
[RTL] 01_01_01_00_11_00_(0'd1356)
[MPW] 01_01_01_00_11_00_(0'd1356)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1992] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1993] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 3
[InY    ] 0
[InIsNeg] 0
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1994] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 0
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1995] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 1
[InIsNeg] 1
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1996] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 0
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1997] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[InX    ] 2
[InY    ] 3
[InIsNeg] 1
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* collecting 12bit
* current error num : 17
[    1998] Ref / DUT ===> PASS
[outVld  ]	(1 / 1) 
[InX    ] 1
[InY    ] 2
[InIsNeg] 1
[RTL] 00_10_10_10_01_11_(0'd679)
[MPW] 00_10_10_10_01_11_(0'd679)
-----------------------------------
-----------------------------------
curr tbCase: 3
* output 12bit
* current error num : 17
[    1999] Ref / DUT ===> PASS
[outVld  ]	(0 / 0) 
[RTL] 01_10_01_01_00_00_(0'd1616)
[MPW] 01_10_01_01_00_00_(0'd1616)
-----------------------------------
-------------<Result>--------------
sampleNum: 2000
TEST FAIL :(
errors: 17
-----------------------------------

Info: /OSCI/SystemC: Simulation stopped by user.
