/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [11:0] _01_;
  wire [11:0] _02_;
  wire [9:0] _03_;
  reg [4:0] _04_;
  wire [19:0] _05_;
  wire [11:0] _06_;
  wire [19:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire [16:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [14:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~in_data[180];
  assign celloutsig_0_9z = ~celloutsig_0_8z[2];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[47] | in_data[42];
  assign celloutsig_0_40z = celloutsig_0_1z | celloutsig_0_11z;
  assign celloutsig_0_43z = celloutsig_0_26z | celloutsig_0_32z[0];
  assign celloutsig_0_58z = celloutsig_0_43z | celloutsig_0_7z;
  assign celloutsig_0_6z = celloutsig_0_2z | celloutsig_0_1z;
  assign celloutsig_0_85z = celloutsig_0_16z ^ celloutsig_0_15z;
  assign celloutsig_1_19z = celloutsig_1_14z ^ celloutsig_1_0z;
  assign celloutsig_0_20z = in_data[35] ^ celloutsig_0_11z;
  assign celloutsig_0_29z = celloutsig_0_14z ^ celloutsig_0_15z;
  assign celloutsig_0_41z = { _00_[4:1], celloutsig_0_40z } + { celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_16z };
  assign celloutsig_1_5z = in_data[148:144] + { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_1z[4:1] + celloutsig_1_5z[4:1];
  assign celloutsig_0_3z = { in_data[63:58], celloutsig_0_0z, celloutsig_0_0z } + in_data[51:44];
  assign celloutsig_0_27z = { celloutsig_0_5z[12:4], celloutsig_0_13z } + { _03_[9], celloutsig_0_3z, celloutsig_0_7z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= celloutsig_0_3z[6:2];
  reg [4:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 5'h00;
    else _26_ <= { celloutsig_0_8z[8:7], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_16z };
  assign { _05_[7:6], _03_[9], _05_[4:3] } = _26_;
  reg [11:0] _27_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 12'h000;
    else _27_ <= { in_data[75:67], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z };
  assign { _06_[11], _01_[11:1] } = _27_;
  reg [19:0] _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 20'h00000;
    else _28_ <= { in_data[70:65], _06_[11], _01_[11:1], celloutsig_0_1z, celloutsig_0_2z };
  assign { _07_[19:11], _02_[11], _00_[4:1], _07_[5:0] } = _28_;
  assign celloutsig_0_35z = { _00_[4:2], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_13z } >= { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_0_51z = { _07_[13:11], _02_[11], _00_[4:1], _07_[5:0], celloutsig_0_12z } >= { celloutsig_0_5z[12:4], celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_38z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] >= in_data[148:145];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z } >= in_data[153:148];
  assign celloutsig_0_24z = { _04_[0], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_0z, _05_[7:6], _03_[9], _05_[4:3], celloutsig_0_20z, celloutsig_0_16z } >= celloutsig_0_5z[14:4];
  assign celloutsig_0_30z = { celloutsig_0_2z, _05_[7:6], _03_[9], _05_[4:3] } >= celloutsig_0_27z[9:4];
  assign celloutsig_0_48z = celloutsig_0_11z ? { celloutsig_0_39z[6:2], celloutsig_0_20z } : { celloutsig_0_5z[14:13], celloutsig_0_34z, celloutsig_0_47z, celloutsig_0_1z, celloutsig_0_44z };
  assign celloutsig_0_63z = celloutsig_0_34z ? celloutsig_0_41z : { celloutsig_0_33z[3], celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_8z = celloutsig_0_0z ? { celloutsig_0_3z[5], celloutsig_0_3z } : in_data[19:11];
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[139:138], 4'hf } : in_data[110:105];
  assign celloutsig_1_9z = celloutsig_1_8z ? { celloutsig_1_5z[2:1], celloutsig_1_0z, 1'h1 } : { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, 1'h0 };
  assign celloutsig_0_38z = | { celloutsig_0_5z[4], celloutsig_0_34z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_3z };
  assign celloutsig_0_47z = | { celloutsig_0_3z[4], celloutsig_0_38z, celloutsig_0_0z };
  assign celloutsig_0_71z = | celloutsig_0_21z;
  assign celloutsig_1_0z = | in_data[191:187];
  assign celloutsig_1_14z = | { celloutsig_1_1z[3:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_2z = | { in_data[46:38], celloutsig_0_1z };
  assign celloutsig_0_44z = celloutsig_0_35z & celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_6z & _04_[3];
  assign celloutsig_0_14z = in_data[90] & celloutsig_0_1z;
  assign celloutsig_0_16z = celloutsig_0_1z & celloutsig_0_13z;
  assign celloutsig_0_23z = celloutsig_0_13z & _01_[7];
  assign celloutsig_0_26z = celloutsig_0_3z[2] & celloutsig_0_20z;
  assign celloutsig_1_6z = | { celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_6z, in_data[10:4] };
  assign celloutsig_0_34z = ~^ { celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_16z, _04_, celloutsig_0_22z };
  assign celloutsig_0_37z = ~^ { _01_[7:6], celloutsig_0_22z };
  assign celloutsig_0_72z = ~^ { celloutsig_0_48z[3:1], celloutsig_0_13z };
  assign celloutsig_1_8z = ~^ { in_data[144:139], celloutsig_1_3z };
  assign celloutsig_0_11z = ~^ { _04_[3:1], _04_ };
  assign celloutsig_0_13z = ~^ celloutsig_0_5z[16:6];
  assign celloutsig_0_39z = { celloutsig_0_33z[5:1], celloutsig_0_9z, celloutsig_0_23z } >> { celloutsig_0_1z, _04_, celloutsig_0_7z };
  assign celloutsig_0_5z = in_data[71:55] >> in_data[62:46];
  assign celloutsig_0_69z = celloutsig_0_27z >> { _06_[11], _01_[11:4], celloutsig_0_31z };
  assign celloutsig_0_32z = celloutsig_0_8z[6:2] >>> celloutsig_0_27z[9:5];
  assign celloutsig_0_17z = { in_data[44:27], celloutsig_0_2z } >>> in_data[60:42];
  assign celloutsig_0_33z = { celloutsig_0_17z[11], celloutsig_0_11z, celloutsig_0_28z } - { celloutsig_0_8z[3:1], celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_0_66z = { _06_[11], _01_[11:9] } - _07_[19:16];
  assign celloutsig_0_77z = { in_data[95:93], celloutsig_0_51z, celloutsig_0_63z, celloutsig_0_66z, celloutsig_0_34z, celloutsig_0_71z } - { celloutsig_0_69z[7:1], celloutsig_0_72z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_58z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_58z, celloutsig_0_34z };
  assign celloutsig_0_84z = _04_[2:0] - { celloutsig_0_77z[8:7], celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_15z } - { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_10z } - celloutsig_0_3z[6:3];
  assign celloutsig_0_28z = celloutsig_0_5z[15:12] - { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_31z = ~((celloutsig_0_24z & _07_[4]) | celloutsig_0_16z);
  assign celloutsig_1_4z = ~((in_data[100] & celloutsig_1_0z) | celloutsig_1_3z);
  assign celloutsig_1_7z = ~((in_data[190] & celloutsig_1_1z[2]) | celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_4z & celloutsig_1_1z[4]) | celloutsig_1_6z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_2z) | celloutsig_0_2z);
  assign celloutsig_0_15z = ~((celloutsig_0_12z & celloutsig_0_3z[7]) | celloutsig_0_8z[2]);
  assign celloutsig_0_22z = ~((celloutsig_0_7z & in_data[56]) | _04_[2]);
  assign _00_[0] = celloutsig_0_40z;
  assign _01_[0] = celloutsig_0_38z;
  assign _02_[10:1] = { _00_[4:3], celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_44z };
  assign _03_[8:0] = { celloutsig_0_3z, celloutsig_0_7z };
  assign { _05_[19:8], _05_[5], _05_[1:0] } = { celloutsig_0_3z[6:5], celloutsig_0_41z, celloutsig_0_11z, celloutsig_0_28z, _03_[9], celloutsig_0_37z, celloutsig_0_35z };
  assign _06_[10:0] = _01_[11:1];
  assign _07_[10:6] = { _02_[11], _00_[4:1] };
  assign { out_data[141:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
