{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 21:03:12 2014 " "Info: Processing started: Wed May 14 21:03:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off time -c time --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "seg:inst4\|clk_scan " "Info: Detected ripple clock \"seg:inst4\|clk_scan\" as buffer" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 38 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst4\|clk_scan" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|clk_div " "Info: Detected ripple clock \"control:inst\|clk_div\" as buffer" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 47 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|wait_key_out " "Info: Detected ripple clock \"key:inst3\|wait_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 173 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|wait_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|clk_div " "Info: Detected ripple clock \"key:inst3\|clk_div\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|start_key_out " "Info: Detected ripple clock \"key:inst3\|start_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 56 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|start_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:inst3\|mileage_key_out " "Info: Detected ripple clock \"key:inst3\|mileage_key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:inst3\|mileage_key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:inst\|mileage_counter_shi\[3\] register seg:inst4\|seg_duan\[6\] 40.49 MHz 24.698 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.49 MHz between source register \"control:inst\|mileage_counter_shi\[3\]\" and destination register \"seg:inst4\|seg_duan\[6\]\" (period= 24.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.594 ns + Longest register register " "Info: + Longest register to register delay is 5.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|mileage_counter_shi\[3\] 1 REG LCFF_X21_Y8_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 5; REG Node = 'control:inst\|mileage_counter_shi\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.370 ns) 0.817 ns seg:inst4\|seg_duan\[6\]~51 2 COMB LCCOMB_X21_Y8_N22 1 " "Info: 2: + IC(0.447 ns) + CELL(0.370 ns) = 0.817 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[6\]~51'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[6]~51 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.388 ns seg:inst4\|seg_duan\[6\]~61 3 COMB LCCOMB_X21_Y8_N30 1 " "Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.388 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[6\]~61'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { seg:inst4|seg_duan[6]~51 seg:inst4|seg_duan[6]~61 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 1.959 ns seg:inst4\|seg_duan\[6\]~57 4 COMB LCCOMB_X21_Y8_N8 1 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 1.959 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[6\]~57'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { seg:inst4|seg_duan[6]~61 seg:inst4|seg_duan[6]~57 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.319 ns) 2.652 ns seg:inst4\|seg_duan\[6\]~58 5 COMB LCCOMB_X21_Y8_N2 8 " "Info: 5: + IC(0.374 ns) + CELL(0.319 ns) = 2.652 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 8; COMB Node = 'seg:inst4\|seg_duan\[6\]~58'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.615 ns) 3.650 ns seg:inst4\|seg_duan\[6\]~60 6 COMB LCCOMB_X21_Y8_N20 7 " "Info: 6: + IC(0.383 ns) + CELL(0.615 ns) = 3.650 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 7; COMB Node = 'seg:inst4\|seg_duan\[6\]~60'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.855 ns) 5.594 ns seg:inst4\|seg_duan\[6\] 7 REG LCFF_X20_Y10_N9 1 " "Info: 7: + IC(1.089 ns) + CELL(0.855 ns) = 5.594 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 45.96 % ) " "Info: Total cell delay = 2.571 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.023 ns ( 54.04 % ) " "Info: Total interconnect delay = 3.023 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[6]~51 seg:inst4|seg_duan[6]~61 seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { control:inst|mileage_counter_shi[3] {} seg:inst4|seg_duan[6]~51 {} seg:inst4|seg_duan[6]~61 {} seg:inst4|seg_duan[6]~57 {} seg:inst4|seg_duan[6]~58 {} seg:inst4|seg_duan[6]~60 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.447ns 0.365ns 0.365ns 0.374ns 0.383ns 1.089ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.319ns 0.615ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.491 ns - Smallest " "Info: - Smallest clock skew is -6.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns seg:inst4\|seg_duan\[6\] 3 REG LCFF_X20_Y10_N9 1 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.249 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns key:inst3\|clk_div 2 REG LCFF_X21_Y6_N11 5 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 5; REG Node = 'key:inst3\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { clk key:inst3|clk_div } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.970 ns) 5.564 ns key:inst3\|mileage_key_out 3 REG LCFF_X24_Y6_N25 2 " "Info: 3: + IC(1.073 ns) + CELL(0.970 ns) = 5.564 ns; Loc. = LCFF_X24_Y6_N25; Fanout = 2; REG Node = 'key:inst3\|mileage_key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { key:inst3|clk_div key:inst3|mileage_key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.000 ns) 7.744 ns key:inst3\|mileage_key_out~clkctrl 4 COMB CLKCTRL_G1 15 " "Info: 4: + IC(2.180 ns) + CELL(0.000 ns) = 7.744 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'key:inst3\|mileage_key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 9.249 ns control:inst\|mileage_counter_shi\[3\] 5 REG LCFF_X21_Y8_N25 5 " "Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 9.249 ns; Loc. = LCFF_X21_Y8_N25; Fanout = 5; REG Node = 'control:inst\|mileage_counter_shi\[3\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 40.07 % ) " "Info: Total cell delay = 3.706 ns ( 40.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 59.93 % ) " "Info: Total interconnect delay = 5.543 ns ( 59.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.249 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.249 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.451ns 1.073ns 2.180ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.249 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.249 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.451ns 1.073ns 2.180ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 88 -1 0 } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.594 ns" { control:inst|mileage_counter_shi[3] seg:inst4|seg_duan[6]~51 seg:inst4|seg_duan[6]~61 seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.594 ns" { control:inst|mileage_counter_shi[3] {} seg:inst4|seg_duan[6]~51 {} seg:inst4|seg_duan[6]~61 {} seg:inst4|seg_duan[6]~57 {} seg:inst4|seg_duan[6]~58 {} seg:inst4|seg_duan[6]~60 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.447ns 0.365ns 0.365ns 0.374ns 0.383ns 1.089ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.319ns 0.615ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.249 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter_shi[3] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.249 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter_shi[3] {} } { 0.000ns 0.000ns 1.451ns 1.073ns 2.180ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|minute_counter\[0\] control:inst\|cost_counter\[0\] clk 3.294 ns " "Info: Found hold time violation between source  pin or register \"control:inst\|minute_counter\[0\]\" and destination pin or register \"control:inst\|cost_counter\[0\]\" for clock \"clk\" (Hold time is 3.294 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.490 ns + Largest " "Info: + Largest clock skew is 4.490 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.246 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.970 ns) 3.415 ns control:inst\|clk_div 2 REG LCFF_X10_Y6_N19 2 " "Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X10_Y6_N19; Fanout = 2; REG Node = 'control:inst\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk control:inst|clk_div } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.000 ns) 5.729 ns control:inst\|clk_div~clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(2.314 ns) + CELL(0.000 ns) = 5.729 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'control:inst\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { control:inst|clk_div control:inst|clk_div~clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 7.246 ns control:inst\|cost_counter\[0\] 4 REG LCFF_X19_Y10_N31 2 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 7.246 ns; Loc. = LCFF_X19_Y10_N31; Fanout = 2; REG Node = 'control:inst\|cost_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { control:inst|clk_div~clkctrl control:inst|cost_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.76 % ) " "Info: Total cell delay = 2.736 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.510 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { clk control:inst|clk_div control:inst|clk_div~clkctrl control:inst|cost_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.246 ns" { clk {} clk~combout {} control:inst|clk_div {} control:inst|clk_div~clkctrl {} control:inst|cost_counter[0] {} } { 0.000ns 0.000ns 1.345ns 2.314ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.756 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.756 ns control:inst\|minute_counter\[0\] 3 REG LCFF_X19_Y10_N3 10 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 10; REG Node = 'control:inst\|minute_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk~clkctrl control:inst|minute_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.08 % ) " "Info: Total cell delay = 1.766 ns ( 64.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.92 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl control:inst|minute_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|minute_counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { clk control:inst|clk_div control:inst|clk_div~clkctrl control:inst|cost_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.246 ns" { clk {} clk~combout {} control:inst|clk_div {} control:inst|clk_div~clkctrl {} control:inst|cost_counter[0] {} } { 0.000ns 0.000ns 1.345ns 2.314ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl control:inst|minute_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|minute_counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.198 ns - Shortest register register " "Info: - Shortest register to register delay is 1.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|minute_counter\[0\] 1 REG LCFF_X19_Y10_N3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 10; REG Node = 'control:inst\|minute_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|minute_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.624 ns) 1.090 ns control:inst\|cost_counter~21 2 COMB LCCOMB_X19_Y10_N30 1 " "Info: 2: + IC(0.466 ns) + CELL(0.624 ns) = 1.090 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 1; COMB Node = 'control:inst\|cost_counter~21'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { control:inst|minute_counter[0] control:inst|cost_counter~21 } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.198 ns control:inst\|cost_counter\[0\] 3 REG LCFF_X19_Y10_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.198 ns; Loc. = LCFF_X19_Y10_N31; Fanout = 2; REG Node = 'control:inst\|cost_counter\[0\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { control:inst|cost_counter~21 control:inst|cost_counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.10 % ) " "Info: Total cell delay = 0.732 ns ( 61.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.466 ns ( 38.90 % ) " "Info: Total interconnect delay = 0.466 ns ( 38.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { control:inst|minute_counter[0] control:inst|cost_counter~21 control:inst|cost_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.198 ns" { control:inst|minute_counter[0] {} control:inst|cost_counter~21 {} control:inst|cost_counter[0] {} } { 0.000ns 0.466ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 181 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.246 ns" { clk control:inst|clk_div control:inst|clk_div~clkctrl control:inst|cost_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.246 ns" { clk {} clk~combout {} control:inst|clk_div {} control:inst|clk_div~clkctrl {} control:inst|cost_counter[0] {} } { 0.000ns 0.000ns 1.345ns 2.314ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { clk clk~clkctrl control:inst|minute_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|minute_counter[0] {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { control:inst|minute_counter[0] control:inst|cost_counter~21 control:inst|cost_counter[0] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.198 ns" { control:inst|minute_counter[0] {} control:inst|cost_counter~21 {} control:inst|cost_counter[0] {} } { 0.000ns 0.466ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "seg:inst4\|seg_duan\[6\] reset_n clk 13.102 ns register " "Info: tsu for register \"seg:inst4\|seg_duan\[6\]\" (data pin = \"reset_n\", clock pin = \"clk\") is 13.102 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.900 ns + Longest pin register " "Info: + Longest pin to register delay is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns reset_n 1 PIN PIN_72 124 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 124; PIN Node = 'reset_n'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 144 -280 -112 160 "reset_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.481 ns) + CELL(0.589 ns) 9.024 ns seg:inst4\|cost_in_temp\[6\]~0 2 COMB LCCOMB_X19_Y9_N22 1 " "Info: 2: + IC(7.481 ns) + CELL(0.589 ns) = 9.024 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'seg:inst4\|cost_in_temp\[6\]~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.070 ns" { reset_n seg:inst4|cost_in_temp[6]~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.370 ns) 10.864 ns seg:inst4\|seg_duan\[6\]~52 3 COMB LCCOMB_X21_Y7_N2 1 " "Info: 3: + IC(1.470 ns) + CELL(0.370 ns) = 10.864 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[6\]~52'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { seg:inst4|cost_in_temp[6]~0 seg:inst4|seg_duan[6]~52 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.319 ns) 12.265 ns seg:inst4\|seg_duan\[6\]~57 4 COMB LCCOMB_X21_Y8_N8 1 " "Info: 4: + IC(1.082 ns) + CELL(0.319 ns) = 12.265 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 1; COMB Node = 'seg:inst4\|seg_duan\[6\]~57'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { seg:inst4|seg_duan[6]~52 seg:inst4|seg_duan[6]~57 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.319 ns) 12.958 ns seg:inst4\|seg_duan\[6\]~58 5 COMB LCCOMB_X21_Y8_N2 8 " "Info: 5: + IC(0.374 ns) + CELL(0.319 ns) = 12.958 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 8; COMB Node = 'seg:inst4\|seg_duan\[6\]~58'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.615 ns) 13.956 ns seg:inst4\|seg_duan\[6\]~60 6 COMB LCCOMB_X21_Y8_N20 7 " "Info: 6: + IC(0.383 ns) + CELL(0.615 ns) = 13.956 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 7; COMB Node = 'seg:inst4\|seg_duan\[6\]~60'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.855 ns) 15.900 ns seg:inst4\|seg_duan\[6\] 7 REG LCFF_X20_Y10_N9 1 " "Info: 7: + IC(1.089 ns) + CELL(0.855 ns) = 15.900 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.021 ns ( 25.29 % ) " "Info: Total cell delay = 4.021 ns ( 25.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.879 ns ( 74.71 % ) " "Info: Total interconnect delay = 11.879 ns ( 74.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { reset_n seg:inst4|cost_in_temp[6]~0 seg:inst4|seg_duan[6]~52 seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { reset_n {} reset_n~combout {} seg:inst4|cost_in_temp[6]~0 {} seg:inst4|seg_duan[6]~52 {} seg:inst4|seg_duan[6]~57 {} seg:inst4|seg_duan[6]~58 {} seg:inst4|seg_duan[6]~60 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 7.481ns 1.470ns 1.082ns 0.374ns 0.383ns 1.089ns } { 0.000ns 0.954ns 0.589ns 0.370ns 0.319ns 0.319ns 0.615ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 70 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 70; COMB Node = 'clk~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns seg:inst4\|seg_duan\[6\] 3 REG LCFF_X20_Y10_N9 1 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X20_Y10_N9; Fanout = 1; REG Node = 'seg:inst4\|seg_duan\[6\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "seg.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/seg.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { reset_n seg:inst4|cost_in_temp[6]~0 seg:inst4|seg_duan[6]~52 seg:inst4|seg_duan[6]~57 seg:inst4|seg_duan[6]~58 seg:inst4|seg_duan[6]~60 seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { reset_n {} reset_n~combout {} seg:inst4|cost_in_temp[6]~0 {} seg:inst4|seg_duan[6]~52 {} seg:inst4|seg_duan[6]~57 {} seg:inst4|seg_duan[6]~58 {} seg:inst4|seg_duan[6]~60 {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 7.481ns 1.470ns 1.082ns 0.374ns 0.383ns 1.089ns } { 0.000ns 0.954ns 0.589ns 0.370ns 0.319ns 0.319ns 0.615ns 0.855ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl seg:inst4|seg_duan[6] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} seg:inst4|seg_duan[6] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mileage_out\[2\] control:inst\|mileage_counter\[2\] 15.997 ns register " "Info: tco from clock \"clk\" to destination pin \"mileage_out\[2\]\" through register \"control:inst\|mileage_counter\[2\]\" is 15.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.235 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns key:inst3\|clk_div 2 REG LCFF_X21_Y6_N11 5 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 5; REG Node = 'key:inst3\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { clk key:inst3|clk_div } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.970 ns) 5.564 ns key:inst3\|mileage_key_out 3 REG LCFF_X24_Y6_N25 2 " "Info: 3: + IC(1.073 ns) + CELL(0.970 ns) = 5.564 ns; Loc. = LCFF_X24_Y6_N25; Fanout = 2; REG Node = 'key:inst3\|mileage_key_out'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { key:inst3|clk_div key:inst3|mileage_key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.000 ns) 7.744 ns key:inst3\|mileage_key_out~clkctrl 4 COMB CLKCTRL_G1 15 " "Info: 4: + IC(2.180 ns) + CELL(0.000 ns) = 7.744 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'key:inst3\|mileage_key_out~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 9.235 ns control:inst\|mileage_counter\[2\] 5 REG LCFF_X21_Y7_N29 6 " "Info: 5: + IC(0.825 ns) + CELL(0.666 ns) = 9.235 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 6; REG Node = 'control:inst\|mileage_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 40.13 % ) " "Info: Total cell delay = 3.706 ns ( 40.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.529 ns ( 59.87 % ) " "Info: Total interconnect delay = 5.529 ns ( 59.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.235 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.235 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter[2] {} } { 0.000ns 0.000ns 1.451ns 1.073ns 2.180ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.458 ns + Longest register pin " "Info: + Longest register to pin delay is 6.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|mileage_counter\[2\] 1 REG LCFF_X21_Y7_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 6; REG Node = 'control:inst\|mileage_counter\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|mileage_counter[2] } "NODE_NAME" } } { "control.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/control.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.212 ns) + CELL(3.246 ns) 6.458 ns mileage_out\[2\] 2 PIN PIN_144 0 " "Info: 2: + IC(3.212 ns) + CELL(3.246 ns) = 6.458 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'mileage_out\[2\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { control:inst|mileage_counter[2] mileage_out[2] } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 232 464 643 248 "mileage_out\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 50.26 % ) " "Info: Total cell delay = 3.246 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 49.74 % ) " "Info: Total interconnect delay = 3.212 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { control:inst|mileage_counter[2] mileage_out[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { control:inst|mileage_counter[2] {} mileage_out[2] {} } { 0.000ns 3.212ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.235 ns" { clk key:inst3|clk_div key:inst3|mileage_key_out key:inst3|mileage_key_out~clkctrl control:inst|mileage_counter[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.235 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|mileage_key_out {} key:inst3|mileage_key_out~clkctrl {} control:inst|mileage_counter[2] {} } { 0.000ns 0.000ns 1.451ns 1.073ns 2.180ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { control:inst|mileage_counter[2] mileage_out[2] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.458 ns" { control:inst|mileage_counter[2] {} mileage_out[2] {} } { 0.000ns 3.212ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst3\|start_state\[1\] start_signal clk -0.386 ns register " "Info: th for register \"key:inst3\|start_state\[1\]\" (data pin = \"start_signal\", clock pin = \"clk\") is -0.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 128 -280 -112 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.970 ns) 3.521 ns key:inst3\|clk_div 2 REG LCFF_X21_Y6_N11 5 " "Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 5; REG Node = 'key:inst3\|clk_div'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { clk key:inst3|clk_div } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 5.327 ns key:inst3\|clk_div~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 5.327 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'key:inst3\|clk_div~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { key:inst3|clk_div key:inst3|clk_div~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.820 ns key:inst3\|start_state\[1\] 4 REG LCFF_X25_Y6_N31 3 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.820 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'key:inst3\|start_state\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { key:inst3|clk_div~clkctrl key:inst3|start_state[1] } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.12 % ) " "Info: Total cell delay = 2.736 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 59.88 % ) " "Info: Total interconnect delay = 4.084 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { clk key:inst3|clk_div key:inst3|clk_div~clkctrl key:inst3|start_state[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|clk_div~clkctrl {} key:inst3|start_state[1] {} } { 0.000ns 0.000ns 1.451ns 1.806ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.512 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns start_signal 1 PIN PIN_64 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'start_signal'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_signal } "NODE_NAME" } } { "time.bdf" "" { Schematic "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/time.bdf" { { 160 -280 -112 176 "start_signal" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.258 ns) + CELL(0.202 ns) 7.404 ns key:inst3\|Mux1~0 2 COMB LCCOMB_X25_Y6_N30 1 " "Info: 2: + IC(6.258 ns) + CELL(0.202 ns) = 7.404 ns; Loc. = LCCOMB_X25_Y6_N30; Fanout = 1; COMB Node = 'key:inst3\|Mux1~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { start_signal key:inst3|Mux1~0 } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.512 ns key:inst3\|start_state\[1\] 3 REG LCFF_X25_Y6_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.512 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'key:inst3\|start_state\[1\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key:inst3|Mux1~0 key:inst3|start_state[1] } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/基于FPGA的出租车计费系统设计/project/VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.254 ns ( 16.69 % ) " "Info: Total cell delay = 1.254 ns ( 16.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.258 ns ( 83.31 % ) " "Info: Total interconnect delay = 6.258 ns ( 83.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.512 ns" { start_signal key:inst3|Mux1~0 key:inst3|start_state[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.512 ns" { start_signal {} start_signal~combout {} key:inst3|Mux1~0 {} key:inst3|start_state[1] {} } { 0.000ns 0.000ns 6.258ns 0.000ns } { 0.000ns 0.944ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { clk key:inst3|clk_div key:inst3|clk_div~clkctrl key:inst3|start_state[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { clk {} clk~combout {} key:inst3|clk_div {} key:inst3|clk_div~clkctrl {} key:inst3|start_state[1] {} } { 0.000ns 0.000ns 1.451ns 1.806ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.512 ns" { start_signal key:inst3|Mux1~0 key:inst3|start_state[1] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.512 ns" { start_signal {} start_signal~combout {} key:inst3|Mux1~0 {} key:inst3|start_state[1] {} } { 0.000ns 0.000ns 6.258ns 0.000ns } { 0.000ns 0.944ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 21:03:13 2014 " "Info: Processing ended: Wed May 14 21:03:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
