0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Combinational Circuits/BCD Binary coded decimal addition/BCD Binary coded decimal addition.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Combinational Circuits/BCD Binary coded decimal addition/BCD Binary coded decimal addition.srcs/sources_1/new/bcdadd4.v,1752708427,verilog,,,,bcd_fadd;top_module,,,,,,,,
