v 20010722
A 1875 600 1000 13 77 3 0 0 0 -1 -1
V 2888 800 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3250 800 2938 800 1
{
T 3000 850 5 8 1 1 0 0
pinnumber=1
T 3000 850 5 8 0 0 0 0
pinseq=5
T 3000 650 5 8 0 0 0 0
type=out
}
P 500 200 800 200 1
{
T 500 250 5 8 1 1 0 0
pinnumber=2
T 500 250 5 8 0 0 0 0
pinseq=1
T 500 150 5 8 0 0 0 0
type=in
}
P 500 600 975 600 1
{
T 500 650 5 8 1 1 0 0
pinnumber=3
T 500 650 5 8 0 0 0 0
pinseq=2
T 500 450 5 8 0 0 0 0
type=in
}
P 500 1000 975 1000 1
{
T 500 1050 5 8 1 1 0 0
pinnumber=4
T 500 1050 5 8 0 0 0 0
pinseq=3
T 500 950 5 8 0 0 0 0
type=in
}
P 500 1400 800 1400 1
{
T 500 1450 5 8 1 1 0 0
pinnumber=5
T 500 1450 5 8 0 0 0 0
pinseq=4
T 500 1250 5 8 0 0 0 0
type=in
}
A 0 800 1000 0 53 3 0 0 0 -1 -1
A 0 800 1000 307 53 3 0 0 0 -1 -1
A 1875 1000 1000 270 77 3 0 0 0 -1 -1
L 600 1600 1900 1600 3 0 0 0 -1 -1
L 600 0 1900 0 3 0 0 0 -1 -1
T 3600 0 5 10 0 0 0 0
net=VDD:14
T 3600 200 5 10 0 0 0 0
net=VSS:7
T 1300 1700 3 10 1 1 0 0
device=4002
T 700 1700 2 10 1 1 0 0
refdes=U?
T 3600 600 5 10 0 0 0 0
numslots=2
T 3600 800 5 10 0 0 0 0
slotdef=1:2,3,4,5,1
T 3600 1000 5 10 0 0 0 0
slotdef=2:9,10,11,12,13
T 3600 400 5 10 0 0 0 0
slot=1
