{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604922449228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604922449228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 19:47:29 2020 " "Processing started: Mon Nov 09 19:47:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604922449228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604922449228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dlatchshujuliu -c Dlatchshujuliu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dlatchshujuliu -c Dlatchshujuliu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604922449228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1604922449603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatchshujuliu.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatchshujuliu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dlatchshujuliu " "Found entity 1: Dlatchshujuliu" {  } { { "Dlatchshujuliu.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan5/Dlatchshujuliu/Dlatchshujuliu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604922449650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604922449650 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "f1 Dlatchshujuliu.v(1) " "Verilog HDL Module Declaration error at Dlatchshujuliu.v(1): port \"f1\" is not declared as port" {  } { { "Dlatchshujuliu.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan5/Dlatchshujuliu/Dlatchshujuliu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1604922449650 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "f2 Dlatchshujuliu.v(1) " "Verilog HDL Module Declaration error at Dlatchshujuliu.v(1): port \"f2\" is not declared as port" {  } { { "Dlatchshujuliu.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan5/Dlatchshujuliu/Dlatchshujuliu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1604922449650 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "f3 Dlatchshujuliu.v(1) " "Verilog HDL Module Declaration error at Dlatchshujuliu.v(1): port \"f3\" is not declared as port" {  } { { "Dlatchshujuliu.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan5/Dlatchshujuliu/Dlatchshujuliu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1604922449650 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "f4 Dlatchshujuliu.v(1) " "Verilog HDL Module Declaration error at Dlatchshujuliu.v(1): port \"f4\" is not declared as port" {  } { { "Dlatchshujuliu.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan5/Dlatchshujuliu/Dlatchshujuliu.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1604922449650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604922449696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 09 19:47:29 2020 " "Processing ended: Mon Nov 09 19:47:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604922449696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604922449696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604922449696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604922449696 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604922450290 ""}
