-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Mon Jun 26 17:00:36 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.4 2006/07/04 09:54:10 wig Exp $
-- $Date: 2006/07/04 09:54:10 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.4  2006/07/04 09:54:10  wig
-- Update more testcases, add configuration/cfgfile
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.90 2006/06/22 07:13:21 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component inst_a_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			gensig_1	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_10	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_2	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_3	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_4	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_5	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_6	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_7	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_8	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_9	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			port_mac_b	: in	std_ulogic_vector(3 downto 0)	-- Macro test 0 k1_k2
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_b_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_b_e
			gensig_1	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_10	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_2	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_3	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_4	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_5	: in	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting a to b
			gensig_6	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_7	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_8	: out	std_ulogic_vector(7 downto 0);	-- Generated signals, connecting b to a
			gensig_9	: out	std_ulogic_vector(7 downto 0)	-- Generated signals, connecting b to a
		-- End of Generated Port for Entity inst_b_e
		);
	end component;
	-- ---------

	component inst_k1_k2_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_k1_k2_e
			port1	: in	std_ulogic_vector(3 downto 0);	-- Macro test 0 k1_k2
			port2	: in	std_ulogic_vector(3 downto 0);	-- Macro test 0 k1_k2
			port3	: in	std_ulogic_vector(3 downto 0);	-- Macro test 0 k1_k2
			port_mac	: out	std_ulogic; 	-- Macro test 0 k1_k2 __I_AUTO_REDUCED_BUS2SIGNAL
			port_mac_c	: out	std_ulogic_vector(6 downto 0)	-- Macro test 0 k1_k2
		-- End of Generated Port for Entity inst_k1_k2_e
		);
	end component;
	-- ---------

	component inst_k1_k4_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_k1_k4_e
			port1	: in	std_ulogic_vector(3 downto 0);	-- Macro test 1 k1_k4
			port2	: in	std_ulogic_vector(3 downto 0);	-- Macro test 1 k1_k4
			port3	: in	std_ulogic_vector(3 downto 0);	-- Macro test 1 k1_k4
			port_mac	: out	std_ulogic; 	-- Macro test 1 k1_k4 __I_AUTO_REDUCED_BUS2SIGNAL
			port_mac_c	: out	std_ulogic_vector(6 downto 0)	-- Macro test 1 k1_k4
		-- End of Generated Port for Entity inst_k1_k4_e
		);
	end component;
	-- ---------

	component inst_k3_k2_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_k3_k2_e
			port1	: in	std_ulogic_vector(3 downto 0);	-- Macro test 2 k3_k2
			port2	: in	std_ulogic_vector(3 downto 0);	-- Macro test 2 k3_k2
			port3	: in	std_ulogic_vector(3 downto 0);	-- Macro test 2 k3_k2
			port_mac	: out	std_ulogic; 	-- Macro test 2 k3_k2 __I_AUTO_REDUCED_BUS2SIGNAL
			port_mac_c	: out	std_ulogic_vector(6 downto 0)	-- Macro test 2 k3_k2
		-- End of Generated Port for Entity inst_k3_k2_e
		);
	end component;
	-- ---------

	component inst_k3_k4_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_k3_k4_e
			port1	: in	std_ulogic_vector(3 downto 0);	-- Macro test 3 k3_k4
			port2	: in	std_ulogic_vector(3 downto 0);	-- Macro test 3 k3_k4
			port3	: in	std_ulogic_vector(3 downto 0);	-- Macro test 3 k3_k4
			port_mac	: out	std_ulogic; 	-- Macro test 3 k3_k4 __I_AUTO_REDUCED_BUS2SIGNAL
			port_mac_c	: out	std_ulogic_vector(6 downto 0)	-- Macro test 3 k3_k4
		-- End of Generated Port for Entity inst_k3_k4_e
		);
	end component;
	-- ---------

	component inst_ok_1_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_10_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_2_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_3_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_4_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_5_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_6_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_7_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_8_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ok_9_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_1_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_10_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_2_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_3_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_4_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_5_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_6_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_7_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_8_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_9_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_a_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_b_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_k1_k2_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_k1_k4_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_k3_k2_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_k3_k4_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_shadow_t_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	gensig_1	: std_ulogic_vector(7 downto 0); 
		signal	gensig_10	: std_ulogic_vector(7 downto 0); 
		signal	gensig_2	: std_ulogic_vector(7 downto 0); 
		signal	gensig_3	: std_ulogic_vector(7 downto 0); 
		signal	gensig_4	: std_ulogic_vector(7 downto 0); 
		signal	gensig_5	: std_ulogic_vector(7 downto 0); 
		signal	gensig_6	: std_ulogic_vector(7 downto 0); 
		signal	gensig_7	: std_ulogic_vector(7 downto 0); 
		signal	gensig_8	: std_ulogic_vector(7 downto 0); 
		signal	gensig_9	: std_ulogic_vector(7 downto 0); 
		signal	macro_sigc	: std_ulogic_vector(3 downto 0); 
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (

			gensig_1 => gensig_1,	-- Generated signals, connecting a to b
			gensig_10 => gensig_10,	-- Generated signals, connecting b to a
			gensig_2 => gensig_2,	-- Generated signals, connecting a to b
			gensig_3 => gensig_3,	-- Generated signals, connecting a to b
			gensig_4 => gensig_4,	-- Generated signals, connecting a to b
			gensig_5 => gensig_5,	-- Generated signals, connecting a to b
			gensig_6 => gensig_6,	-- Generated signals, connecting b to a
			gensig_7 => gensig_7,	-- Generated signals, connecting b to a
			gensig_8 => gensig_8,	-- Generated signals, connecting b to a
			gensig_9 => gensig_9,	-- Generated signals, connecting b to a
			port_mac_b => macro_sigc	-- Macro test 0 k1_k2Macro test 1 k1_k4Macro test 2 k3_k2Macro test 3 k3_k4
		);

		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e
		port map (

			gensig_1 => gensig_1,	-- Generated signals, connecting a to b
			gensig_10 => gensig_10,	-- Generated signals, connecting b to a
			gensig_2 => gensig_2,	-- Generated signals, connecting a to b
			gensig_3 => gensig_3,	-- Generated signals, connecting a to b
			gensig_4 => gensig_4,	-- Generated signals, connecting a to b
			gensig_5 => gensig_5,	-- Generated signals, connecting a to b
			gensig_6 => gensig_6,	-- Generated signals, connecting b to a
			gensig_7 => gensig_7,	-- Generated signals, connecting b to a
			gensig_8 => gensig_8,	-- Generated signals, connecting b to a
			gensig_9 => gensig_9	-- Generated signals, connecting b to a
		);

		-- End of Generated Instance Port Map for inst_b

		-- Generated Instance Port Map for inst_k1_k2
		inst_k1_k2: inst_k1_k2_e
		port map (

			port1 => macro_sig1_k1_k2,	-- Macro test 0 k1_k2
			port2 => macro_sig2_k1_k2,	-- Macro test 0 k1_k2
			port3 => macro_sign_0,	-- Macro test 0 k1_k2
			port_mac => macro_sigc(0),	-- Macro test 0 k1_k2Macro test 1 k1_k4Macro test 2 k3_k2Macro test 3 k3_k4
			port_mac_c => macro_sig4_k1_k2	-- Macro test 0 k1_k2
		);

		-- End of Generated Instance Port Map for inst_k1_k2

		-- Generated Instance Port Map for inst_k1_k4
		inst_k1_k4: inst_k1_k4_e
		port map (

			port1 => macro_sig1_k1_k4,	-- Macro test 1 k1_k4
			port2 => macro_sig2_k1_k4,	-- Macro test 1 k1_k4
			port3 => macro_sign_1,	-- Macro test 1 k1_k4
			port_mac => macro_sigc(1),	-- Macro test 0 k1_k2Macro test 1 k1_k4Macro test 2 k3_k2Macro test 3 k3_k4
			port_mac_c => macro_sig4_k1_k4	-- Macro test 1 k1_k4
		);

		-- End of Generated Instance Port Map for inst_k1_k4

		-- Generated Instance Port Map for inst_k3_k2
		inst_k3_k2: inst_k3_k2_e
		port map (

			port1 => macro_sig1_k3_k2,	-- Macro test 2 k3_k2
			port2 => macro_sig2_k3_k2,	-- Macro test 2 k3_k2
			port3 => macro_sign_2,	-- Macro test 2 k3_k2
			port_mac => macro_sigc(2),	-- Macro test 0 k1_k2Macro test 1 k1_k4Macro test 2 k3_k2Macro test 3 k3_k4
			port_mac_c => macro_sig4_k3_k2	-- Macro test 2 k3_k2
		);

		-- End of Generated Instance Port Map for inst_k3_k2

		-- Generated Instance Port Map for inst_k3_k4
		inst_k3_k4: inst_k3_k4_e
		port map (

			port1 => macro_sig1_k3_k4,	-- Macro test 3 k3_k4
			port2 => macro_sig2_k3_k4,	-- Macro test 3 k3_k4
			port3 => macro_sign_3,	-- Macro test 3 k3_k4
			port_mac => macro_sigc(3),	-- Macro test 0 k1_k2Macro test 1 k1_k4Macro test 2 k3_k2Macro test 3 k3_k4
			port_mac_c => macro_sig4_k3_k4	-- Macro test 3 k3_k4
		);

		-- End of Generated Instance Port Map for inst_k3_k4

		-- Generated Instance Port Map for inst_ok_1
		inst_ok_1: inst_ok_1_e

		;

		-- End of Generated Instance Port Map for inst_ok_1

		-- Generated Instance Port Map for inst_ok_10
		inst_ok_10: inst_ok_10_e

		;

		-- End of Generated Instance Port Map for inst_ok_10

		-- Generated Instance Port Map for inst_ok_2
		inst_ok_2: inst_ok_2_e

		;

		-- End of Generated Instance Port Map for inst_ok_2

		-- Generated Instance Port Map for inst_ok_3
		inst_ok_3: inst_ok_3_e

		;

		-- End of Generated Instance Port Map for inst_ok_3

		-- Generated Instance Port Map for inst_ok_4
		inst_ok_4: inst_ok_4_e

		;

		-- End of Generated Instance Port Map for inst_ok_4

		-- Generated Instance Port Map for inst_ok_5
		inst_ok_5: inst_ok_5_e

		;

		-- End of Generated Instance Port Map for inst_ok_5

		-- Generated Instance Port Map for inst_ok_6
		inst_ok_6: inst_ok_6_e

		;

		-- End of Generated Instance Port Map for inst_ok_6

		-- Generated Instance Port Map for inst_ok_7
		inst_ok_7: inst_ok_7_e

		;

		-- End of Generated Instance Port Map for inst_ok_7

		-- Generated Instance Port Map for inst_ok_8
		inst_ok_8: inst_ok_8_e

		;

		-- End of Generated Instance Port Map for inst_ok_8

		-- Generated Instance Port Map for inst_ok_9
		inst_ok_9: inst_ok_9_e

		;

		-- End of Generated Instance Port Map for inst_ok_9

		-- Generated Instance Port Map for inst_shadow_1
		inst_shadow_1: inst_shadow_1_e

		;

		-- End of Generated Instance Port Map for inst_shadow_1

		-- Generated Instance Port Map for inst_shadow_10
		inst_shadow_10: inst_shadow_10_e

		;

		-- End of Generated Instance Port Map for inst_shadow_10

		-- Generated Instance Port Map for inst_shadow_2
		inst_shadow_2: inst_shadow_2_e

		;

		-- End of Generated Instance Port Map for inst_shadow_2

		-- Generated Instance Port Map for inst_shadow_3
		inst_shadow_3: inst_shadow_3_e

		;

		-- End of Generated Instance Port Map for inst_shadow_3

		-- Generated Instance Port Map for inst_shadow_4
		inst_shadow_4: inst_shadow_4_e

		;

		-- End of Generated Instance Port Map for inst_shadow_4

		-- Generated Instance Port Map for inst_shadow_5
		inst_shadow_5: inst_shadow_5_e

		;

		-- End of Generated Instance Port Map for inst_shadow_5

		-- Generated Instance Port Map for inst_shadow_6
		inst_shadow_6: inst_shadow_6_e

		;

		-- End of Generated Instance Port Map for inst_shadow_6

		-- Generated Instance Port Map for inst_shadow_7
		inst_shadow_7: inst_shadow_7_e

		;

		-- End of Generated Instance Port Map for inst_shadow_7

		-- Generated Instance Port Map for inst_shadow_8
		inst_shadow_8: inst_shadow_8_e

		;

		-- End of Generated Instance Port Map for inst_shadow_8

		-- Generated Instance Port Map for inst_shadow_9
		inst_shadow_9: inst_shadow_9_e

		;

		-- End of Generated Instance Port Map for inst_shadow_9

		-- Generated Instance Port Map for inst_shadow_a
		inst_shadow_a: inst_shadow_a_e

		;

		-- End of Generated Instance Port Map for inst_shadow_a

		-- Generated Instance Port Map for inst_shadow_b
		inst_shadow_b: inst_shadow_b_e

		;

		-- End of Generated Instance Port Map for inst_shadow_b

		-- Generated Instance Port Map for inst_shadow_k1_k2
		inst_shadow_k1_k2: inst_shadow_k1_k2_e

		;

		-- End of Generated Instance Port Map for inst_shadow_k1_k2

		-- Generated Instance Port Map for inst_shadow_k1_k4
		inst_shadow_k1_k4: inst_shadow_k1_k4_e

		;

		-- End of Generated Instance Port Map for inst_shadow_k1_k4

		-- Generated Instance Port Map for inst_shadow_k3_k2
		inst_shadow_k3_k2: inst_shadow_k3_k2_e

		;

		-- End of Generated Instance Port Map for inst_shadow_k3_k2

		-- Generated Instance Port Map for inst_shadow_k3_k4
		inst_shadow_k3_k4: inst_shadow_k3_k4_e

		;

		-- End of Generated Instance Port Map for inst_shadow_k3_k4

		-- Generated Instance Port Map for inst_shadow_t
		inst_shadow_t: inst_shadow_t_e

		;

		-- End of Generated Instance Port Map for inst_shadow_t



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
