// Seed: 3571946183
module module_0 (
    input tri id_0
);
  assign id_2 = (-1) << 1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4
);
  assign id_1.id_4 = -1;
  wire id_6;
  and primCall (id_3, id_4, id_6, id_0);
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri id_11,
    output tri1 id_12,
    input supply0 id_13,
    output tri id_14
);
  assign id_2 = -1'b0;
  module_0 modCall_1 (id_8);
endmodule : SymbolIdentifier
