// Seed: 1421603197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  id_6(
      .id_0(id_1),
      .id_1(1 - id_4),
      .id_2(id_4),
      .id_3(""),
      .id_4(id_2),
      .id_5(id_5 << 1),
      .id_6(1'h0),
      .id_7(id_5 & id_2),
      .id_8(id_3),
      .id_9(id_2),
      .id_10(id_2),
      .id_11(1),
      .id_12(1),
      .id_13()
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply0 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  supply0 id_6, id_7;
  initial id_6 = 1'b0;
  wire id_8;
endmodule
