vhdl xil_defaultlib  \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_rst_ps7_0_50M_0/sim/bd_rst_ps7_0_50M_0.vhd" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_0/sim/bd_axi_bram_ctrl_0_0.vhd" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_0_1/sim/bd_axi_bram_ctrl_0_1.vhd" \
"../../../../sa.gen/sources_1/bd/bd/ip/bd_axi_bram_ctrl_1_0/sim/bd_axi_bram_ctrl_1_0.vhd" \

# Do not sort compile order
nosort
