; or1k instruction bus master
[master or1k_i]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 clkgen


; debug master
[master dbg]
slaves =
 hps_ddr3
 fpga_ddr3
 sram0
 uart0
 gpio0
 diila
 clkgen

; hps to fpga lightweight master
[master h2f_lw]
slaves =
 uart0
 gpio0
 clkgen

[slave uart0]
datawidth=8
offset=0x90000000
size=32


[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave clkgen]
offset=0x91000100
size=256

[slave diila]
offset=0x96000000
size=0x500000 ; 5MB

[slave rom0]
offset=0xf0000100
size=64

[slave sram0]
offset=0x80000000
size=8192 ; 8KB

; DDR3 "dedicated" for FPGA
[slave fpga_ddr3]
offset=0
size=0x40000000 ; 1GB

; HPS (ARM) shared DDR3
[slave hps_ddr3]
offset=0x40000000
size=0x40000000 ; 1GB
