{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608548170622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608548170622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 18:56:10 2020 " "Processing started: Mon Dec 21 18:56:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608548170622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608548170622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608548170622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1608548170820 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(9) " "Verilog HDL Expression warning at seven_segment.v(9): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(10) " "Verilog HDL Expression warning at seven_segment.v(10): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(11) " "Verilog HDL Expression warning at seven_segment.v(11): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(12) " "Verilog HDL Expression warning at seven_segment.v(12): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(13) " "Verilog HDL Expression warning at seven_segment.v(13): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(14) " "Verilog HDL Expression warning at seven_segment.v(14): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(15) " "Verilog HDL Expression warning at seven_segment.v(15): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(16) " "Verilog HDL Expression warning at seven_segment.v(16): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(17) " "Verilog HDL Expression warning at seven_segment.v(17): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(18) " "Verilog HDL Expression warning at seven_segment.v(18): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(19) " "Verilog HDL Expression warning at seven_segment.v(19): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(20) " "Verilog HDL Expression warning at seven_segment.v(20): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(21) " "Verilog HDL Expression warning at seven_segment.v(21): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(22) " "Verilog HDL Expression warning at seven_segment.v(22): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(23) " "Verilog HDL Expression warning at seven_segment.v(23): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.v(24) " "Verilog HDL Expression warning at seven_segment.v(24): truncated literal to match 7 bits" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1608548170866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_128x8.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_128x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "single_port_ram_128x8.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/single_port_ram_128x8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "Program_Rom.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Program_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU.v(101) " "Verilog HDL warning at CPU.v(101): extended using \"x\" or \"z\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1608548170892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548170894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit CPU.v(88) " "Verilog HDL Implicit Net warning at CPU.v(88): created implicit net for \"btfsc_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit CPU.v(89) " "Verilog HDL Implicit Net warning at CPU.v(89): created implicit net for \"btfss_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b CPU.v(179) " "Verilog HDL Implicit Net warning at CPU.v(179): created implicit net for \"addr_port_b\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVLW CPU.v(187) " "Verilog HDL Implicit Net warning at CPU.v(187): created implicit net for \"MOVLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDLW CPU.v(188) " "Verilog HDL Implicit Net warning at CPU.v(188): created implicit net for \"ADDLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBLW CPU.v(189) " "Verilog HDL Implicit Net warning at CPU.v(189): created implicit net for \"SUBLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170894 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDLW CPU.v(190) " "Verilog HDL Implicit Net warning at CPU.v(190): created implicit net for \"ANDLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORLW CPU.v(191) " "Verilog HDL Implicit Net warning at CPU.v(191): created implicit net for \"IORLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORLW CPU.v(192) " "Verilog HDL Implicit Net warning at CPU.v(192): created implicit net for \"XORLW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDWF CPU.v(194) " "Verilog HDL Implicit Net warning at CPU.v(194): created implicit net for \"ADDWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ANDWF CPU.v(195) " "Verilog HDL Implicit Net warning at CPU.v(195): created implicit net for \"ANDWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRF CPU.v(196) " "Verilog HDL Implicit Net warning at CPU.v(196): created implicit net for \"CLRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLRW CPU.v(197) " "Verilog HDL Implicit Net warning at CPU.v(197): created implicit net for \"CLRW\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COMF CPU.v(198) " "Verilog HDL Implicit Net warning at CPU.v(198): created implicit net for \"COMF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECF CPU.v(199) " "Verilog HDL Implicit Net warning at CPU.v(199): created implicit net for \"DECF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GOTO CPU.v(200) " "Verilog HDL Implicit Net warning at CPU.v(200): created implicit net for \"GOTO\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCF CPU.v(202) " "Verilog HDL Implicit Net warning at CPU.v(202): created implicit net for \"INCF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IORWF CPU.v(203) " "Verilog HDL Implicit Net warning at CPU.v(203): created implicit net for \"IORWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVF CPU.v(204) " "Verilog HDL Implicit Net warning at CPU.v(204): created implicit net for \"MOVF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MOVWF CPU.v(205) " "Verilog HDL Implicit Net warning at CPU.v(205): created implicit net for \"MOVWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUBWF CPU.v(206) " "Verilog HDL Implicit Net warning at CPU.v(206): created implicit net for \"SUBWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "XORWF CPU.v(207) " "Verilog HDL Implicit Net warning at CPU.v(207): created implicit net for \"XORWF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170895 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DECFSZ CPU.v(209) " "Verilog HDL Implicit Net warning at CPU.v(209): created implicit net for \"DECFSZ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INCFSZ CPU.v(210) " "Verilog HDL Implicit Net warning at CPU.v(210): created implicit net for \"INCFSZ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCF CPU.v(212) " "Verilog HDL Implicit Net warning at CPU.v(212): created implicit net for \"BCF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSF CPU.v(213) " "Verilog HDL Implicit Net warning at CPU.v(213): created implicit net for \"BSF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSC CPU.v(214) " "Verilog HDL Implicit Net warning at CPU.v(214): created implicit net for \"BTFSC\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BTFSS CPU.v(215) " "Verilog HDL Implicit Net warning at CPU.v(215): created implicit net for \"BTFSS\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit CPU.v(216) " "Verilog HDL Implicit Net warning at CPU.v(216): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASRF CPU.v(218) " "Verilog HDL Implicit Net warning at CPU.v(218): created implicit net for \"ASRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSLF CPU.v(219) " "Verilog HDL Implicit Net warning at CPU.v(219): created implicit net for \"LSLF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LSRF CPU.v(220) " "Verilog HDL Implicit Net warning at CPU.v(220): created implicit net for \"LSRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RLF CPU.v(221) " "Verilog HDL Implicit Net warning at CPU.v(221): created implicit net for \"RLF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RRF CPU.v(222) " "Verilog HDL Implicit Net warning at CPU.v(222): created implicit net for \"RRF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWAPF CPU.v(223) " "Verilog HDL Implicit Net warning at CPU.v(223): created implicit net for \"SWAPF\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALL CPU.v(225) " "Verilog HDL Implicit Net warning at CPU.v(225): created implicit net for \"CALL\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RETURN CPU.v(226) " "Verilog HDL Implicit Net warning at CPU.v(226): created implicit net for \"RETURN\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548170896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608548170925 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608548170926 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608548170926 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.v(18) " "Output port \"LED\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1608548170926 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:s1 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:s1\"" {  } { { "mcu.v" "s1" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548170926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:c1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:c1\"" {  } { { "mcu.v" "c1" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548170928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CPU.v(46) " "Verilog HDL assignment warning at CPU.v(46): truncated value with size 32 to match size of target (11)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(150) " "Verilog HDL assignment warning at CPU.v(150): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU.v(151) " "Verilog HDL assignment warning at CPU.v(151): truncated value with size 32 to match size of target (8)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_alu CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"sel_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_bus CPU.v(237) " "Verilog HDL Always Construct warning at CPU.v(237): inferring latch(es) for variable \"sel_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_bus CPU.v(237) " "Inferred latch for \"sel_bus\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1111 CPU.v(237) " "Inferred latch for \"op.1111\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170937 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1110 CPU.v(237) " "Inferred latch for \"op.1110\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1101 CPU.v(237) " "Inferred latch for \"op.1101\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1100 CPU.v(237) " "Inferred latch for \"op.1100\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1011 CPU.v(237) " "Inferred latch for \"op.1011\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1010 CPU.v(237) " "Inferred latch for \"op.1010\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1001 CPU.v(237) " "Inferred latch for \"op.1001\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.1000 CPU.v(237) " "Inferred latch for \"op.1000\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0111 CPU.v(237) " "Inferred latch for \"op.0111\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0110 CPU.v(237) " "Inferred latch for \"op.0110\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0101 CPU.v(237) " "Inferred latch for \"op.0101\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0100 CPU.v(237) " "Inferred latch for \"op.0100\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0011 CPU.v(237) " "Inferred latch for \"op.0011\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0010 CPU.v(237) " "Inferred latch for \"op.0010\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0001 CPU.v(237) " "Inferred latch for \"op.0001\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op.0000 CPU.v(237) " "Inferred latch for \"op.0000\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_alu CPU.v(237) " "Inferred latch for \"sel_alu\" at CPU.v(237)" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608548170938 "|mcu|CPU:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack CPU:c1\|Stack:st " "Elaborating entity \"Stack\" for hierarchy \"CPU:c1\|Stack:st\"" {  } { { "CPU.v" "st" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548170939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(19) " "Verilog HDL assignment warning at Stack.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170940 "|mcu|CPU:c1|Stack:st"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(30) " "Verilog HDL assignment warning at Stack.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170940 "|mcu|CPU:c1|Stack:st"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.v(33) " "Verilog HDL assignment warning at Stack.v(33): truncated value with size 32 to match size of target (4)" {  } { { "Stack.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/Stack.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608548170940 "|mcu|CPU:c1|Stack:st"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom CPU:c1\|Program_Rom:Rom " "Elaborating entity \"Program_Rom\" for hierarchy \"CPU:c1\|Program_Rom:Rom\"" {  } { { "CPU.v" "Rom" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548170940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 CPU:c1\|single_port_ram_128x8:Ram " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"CPU:c1\|single_port_ram_128x8:Ram\"" {  } { { "CPU.v" "Ram" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548170953 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0 " "Inferred RAM node \"CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1608548171240 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:c1\|Stack:st\|stack_rtl_0 " "Inferred RAM node \"CPU:c1\|Stack:st\|stack_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1608548171241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:c1\|single_port_ram_128x8:Ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:c1\|Stack:st\|stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:c1\|Stack:st\|stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1608548171702 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1608548171702 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608548171702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CPU:c1\|single_port_ram_128x8:Ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171738 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608548171738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8c1 " "Found entity 1: altsyncram_v8c1" {  } { { "db/altsyncram_v8c1.tdf" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/db/altsyncram_v8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548171788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548171788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:c1\|Stack:st\|altsyncram:stack_rtl_0 " "Elaborated megafunction instantiation \"CPU:c1\|Stack:st\|altsyncram:stack_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:c1\|Stack:st\|altsyncram:stack_rtl_0 " "Instantiated megafunction \"CPU:c1\|Stack:st\|altsyncram:stack_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608548171803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608548171803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bc1 " "Found entity 1: altsyncram_9bc1" {  } { { "db/altsyncram_9bc1.tdf" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/db/altsyncram_9bc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608548171853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608548171853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1111_2023 " "Latch CPU:c1\|op.1111_2023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172085 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|sel_alu " "Latch CPU:c1\|sel_alu has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[12\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[12\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172085 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1101_2147 " "Latch CPU:c1\|op.1101_2147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1010_2333 " "Latch CPU:c1\|op.1010_2333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1110_2085 " "Latch CPU:c1\|op.1110_2085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1100_2209 " "Latch CPU:c1\|op.1100_2209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1001_2395 " "Latch CPU:c1\|op.1001_2395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0101_2643 " "Latch CPU:c1\|op.0101_2643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0100_2705 " "Latch CPU:c1\|op.0100_2705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0011_2767 " "Latch CPU:c1\|op.0011_2767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0010_2829 " "Latch CPU:c1\|op.0010_2829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0000_2953 " "Latch CPU:c1\|op.0000_2953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[2\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172086 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0111_2519 " "Latch CPU:c1\|op.0111_2519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172087 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0110_2581 " "Latch CPU:c1\|op.0110_2581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[12\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[12\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172087 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.0001_2891 " "Latch CPU:c1\|op.0001_2891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172087 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|sel_bus " "Latch CPU:c1\|sel_bus has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[7\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172087 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:c1\|op.1011_2271 " "Latch CPU:c1\|op.1011_2271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:c1\|ir_out\[8\] " "Ports D and ENA on the latch are fed by the same signal CPU:c1\|ir_out\[8\]" {  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608548172087 ""}  } { { "CPU.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/CPU.v" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608548172087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608548172308 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1608548172308 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608548172444 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608548172979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608548173021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608548173112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "C:/Users/user/Desktop/hw12/hw12/de0_empty_project (1)/de0/mcu.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608548173171 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608548173171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608548173172 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608548173172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608548173172 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1608548173172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608548173172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608548173213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 18:56:13 2020 " "Processing ended: Mon Dec 21 18:56:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608548173213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608548173213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608548173213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608548173213 ""}
