# VLSI Design Course Assignments
This repo contains assignment submissions. All assignments are based on ''' Verilog''' , 
