<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ux500 › include › mach › irqs-db8500.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs-db8500.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Rabin Vincent &lt;rabin.vincent@stericsson.com&gt;</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_IRQS_DB8500_H</span>
<span class="cp">#define __MACH_IRQS_DB8500_H</span>

<span class="cp">#define IRQ_DB8500_MTU0			(IRQ_SHPI_START + 4)</span>
<span class="cp">#define IRQ_DB8500_SPI2			(IRQ_SHPI_START + 6)</span>
<span class="cp">#define IRQ_DB8500_PMU			(IRQ_SHPI_START + 7)</span>
<span class="cp">#define IRQ_DB8500_SPI0			(IRQ_SHPI_START + 8)</span>
<span class="cp">#define IRQ_DB8500_RTT			(IRQ_SHPI_START + 9)</span>
<span class="cp">#define IRQ_DB8500_PKA			(IRQ_SHPI_START + 10)</span>
<span class="cp">#define IRQ_DB8500_UART0		(IRQ_SHPI_START + 11)</span>
<span class="cp">#define IRQ_DB8500_I2C3			(IRQ_SHPI_START + 12)</span>
<span class="cp">#define IRQ_DB8500_L2CC			(IRQ_SHPI_START + 13)</span>
<span class="cp">#define IRQ_DB8500_SSP0			(IRQ_SHPI_START + 14)</span>
<span class="cp">#define IRQ_DB8500_CRYP1		(IRQ_SHPI_START + 15)</span>
<span class="cp">#define IRQ_DB8500_MSP1_RX		(IRQ_SHPI_START + 16)</span>
<span class="cp">#define IRQ_DB8500_MTU1			(IRQ_SHPI_START + 17)</span>
<span class="cp">#define IRQ_DB8500_RTC			(IRQ_SHPI_START + 18)</span>
<span class="cp">#define IRQ_DB8500_UART1		(IRQ_SHPI_START + 19)</span>
<span class="cp">#define IRQ_DB8500_USB_WAKEUP		(IRQ_SHPI_START + 20)</span>
<span class="cp">#define IRQ_DB8500_I2C0			(IRQ_SHPI_START + 21)</span>
<span class="cp">#define IRQ_DB8500_I2C1			(IRQ_SHPI_START + 22)</span>
<span class="cp">#define IRQ_DB8500_USBOTG		(IRQ_SHPI_START + 23)</span>
<span class="cp">#define IRQ_DB8500_DMA_SECURE		(IRQ_SHPI_START + 24)</span>
<span class="cp">#define IRQ_DB8500_DMA			(IRQ_SHPI_START + 25)</span>
<span class="cp">#define IRQ_DB8500_UART2		(IRQ_SHPI_START + 26)</span>
<span class="cp">#define IRQ_DB8500_ICN_PMU1		(IRQ_SHPI_START + 27)</span>
<span class="cp">#define IRQ_DB8500_ICN_PMU2		(IRQ_SHPI_START + 28)</span>
<span class="cp">#define IRQ_DB8500_HSIR_EXCEP		(IRQ_SHPI_START + 29)</span>
<span class="cp">#define IRQ_DB8500_MSP0			(IRQ_SHPI_START + 31)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH0_OVRRUN	(IRQ_SHPI_START + 32)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH1_OVRRUN	(IRQ_SHPI_START + 33)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH2_OVRRUN	(IRQ_SHPI_START + 34)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH3_OVRRUN	(IRQ_SHPI_START + 35)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH4_OVRRUN	(IRQ_SHPI_START + 36)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH5_OVRRUN	(IRQ_SHPI_START + 37)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH6_OVRRUN	(IRQ_SHPI_START + 38)</span>
<span class="cp">#define IRQ_DB8500_HSIR_CH7_OVRRUN	(IRQ_SHPI_START + 39)</span>
<span class="cp">#define IRQ_DB8500_AB8500		(IRQ_SHPI_START + 40)</span>
<span class="cp">#define IRQ_DB8500_SDMMC2		(IRQ_SHPI_START + 41)</span>
<span class="cp">#define IRQ_DB8500_SIA			(IRQ_SHPI_START + 42)</span>
<span class="cp">#define IRQ_DB8500_SIA2			(IRQ_SHPI_START + 43)</span>
<span class="cp">#define IRQ_DB8500_SVA			(IRQ_SHPI_START + 44)</span>
<span class="cp">#define IRQ_DB8500_SVA2			(IRQ_SHPI_START + 45)</span>
<span class="cp">#define IRQ_DB8500_PRCMU0		(IRQ_SHPI_START + 46)</span>
<span class="cp">#define IRQ_DB8500_PRCMU1		(IRQ_SHPI_START + 47)</span>
<span class="cp">#define IRQ_DB8500_DISP			(IRQ_SHPI_START + 48)</span>
<span class="cp">#define IRQ_DB8500_SPI3			(IRQ_SHPI_START + 49)</span>
<span class="cp">#define IRQ_DB8500_SDMMC1		(IRQ_SHPI_START + 50)</span>
<span class="cp">#define IRQ_DB8500_I2C4			(IRQ_SHPI_START + 51)</span>
<span class="cp">#define IRQ_DB8500_SSP1			(IRQ_SHPI_START + 52)</span>
<span class="cp">#define IRQ_DB8500_SKE			(IRQ_SHPI_START + 53)</span>
<span class="cp">#define IRQ_DB8500_KB			(IRQ_SHPI_START + 54)</span>
<span class="cp">#define IRQ_DB8500_I2C2			(IRQ_SHPI_START + 55)</span>
<span class="cp">#define IRQ_DB8500_B2R2			(IRQ_SHPI_START + 56)</span>
<span class="cp">#define IRQ_DB8500_CRYP0		(IRQ_SHPI_START + 57)</span>
<span class="cp">#define IRQ_DB8500_SDMMC3		(IRQ_SHPI_START + 59)</span>
<span class="cp">#define IRQ_DB8500_SDMMC0		(IRQ_SHPI_START + 60)</span>
<span class="cp">#define IRQ_DB8500_HSEM			(IRQ_SHPI_START + 61)</span>
<span class="cp">#define IRQ_DB8500_MSP1			(IRQ_SHPI_START + 62)</span>
<span class="cp">#define IRQ_DB8500_SBAG			(IRQ_SHPI_START + 63)</span>
<span class="cp">#define IRQ_DB8500_SPI1			(IRQ_SHPI_START + 96)</span>
<span class="cp">#define IRQ_DB8500_SRPTIMER		(IRQ_SHPI_START + 97)</span>
<span class="cp">#define IRQ_DB8500_MSP2			(IRQ_SHPI_START + 98)</span>
<span class="cp">#define IRQ_DB8500_SDMMC4		(IRQ_SHPI_START + 99)</span>
<span class="cp">#define IRQ_DB8500_SDMMC5		(IRQ_SHPI_START + 100)</span>
<span class="cp">#define IRQ_DB8500_HSIRD0		(IRQ_SHPI_START + 104)</span>
<span class="cp">#define IRQ_DB8500_HSIRD1		(IRQ_SHPI_START + 105)</span>
<span class="cp">#define IRQ_DB8500_HSITD0		(IRQ_SHPI_START + 106)</span>
<span class="cp">#define IRQ_DB8500_HSITD1		(IRQ_SHPI_START + 107)</span>
<span class="cp">#define IRQ_DB8500_CTI0			(IRQ_SHPI_START + 108)</span>
<span class="cp">#define IRQ_DB8500_CTI1			(IRQ_SHPI_START + 109)</span>
<span class="cp">#define IRQ_DB8500_ICN_ERR		(IRQ_SHPI_START + 110)</span>
<span class="cp">#define IRQ_DB8500_MALI_PPMMU		(IRQ_SHPI_START + 112)</span>
<span class="cp">#define IRQ_DB8500_MALI_PP		(IRQ_SHPI_START + 113)</span>
<span class="cp">#define IRQ_DB8500_MALI_GPMMU		(IRQ_SHPI_START + 114)</span>
<span class="cp">#define IRQ_DB8500_MALI_GP		(IRQ_SHPI_START + 115)</span>
<span class="cp">#define IRQ_DB8500_MALI			(IRQ_SHPI_START + 116)</span>
<span class="cp">#define IRQ_DB8500_PRCMU_SEM		(IRQ_SHPI_START + 118)</span>
<span class="cp">#define IRQ_DB8500_GPIO0		(IRQ_SHPI_START + 119)</span>
<span class="cp">#define IRQ_DB8500_GPIO1		(IRQ_SHPI_START + 120)</span>
<span class="cp">#define IRQ_DB8500_GPIO2		(IRQ_SHPI_START + 121)</span>
<span class="cp">#define IRQ_DB8500_GPIO3		(IRQ_SHPI_START + 122)</span>
<span class="cp">#define IRQ_DB8500_GPIO4		(IRQ_SHPI_START + 123)</span>
<span class="cp">#define IRQ_DB8500_GPIO5		(IRQ_SHPI_START + 124)</span>
<span class="cp">#define IRQ_DB8500_GPIO6		(IRQ_SHPI_START + 125)</span>
<span class="cp">#define IRQ_DB8500_GPIO7		(IRQ_SHPI_START + 126)</span>
<span class="cp">#define IRQ_DB8500_GPIO8		(IRQ_SHPI_START + 127)</span>

<span class="cp">#define IRQ_CA_WAKE_REQ_ED			(IRQ_SHPI_START + 71)</span>
<span class="cp">#define IRQ_AC_READ_NOTIFICATION_0_ED		(IRQ_SHPI_START + 66)</span>
<span class="cp">#define IRQ_AC_READ_NOTIFICATION_1_ED		(IRQ_SHPI_START + 64)</span>
<span class="cp">#define IRQ_CA_MSG_PEND_NOTIFICATION_0_ED	(IRQ_SHPI_START + 67)</span>
<span class="cp">#define IRQ_CA_MSG_PEND_NOTIFICATION_1_ED	(IRQ_SHPI_START + 65)</span>

<span class="cp">#define IRQ_CA_WAKE_REQ_V1			(IRQ_SHPI_START + 83)</span>
<span class="cp">#define IRQ_AC_READ_NOTIFICATION_0_V1		(IRQ_SHPI_START + 78)</span>
<span class="cp">#define IRQ_AC_READ_NOTIFICATION_1_V1		(IRQ_SHPI_START + 76)</span>
<span class="cp">#define IRQ_CA_MSG_PEND_NOTIFICATION_0_V1	(IRQ_SHPI_START + 79)</span>
<span class="cp">#define IRQ_CA_MSG_PEND_NOTIFICATION_1_V1	(IRQ_SHPI_START + 77)</span>

<span class="cp">#ifdef CONFIG_UX500_SOC_DB8500</span>

<span class="cm">/* Virtual interrupts corresponding to the PRCMU wakeups.  */</span>
<span class="cp">#define IRQ_PRCMU_BASE IRQ_SOC_START</span>
<span class="cp">#define NUM_PRCMU_WAKEUPS (IRQ_PRCMU_END - IRQ_PRCMU_BASE)</span>

<span class="cp">#define IRQ_PRCMU_RTC (IRQ_PRCMU_BASE)</span>
<span class="cp">#define IRQ_PRCMU_RTT0 (IRQ_PRCMU_BASE + 1)</span>
<span class="cp">#define IRQ_PRCMU_RTT1 (IRQ_PRCMU_BASE + 2)</span>
<span class="cp">#define IRQ_PRCMU_HSI0 (IRQ_PRCMU_BASE + 3)</span>
<span class="cp">#define IRQ_PRCMU_HSI1 (IRQ_PRCMU_BASE + 4)</span>
<span class="cp">#define IRQ_PRCMU_CA_WAKE (IRQ_PRCMU_BASE + 5)</span>
<span class="cp">#define IRQ_PRCMU_USB (IRQ_PRCMU_BASE + 6)</span>
<span class="cp">#define IRQ_PRCMU_ABB (IRQ_PRCMU_BASE + 7)</span>
<span class="cp">#define IRQ_PRCMU_ABB_FIFO (IRQ_PRCMU_BASE + 8)</span>
<span class="cp">#define IRQ_PRCMU_ARM (IRQ_PRCMU_BASE + 9)</span>
<span class="cp">#define IRQ_PRCMU_MODEM_SW_RESET_REQ (IRQ_PRCMU_BASE + 10)</span>
<span class="cp">#define IRQ_PRCMU_GPIO0 (IRQ_PRCMU_BASE + 11)</span>
<span class="cp">#define IRQ_PRCMU_GPIO1 (IRQ_PRCMU_BASE + 12)</span>
<span class="cp">#define IRQ_PRCMU_GPIO2 (IRQ_PRCMU_BASE + 13)</span>
<span class="cp">#define IRQ_PRCMU_GPIO3 (IRQ_PRCMU_BASE + 14)</span>
<span class="cp">#define IRQ_PRCMU_GPIO4 (IRQ_PRCMU_BASE + 15)</span>
<span class="cp">#define IRQ_PRCMU_GPIO5 (IRQ_PRCMU_BASE + 16)</span>
<span class="cp">#define IRQ_PRCMU_GPIO6 (IRQ_PRCMU_BASE + 17)</span>
<span class="cp">#define IRQ_PRCMU_GPIO7 (IRQ_PRCMU_BASE + 18)</span>
<span class="cp">#define IRQ_PRCMU_GPIO8 (IRQ_PRCMU_BASE + 19)</span>
<span class="cp">#define IRQ_PRCMU_CA_SLEEP (IRQ_PRCMU_BASE + 20)</span>
<span class="cp">#define IRQ_PRCMU_HOTMON_LOW (IRQ_PRCMU_BASE + 21)</span>
<span class="cp">#define IRQ_PRCMU_HOTMON_HIGH (IRQ_PRCMU_BASE + 22)</span>
<span class="cp">#define IRQ_PRCMU_END (IRQ_PRCMU_BASE + 23)</span>

<span class="cm">/*</span>
<span class="cm"> * We may have several SoCs, but only one will run at a</span>
<span class="cm"> * time, so the one with most IRQs will bump this ahead,</span>
<span class="cm"> * but the IRQ_SOC_START remains the same for either SoC.</span>
<span class="cm"> */</span>
<span class="cp">#if IRQ_SOC_END &lt; IRQ_PRCMU_END</span>
<span class="cp">#undef IRQ_SOC_END</span>
<span class="cp">#define IRQ_SOC_END IRQ_PRCMU_END</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_UX500_SOC_DB8500 */</span><span class="cp"></span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
