
m-BMS3.23V.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afcc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0800b1b0  0800b1b0  0001b1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b588  0800b588  00020270  2**0
                  CONTENTS
  4 .ARM          00000000  0800b588  0800b588  00020270  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b588  0800b588  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b588  0800b588  0001b588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b58c  0800b58c  0001b58c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  0800b590  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e5c  20000270  0800b800  00020270  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010cc  0800b800  000210cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017972  00000000  00000000  00020299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003884  00000000  00000000  00037c0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  0003b490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  0003c670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e23f  00000000  00000000  0003d6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d77  00000000  00000000  0005b917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1cc8  00000000  00000000  0007468e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00116356  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b88  00000000  00000000  001163a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000270 	.word	0x20000270
 8000200:	00000000 	.word	0x00000000
 8000204:	0800b198 	.word	0x0800b198

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000274 	.word	0x20000274
 8000220:	0800b198 	.word	0x0800b198

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <ChargeProcess>:
 */
#include "candb.h"
#include "extref.h"
#include "main.h"
void ChargeProcess(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
	switch(ucChargeStep)
 8000238:	4b7a      	ldr	r3, [pc, #488]	; (8000424 <ChargeProcess+0x1f0>)
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	2b0a      	cmp	r3, #10
 800023e:	f200 80e5 	bhi.w	800040c <ChargeProcess+0x1d8>
 8000242:	a201      	add	r2, pc, #4	; (adr r2, 8000248 <ChargeProcess+0x14>)
 8000244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000248:	08000275 	.word	0x08000275
 800024c:	080002fb 	.word	0x080002fb
 8000250:	0800040d 	.word	0x0800040d
 8000254:	0800040d 	.word	0x0800040d
 8000258:	0800040d 	.word	0x0800040d
 800025c:	080003a7 	.word	0x080003a7
 8000260:	0800040d 	.word	0x0800040d
 8000264:	0800040d 	.word	0x0800040d
 8000268:	0800040d 	.word	0x0800040d
 800026c:	0800040d 	.word	0x0800040d
 8000270:	080003c3 	.word	0x080003c3
	{
	case 0://AC Plug recognized
		ERR_LED = ON;														//Green LED ON
 8000274:	4a6c      	ldr	r2, [pc, #432]	; (8000428 <ChargeProcess+0x1f4>)
 8000276:	7813      	ldrb	r3, [r2, #0]
 8000278:	f043 0302 	orr.w	r3, r3, #2
 800027c:	7013      	strb	r3, [r2, #0]
		FULL_LED = OFF;
 800027e:	4a6a      	ldr	r2, [pc, #424]	; (8000428 <ChargeProcess+0x1f4>)
 8000280:	7813      	ldrb	r3, [r2, #0]
 8000282:	f36f 0382 	bfc	r3, #2, #1
 8000286:	7013      	strb	r3, [r2, #0]
		if(I_TOT_ACTUAL > 20)
 8000288:	4b68      	ldr	r3, [pc, #416]	; (800042c <ChargeProcess+0x1f8>)
 800028a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800028e:	2b14      	cmp	r3, #20
 8000290:	dd06      	ble.n	80002a0 <ChargeProcess+0x6c>
		{
			usChargeStepTmr = 0;
 8000292:	4b67      	ldr	r3, [pc, #412]	; (8000430 <ChargeProcess+0x1fc>)
 8000294:	2200      	movs	r2, #0
 8000296:	801a      	strh	r2, [r3, #0]
			ucChargeStep = 1;												//Charge started
 8000298:	4b62      	ldr	r3, [pc, #392]	; (8000424 <ChargeProcess+0x1f0>)
 800029a:	2201      	movs	r2, #1
 800029c:	701a      	strb	r2, [r3, #0]
					usChargeStepTmr = 0;
					ucChargeStep = 10;										//Charge error
				}
			}
		}
		break;
 800029e:	e0b9      	b.n	8000414 <ChargeProcess+0x1e0>
			if(V_TOT_ACTUAL > 800)
 80002a0:	4b62      	ldr	r3, [pc, #392]	; (800042c <ChargeProcess+0x1f8>)
 80002a2:	889b      	ldrh	r3, [r3, #4]
 80002a4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80002a8:	d913      	bls.n	80002d2 <ChargeProcess+0x9e>
				if(++usChargeStepTmr >= TMR30S_100HZ)
 80002aa:	4b61      	ldr	r3, [pc, #388]	; (8000430 <ChargeProcess+0x1fc>)
 80002ac:	881b      	ldrh	r3, [r3, #0]
 80002ae:	3301      	adds	r3, #1
 80002b0:	b29a      	uxth	r2, r3
 80002b2:	4b5f      	ldr	r3, [pc, #380]	; (8000430 <ChargeProcess+0x1fc>)
 80002b4:	801a      	strh	r2, [r3, #0]
 80002b6:	4b5e      	ldr	r3, [pc, #376]	; (8000430 <ChargeProcess+0x1fc>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80002be:	4293      	cmp	r3, r2
 80002c0:	f240 80a8 	bls.w	8000414 <ChargeProcess+0x1e0>
					usChargeStepTmr = 0;
 80002c4:	4b5a      	ldr	r3, [pc, #360]	; (8000430 <ChargeProcess+0x1fc>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	801a      	strh	r2, [r3, #0]
					ucChargeStep = 5;										//Full-charged
 80002ca:	4b56      	ldr	r3, [pc, #344]	; (8000424 <ChargeProcess+0x1f0>)
 80002cc:	2205      	movs	r2, #5
 80002ce:	701a      	strb	r2, [r3, #0]
		break;
 80002d0:	e0a0      	b.n	8000414 <ChargeProcess+0x1e0>
				if(++usChargeStepTmr >= TMR30S_100HZ)
 80002d2:	4b57      	ldr	r3, [pc, #348]	; (8000430 <ChargeProcess+0x1fc>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	3301      	adds	r3, #1
 80002d8:	b29a      	uxth	r2, r3
 80002da:	4b55      	ldr	r3, [pc, #340]	; (8000430 <ChargeProcess+0x1fc>)
 80002dc:	801a      	strh	r2, [r3, #0]
 80002de:	4b54      	ldr	r3, [pc, #336]	; (8000430 <ChargeProcess+0x1fc>)
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80002e6:	4293      	cmp	r3, r2
 80002e8:	f240 8094 	bls.w	8000414 <ChargeProcess+0x1e0>
					usChargeStepTmr = 0;
 80002ec:	4b50      	ldr	r3, [pc, #320]	; (8000430 <ChargeProcess+0x1fc>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	801a      	strh	r2, [r3, #0]
					ucChargeStep = 10;										//Charge error
 80002f2:	4b4c      	ldr	r3, [pc, #304]	; (8000424 <ChargeProcess+0x1f0>)
 80002f4:	220a      	movs	r2, #10
 80002f6:	701a      	strb	r2, [r3, #0]
		break;
 80002f8:	e08c      	b.n	8000414 <ChargeProcess+0x1e0>
	case 1:
		FULL_LED = OFF;
 80002fa:	4a4b      	ldr	r2, [pc, #300]	; (8000428 <ChargeProcess+0x1f4>)
 80002fc:	7813      	ldrb	r3, [r2, #0]
 80002fe:	f36f 0382 	bfc	r3, #2, #1
 8000302:	7013      	strb	r3, [r2, #0]
		if(++ucChgLED_Count == TMR07S_100HZ)
 8000304:	4b4b      	ldr	r3, [pc, #300]	; (8000434 <ChargeProcess+0x200>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	3301      	adds	r3, #1
 800030a:	b2da      	uxtb	r2, r3
 800030c:	4b49      	ldr	r3, [pc, #292]	; (8000434 <ChargeProcess+0x200>)
 800030e:	701a      	strb	r2, [r3, #0]
 8000310:	4b48      	ldr	r3, [pc, #288]	; (8000434 <ChargeProcess+0x200>)
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	2b46      	cmp	r3, #70	; 0x46
 8000316:	d111      	bne.n	800033c <ChargeProcess+0x108>
		{
			ucChgLED_Count = 0;
 8000318:	4b46      	ldr	r3, [pc, #280]	; (8000434 <ChargeProcess+0x200>)
 800031a:	2200      	movs	r2, #0
 800031c:	701a      	strb	r2, [r3, #0]
			ERR_LED = !ERR_LED;
 800031e:	4b42      	ldr	r3, [pc, #264]	; (8000428 <ChargeProcess+0x1f4>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	f003 0302 	and.w	r3, r3, #2
 8000326:	b2db      	uxtb	r3, r3
 8000328:	2b00      	cmp	r3, #0
 800032a:	bf0c      	ite	eq
 800032c:	2301      	moveq	r3, #1
 800032e:	2300      	movne	r3, #0
 8000330:	b2d9      	uxtb	r1, r3
 8000332:	4a3d      	ldr	r2, [pc, #244]	; (8000428 <ChargeProcess+0x1f4>)
 8000334:	7813      	ldrb	r3, [r2, #0]
 8000336:	f361 0341 	bfi	r3, r1, #1, #1
 800033a:	7013      	strb	r3, [r2, #0]
		}
		if(V_TOT_ACTUAL > 800)
 800033c:	4b3b      	ldr	r3, [pc, #236]	; (800042c <ChargeProcess+0x1f8>)
 800033e:	889b      	ldrh	r3, [r3, #4]
 8000340:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000344:	d917      	bls.n	8000376 <ChargeProcess+0x142>
		{
			if(I_TOT_ACTUAL < 20)
 8000346:	4b39      	ldr	r3, [pc, #228]	; (800042c <ChargeProcess+0x1f8>)
 8000348:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800034c:	2b13      	cmp	r3, #19
 800034e:	dc63      	bgt.n	8000418 <ChargeProcess+0x1e4>
			{
				if(++usChargeStepTmr >= TMR30S_100HZ)
 8000350:	4b37      	ldr	r3, [pc, #220]	; (8000430 <ChargeProcess+0x1fc>)
 8000352:	881b      	ldrh	r3, [r3, #0]
 8000354:	3301      	adds	r3, #1
 8000356:	b29a      	uxth	r2, r3
 8000358:	4b35      	ldr	r3, [pc, #212]	; (8000430 <ChargeProcess+0x1fc>)
 800035a:	801a      	strh	r2, [r3, #0]
 800035c:	4b34      	ldr	r3, [pc, #208]	; (8000430 <ChargeProcess+0x1fc>)
 800035e:	881b      	ldrh	r3, [r3, #0]
 8000360:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000364:	4293      	cmp	r3, r2
 8000366:	d957      	bls.n	8000418 <ChargeProcess+0x1e4>
				{
					ucChargeStep = 5;									//full-charged
 8000368:	4b2e      	ldr	r3, [pc, #184]	; (8000424 <ChargeProcess+0x1f0>)
 800036a:	2205      	movs	r2, #5
 800036c:	701a      	strb	r2, [r3, #0]
					usChargeStepTmr = 0;
 800036e:	4b30      	ldr	r3, [pc, #192]	; (8000430 <ChargeProcess+0x1fc>)
 8000370:	2200      	movs	r2, #0
 8000372:	801a      	strh	r2, [r3, #0]
					ucChargeStep = 10;									//charge error - low current
					usChargeStepTmr = 0;
				}
			}
		}
		break;
 8000374:	e050      	b.n	8000418 <ChargeProcess+0x1e4>
			if(I_TOT_ACTUAL < 20)
 8000376:	4b2d      	ldr	r3, [pc, #180]	; (800042c <ChargeProcess+0x1f8>)
 8000378:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800037c:	2b13      	cmp	r3, #19
 800037e:	dc4b      	bgt.n	8000418 <ChargeProcess+0x1e4>
				if(++usChargeStepTmr >= TMR30S_100HZ)
 8000380:	4b2b      	ldr	r3, [pc, #172]	; (8000430 <ChargeProcess+0x1fc>)
 8000382:	881b      	ldrh	r3, [r3, #0]
 8000384:	3301      	adds	r3, #1
 8000386:	b29a      	uxth	r2, r3
 8000388:	4b29      	ldr	r3, [pc, #164]	; (8000430 <ChargeProcess+0x1fc>)
 800038a:	801a      	strh	r2, [r3, #0]
 800038c:	4b28      	ldr	r3, [pc, #160]	; (8000430 <ChargeProcess+0x1fc>)
 800038e:	881b      	ldrh	r3, [r3, #0]
 8000390:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000394:	4293      	cmp	r3, r2
 8000396:	d93f      	bls.n	8000418 <ChargeProcess+0x1e4>
					ucChargeStep = 10;									//charge error - low current
 8000398:	4b22      	ldr	r3, [pc, #136]	; (8000424 <ChargeProcess+0x1f0>)
 800039a:	220a      	movs	r2, #10
 800039c:	701a      	strb	r2, [r3, #0]
					usChargeStepTmr = 0;
 800039e:	4b24      	ldr	r3, [pc, #144]	; (8000430 <ChargeProcess+0x1fc>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	801a      	strh	r2, [r3, #0]
		break;
 80003a4:	e038      	b.n	8000418 <ChargeProcess+0x1e4>

	case 5://full-charged, no escape until AC plug re-connected
		ERR_LED = ON;														//Green LED on
 80003a6:	4a20      	ldr	r2, [pc, #128]	; (8000428 <ChargeProcess+0x1f4>)
 80003a8:	7813      	ldrb	r3, [r2, #0]
 80003aa:	f043 0302 	orr.w	r3, r3, #2
 80003ae:	7013      	strb	r3, [r2, #0]
		FULL_LED = OFF;
 80003b0:	4a1d      	ldr	r2, [pc, #116]	; (8000428 <ChargeProcess+0x1f4>)
 80003b2:	7813      	ldrb	r3, [r2, #0]
 80003b4:	f36f 0382 	bfc	r3, #2, #1
 80003b8:	7013      	strb	r3, [r2, #0]
		ucChargeStep = 5;
 80003ba:	4b1a      	ldr	r3, [pc, #104]	; (8000424 <ChargeProcess+0x1f0>)
 80003bc:	2205      	movs	r2, #5
 80003be:	701a      	strb	r2, [r3, #0]
		break;
 80003c0:	e02b      	b.n	800041a <ChargeProcess+0x1e6>

	case 10://charge error
		if(++ucChgLED_Count == TMR07S_100HZ)								//Red LED blink
 80003c2:	4b1c      	ldr	r3, [pc, #112]	; (8000434 <ChargeProcess+0x200>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	3301      	adds	r3, #1
 80003c8:	b2da      	uxtb	r2, r3
 80003ca:	4b1a      	ldr	r3, [pc, #104]	; (8000434 <ChargeProcess+0x200>)
 80003cc:	701a      	strb	r2, [r3, #0]
 80003ce:	4b19      	ldr	r3, [pc, #100]	; (8000434 <ChargeProcess+0x200>)
 80003d0:	781b      	ldrb	r3, [r3, #0]
 80003d2:	2b46      	cmp	r3, #70	; 0x46
 80003d4:	d111      	bne.n	80003fa <ChargeProcess+0x1c6>
		{
			ucChgLED_Count = 0;
 80003d6:	4b17      	ldr	r3, [pc, #92]	; (8000434 <ChargeProcess+0x200>)
 80003d8:	2200      	movs	r2, #0
 80003da:	701a      	strb	r2, [r3, #0]
			FULL_LED = !FULL_LED;
 80003dc:	4b12      	ldr	r3, [pc, #72]	; (8000428 <ChargeProcess+0x1f4>)
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	bf0c      	ite	eq
 80003ea:	2301      	moveq	r3, #1
 80003ec:	2300      	movne	r3, #0
 80003ee:	b2d9      	uxtb	r1, r3
 80003f0:	4a0d      	ldr	r2, [pc, #52]	; (8000428 <ChargeProcess+0x1f4>)
 80003f2:	7813      	ldrb	r3, [r2, #0]
 80003f4:	f361 0382 	bfi	r3, r1, #2, #1
 80003f8:	7013      	strb	r3, [r2, #0]
		}
		ERR_LED = OFF;
 80003fa:	4a0b      	ldr	r2, [pc, #44]	; (8000428 <ChargeProcess+0x1f4>)
 80003fc:	7813      	ldrb	r3, [r2, #0]
 80003fe:	f36f 0341 	bfc	r3, #1, #1
 8000402:	7013      	strb	r3, [r2, #0]
		ucChargeStep = 10;
 8000404:	4b07      	ldr	r3, [pc, #28]	; (8000424 <ChargeProcess+0x1f0>)
 8000406:	220a      	movs	r2, #10
 8000408:	701a      	strb	r2, [r3, #0]
		break;
 800040a:	e006      	b.n	800041a <ChargeProcess+0x1e6>

	default :
		ucChargeStep = 10;
 800040c:	4b05      	ldr	r3, [pc, #20]	; (8000424 <ChargeProcess+0x1f0>)
 800040e:	220a      	movs	r2, #10
 8000410:	701a      	strb	r2, [r3, #0]
		break;
 8000412:	e002      	b.n	800041a <ChargeProcess+0x1e6>
		break;
 8000414:	bf00      	nop
 8000416:	e000      	b.n	800041a <ChargeProcess+0x1e6>
		break;
 8000418:	bf00      	nop
	}
}
 800041a:	bf00      	nop
 800041c:	46bd      	mov	sp, r7
 800041e:	bc80      	pop	{r7}
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	200004ee 	.word	0x200004ee
 8000428:	200004b4 	.word	0x200004b4
 800042c:	20000438 	.word	0x20000438
 8000430:	200004ba 	.word	0x200004ba
 8000434:	200004b9 	.word	0x200004b9

08000438 <LTC6811_init_reg_limits>:
		0x1510, 0x1e22, 0xdbbb, 0xaf8, 0xcf61, 0xc453, 0x1ca, 0xd237, 0x17ae, 0x1c9c, 0xd905, 0xfeff, 0x3b66, 0x3054, 0xf5cd,
		0x2630, 0xe3a9, 0xe89b, 0x2d02, 0xa76f, 0x62f6, 0x69c4, 0xac5d, 0x7fa0, 0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3,
		0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095 };

void LTC6811_init_reg_limits(cell_asic ic[])
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
	for (uint8_t cic = 0; cic < TOTAL_IC; cic++)
 8000440:	2300      	movs	r3, #0
 8000442:	73fb      	strb	r3, [r7, #15]
 8000444:	e046      	b.n	80004d4 <LTC6811_init_reg_limits+0x9c>
	{
		ic[cic].ic_reg.cell_channels = CELL_COUNT;
 8000446:	4b28      	ldr	r3, [pc, #160]	; (80004e8 <LTC6811_init_reg_limits+0xb0>)
 8000448:	8819      	ldrh	r1, [r3, #0]
 800044a:	7bfa      	ldrb	r2, [r7, #15]
 800044c:	4613      	mov	r3, r2
 800044e:	00db      	lsls	r3, r3, #3
 8000450:	1a9b      	subs	r3, r3, r2
 8000452:	015b      	lsls	r3, r3, #5
 8000454:	461a      	mov	r2, r3
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	4413      	add	r3, r2
 800045a:	b2ca      	uxtb	r2, r1
 800045c:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
		ic[cic].ic_reg.aux_channels = 5;
 8000460:	7bfa      	ldrb	r2, [r7, #15]
 8000462:	4613      	mov	r3, r2
 8000464:	00db      	lsls	r3, r3, #3
 8000466:	1a9b      	subs	r3, r3, r2
 8000468:	015b      	lsls	r3, r3, #5
 800046a:	461a      	mov	r2, r3
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	4413      	add	r3, r2
 8000470:	2205      	movs	r2, #5
 8000472:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
		ic[cic].ic_reg.stat_channels = 4;
 8000476:	7bfa      	ldrb	r2, [r7, #15]
 8000478:	4613      	mov	r3, r2
 800047a:	00db      	lsls	r3, r3, #3
 800047c:	1a9b      	subs	r3, r3, r2
 800047e:	015b      	lsls	r3, r3, #5
 8000480:	461a      	mov	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	4413      	add	r3, r2
 8000486:	2204      	movs	r2, #4
 8000488:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
		ic[cic].ic_reg.num_cv_reg = 4 ;
 800048c:	7bfa      	ldrb	r2, [r7, #15]
 800048e:	4613      	mov	r3, r2
 8000490:	00db      	lsls	r3, r3, #3
 8000492:	1a9b      	subs	r3, r3, r2
 8000494:	015b      	lsls	r3, r3, #5
 8000496:	461a      	mov	r2, r3
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4413      	add	r3, r2
 800049c:	2204      	movs	r2, #4
 800049e:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
		ic[cic].ic_reg.num_gpio_reg = 2;
 80004a2:	7bfa      	ldrb	r2, [r7, #15]
 80004a4:	4613      	mov	r3, r2
 80004a6:	00db      	lsls	r3, r3, #3
 80004a8:	1a9b      	subs	r3, r3, r2
 80004aa:	015b      	lsls	r3, r3, #5
 80004ac:	461a      	mov	r2, r3
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4413      	add	r3, r2
 80004b2:	2202      	movs	r2, #2
 80004b4:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
		ic[cic].ic_reg.num_stat_reg = 3;
 80004b8:	7bfa      	ldrb	r2, [r7, #15]
 80004ba:	4613      	mov	r3, r2
 80004bc:	00db      	lsls	r3, r3, #3
 80004be:	1a9b      	subs	r3, r3, r2
 80004c0:	015b      	lsls	r3, r3, #5
 80004c2:	461a      	mov	r2, r3
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4413      	add	r3, r2
 80004c8:	2203      	movs	r2, #3
 80004ca:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
	for (uint8_t cic = 0; cic < TOTAL_IC; cic++)
 80004ce:	7bfb      	ldrb	r3, [r7, #15]
 80004d0:	3301      	adds	r3, #1
 80004d2:	73fb      	strb	r3, [r7, #15]
 80004d4:	7bfb      	ldrb	r3, [r7, #15]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d9b5      	bls.n	8000446 <LTC6811_init_reg_limits+0xe>
	}
}
 80004da:	bf00      	nop
 80004dc:	bf00      	nop
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bc80      	pop	{r7}
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	200009f8 	.word	0x200009f8

080004ec <wakeup_idle>:

void wakeup_idle()
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
	uint16_t i = 500;
 80004f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80004f6:	80fb      	strh	r3, [r7, #6]

	SPI2_CS(ON);
 80004f8:	2001      	movs	r0, #1
 80004fa:	f005 f87d 	bl	80055f8 <SPI2_CS>
	while (i--) // 0.01 msec wait for isoSPI ready mode
 80004fe:	bf00      	nop
 8000500:	88fb      	ldrh	r3, [r7, #6]
 8000502:	1e5a      	subs	r2, r3, #1
 8000504:	80fa      	strh	r2, [r7, #6]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d1fa      	bne.n	8000500 <wakeup_idle+0x14>
		;
	SPI2_CS(OFF);
 800050a:	2000      	movs	r0, #0
 800050c:	f005 f874 	bl	80055f8 <SPI2_CS>
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <wakeup_sleep>:

//Generic wakeup commannd to wake the LTC6813 from sleep
void wakeup_sleep()
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
	uint16_t i = 20000;
 800051e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000522:	80fb      	strh	r3, [r7, #6]

	SPI2_CS(ON);
 8000524:	2001      	movs	r0, #1
 8000526:	f005 f867 	bl	80055f8 <SPI2_CS>
	while (i--) // 0.4 msec(Max) wait for LTC6811 Standby Mode
 800052a:	bf00      	nop
 800052c:	88fb      	ldrh	r3, [r7, #6]
 800052e:	1e5a      	subs	r2, r3, #1
 8000530:	80fa      	strh	r2, [r7, #6]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d1fa      	bne.n	800052c <wakeup_sleep+0x14>
		;
	SPI2_CS(OFF);
 8000536:	2000      	movs	r0, #0
 8000538:	f005 f85e 	bl	80055f8 <SPI2_CS>
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <cmd_68>:

//Generic function to write 68xx commands. Function calculated PEC for tx_cmd data
void cmd_68(uint8_t tx_cmd[2])
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = tx_cmd[0];
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	723b      	strb	r3, [r7, #8]
	cmd[1] = tx_cmd[1];
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	785b      	ldrb	r3, [r3, #1]
 8000556:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8000558:	f107 0308 	add.w	r3, r7, #8
 800055c:	4619      	mov	r1, r3
 800055e:	2002      	movs	r0, #2
 8000560:	f000 f8a2 	bl	80006a8 <pec15_calc>
 8000564:	4603      	mov	r3, r0
 8000566:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000568:	89fb      	ldrh	r3, [r7, #14]
 800056a:	0a1b      	lsrs	r3, r3, #8
 800056c:	b29b      	uxth	r3, r3
 800056e:	b2db      	uxtb	r3, r3
 8000570:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8000572:	89fb      	ldrh	r3, [r7, #14]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	72fb      	strb	r3, [r7, #11]
	SPI2_CS(ON);
 8000578:	2001      	movs	r0, #1
 800057a:	f005 f83d 	bl	80055f8 <SPI2_CS>
	spi_write_array(4, cmd);
 800057e:	f107 0308 	add.w	r3, r7, #8
 8000582:	4619      	mov	r1, r3
 8000584:	2004      	movs	r0, #4
 8000586:	f004 fff3 	bl	8005570 <spi_write_array>
	SPI2_CS(OFF);
 800058a:	2000      	movs	r0, #0
 800058c:	f005 f834 	bl	80055f8 <SPI2_CS>
}
 8000590:	bf00      	nop
 8000592:	3710      	adds	r7, #16
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <write_68>:

//Generic function to write 68xx commands and write payload data. Function calculated PEC for tx_cmd data
void write_68(uint8_t tx_cmd[2], uint8_t data[])
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b086      	sub	sp, #24
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
	const uint8_t BYTES_IN_REG = 6;
 80005a2:	2306      	movs	r3, #6
 80005a4:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * TOTAL_IC);
 80005a6:	2314      	movs	r3, #20
 80005a8:	74fb      	strb	r3, [r7, #19]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t*) malloc(CMD_LEN * sizeof(uint8_t));
 80005aa:	7cfb      	ldrb	r3, [r7, #19]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f00a f963 	bl	800a878 <malloc>
 80005b2:	4603      	mov	r3, r0
 80005b4:	60fb      	str	r3, [r7, #12]
	cmd[0] = tx_cmd[0];
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	3301      	adds	r3, #1
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	7852      	ldrb	r2, [r2, #1]
 80005c6:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 80005c8:	68f9      	ldr	r1, [r7, #12]
 80005ca:	2002      	movs	r0, #2
 80005cc:	f000 f86c 	bl	80006a8 <pec15_calc>
 80005d0:	4603      	mov	r3, r0
 80005d2:	817b      	strh	r3, [r7, #10]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80005d4:	897b      	ldrh	r3, [r7, #10]
 80005d6:	0a1b      	lsrs	r3, r3, #8
 80005d8:	b29a      	uxth	r2, r3
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	3302      	adds	r3, #2
 80005de:	b2d2      	uxtb	r2, r2
 80005e0:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t) (cmd_pec);
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	3303      	adds	r3, #3
 80005e6:	897a      	ldrh	r2, [r7, #10]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
	cmd_index = 4;
 80005ec:	2304      	movs	r3, #4
 80005ee:	75fb      	strb	r3, [r7, #23]
	for (uint8_t n = TOTAL_IC; n > 0; n--)       // executes for each LTC6811 in daisy chain, this loops starts with
 80005f0:	2302      	movs	r3, #2
 80005f2:	75bb      	strb	r3, [r7, #22]
 80005f4:	e042      	b.n	800067c <write_68+0xe4>
	{												// the last IC on the stack. The first configuration written is
													// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 80005f6:	2300      	movs	r3, #0
 80005f8:	757b      	strb	r3, [r7, #21]
 80005fa:	e016      	b.n	800062a <write_68+0x92>
		{
			cmd[cmd_index] = data[((n - 1) * 6) + current_byte];
 80005fc:	7dbb      	ldrb	r3, [r7, #22]
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	4613      	mov	r3, r2
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	4413      	add	r3, r2
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	461a      	mov	r2, r3
 800060a:	7d7b      	ldrb	r3, [r7, #21]
 800060c:	4413      	add	r3, r2
 800060e:	461a      	mov	r2, r3
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	441a      	add	r2, r3
 8000614:	7dfb      	ldrb	r3, [r7, #23]
 8000616:	68f9      	ldr	r1, [r7, #12]
 8000618:	440b      	add	r3, r1
 800061a:	7812      	ldrb	r2, [r2, #0]
 800061c:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 800061e:	7dfb      	ldrb	r3, [r7, #23]
 8000620:	3301      	adds	r3, #1
 8000622:	75fb      	strb	r3, [r7, #23]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8000624:	7d7b      	ldrb	r3, [r7, #21]
 8000626:	3301      	adds	r3, #1
 8000628:	757b      	strb	r3, [r7, #21]
 800062a:	7d7a      	ldrb	r2, [r7, #21]
 800062c:	7d3b      	ldrb	r3, [r7, #20]
 800062e:	429a      	cmp	r2, r3
 8000630:	d3e4      	bcc.n	80005fc <write_68+0x64>
		}

		data_pec = (uint16_t) pec15_calc(BYTES_IN_REG, &data[(n - 1) * 6]); // calculating the PEC for each Iss configuration register data
 8000632:	7dbb      	ldrb	r3, [r7, #22]
 8000634:	1e5a      	subs	r2, r3, #1
 8000636:	4613      	mov	r3, r2
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	4413      	add	r3, r2
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	461a      	mov	r2, r3
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	441a      	add	r2, r3
 8000644:	7d3b      	ldrb	r3, [r7, #20]
 8000646:	4611      	mov	r1, r2
 8000648:	4618      	mov	r0, r3
 800064a:	f000 f82d 	bl	80006a8 <pec15_calc>
 800064e:	4603      	mov	r3, r0
 8000650:	813b      	strh	r3, [r7, #8]
		cmd[cmd_index] = (uint8_t) (data_pec >> 8);
 8000652:	893b      	ldrh	r3, [r7, #8]
 8000654:	0a1b      	lsrs	r3, r3, #8
 8000656:	b299      	uxth	r1, r3
 8000658:	7dfb      	ldrb	r3, [r7, #23]
 800065a:	68fa      	ldr	r2, [r7, #12]
 800065c:	4413      	add	r3, r2
 800065e:	b2ca      	uxtb	r2, r1
 8000660:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t) data_pec;
 8000662:	7dfb      	ldrb	r3, [r7, #23]
 8000664:	3301      	adds	r3, #1
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	4413      	add	r3, r2
 800066a:	893a      	ldrh	r2, [r7, #8]
 800066c:	b2d2      	uxtb	r2, r2
 800066e:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	3302      	adds	r3, #2
 8000674:	75fb      	strb	r3, [r7, #23]
	for (uint8_t n = TOTAL_IC; n > 0; n--)       // executes for each LTC6811 in daisy chain, this loops starts with
 8000676:	7dbb      	ldrb	r3, [r7, #22]
 8000678:	3b01      	subs	r3, #1
 800067a:	75bb      	strb	r3, [r7, #22]
 800067c:	7dbb      	ldrb	r3, [r7, #22]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1b9      	bne.n	80005f6 <write_68+0x5e>
	}

	SPI2_CS(ON);
 8000682:	2001      	movs	r0, #1
 8000684:	f004 ffb8 	bl	80055f8 <SPI2_CS>
	spi_write_array(CMD_LEN, cmd);
 8000688:	7cfb      	ldrb	r3, [r7, #19]
 800068a:	68f9      	ldr	r1, [r7, #12]
 800068c:	4618      	mov	r0, r3
 800068e:	f004 ff6f 	bl	8005570 <spi_write_array>
	SPI2_CS(OFF);
 8000692:	2000      	movs	r0, #0
 8000694:	f004 ffb0 	bl	80055f8 <SPI2_CS>
	free(cmd);
 8000698:	68f8      	ldr	r0, [r7, #12]
 800069a:	f00a f8f5 	bl	800a888 <free>
}
 800069e:	bf00      	nop
 80006a0:	3718      	adds	r7, #24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <pec15_calc>:
 Calculates  and returns the CRC15
 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate  a PEC
		)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	6039      	str	r1, [r7, #0]
 80006b2:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;

	remainder = 16;                        //initialize the PEC
 80006b4:	2310      	movs	r3, #16
 80006b6:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++)        // loops for each byte in data array
 80006b8:	2300      	movs	r3, #0
 80006ba:	737b      	strb	r3, [r7, #13]
 80006bc:	e019      	b.n	80006f2 <pec15_calc+0x4a>
	{
		addr = ((remainder >> 7) ^ data[i]) & 0xff;        //calculate PEC table address
 80006be:	89fb      	ldrh	r3, [r7, #14]
 80006c0:	09db      	lsrs	r3, r3, #7
 80006c2:	b29a      	uxth	r2, r3
 80006c4:	7b7b      	ldrb	r3, [r7, #13]
 80006c6:	6839      	ldr	r1, [r7, #0]
 80006c8:	440b      	add	r3, r1
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	4053      	eors	r3, r2
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr]; //!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
 80006d6:	89fb      	ldrh	r3, [r7, #14]
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	b21a      	sxth	r2, r3
 80006dc:	897b      	ldrh	r3, [r7, #10]
 80006de:	490b      	ldr	r1, [pc, #44]	; (800070c <pec15_calc+0x64>)
 80006e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4053      	eors	r3, r2
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++)        // loops for each byte in data array
 80006ec:	7b7b      	ldrb	r3, [r7, #13]
 80006ee:	3301      	adds	r3, #1
 80006f0:	737b      	strb	r3, [r7, #13]
 80006f2:	7b7a      	ldrb	r2, [r7, #13]
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d3e1      	bcc.n	80006be <pec15_calc+0x16>

	}
	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 80006fa:	89fb      	ldrh	r3, [r7, #14]
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	b29b      	uxth	r3, r3
}
 8000700:	4618      	mov	r0, r3
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	20000000 	.word	0x20000000

08000710 <LTC6811_adcvax>:

// Starts cell voltage  and GPIO 1&2 conversion -> modified for gpio 5 aux in m-BMS3.1ver
void LTC6811_adcvax(uint8_t MD, //ADC Mode
		uint8_t DCP //Discharge Permit
		)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;
	md_bits = (MD & 0x02) >> 1;
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	105b      	asrs	r3, r3, #1
 8000724:	b2db      	uxtb	r3, r3
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits | 0x04;
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	f043 0304 	orr.w	r3, r3, #4
 8000732:	b2db      	uxtb	r3, r3
 8000734:	723b      	strb	r3, [r7, #8]

	md_bits = (MD & 0x01) << 7;
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	01db      	lsls	r3, r3, #7
 800073a:	73fb      	strb	r3, [r7, #15]
	cmd[1] = (md_bits | (((DCP & 0x01) << 4) + 0x6F));
 800073c:	79bb      	ldrb	r3, [r7, #6]
 800073e:	011b      	lsls	r3, r3, #4
 8000740:	b2db      	uxtb	r3, r3
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	b2db      	uxtb	r3, r3
 8000748:	336f      	adds	r3, #111	; 0x6f
 800074a:	b2db      	uxtb	r3, r3
 800074c:	b25a      	sxtb	r2, r3
 800074e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000752:	4313      	orrs	r3, r2
 8000754:	b25b      	sxtb	r3, r3
 8000756:	b2db      	uxtb	r3, r3
 8000758:	727b      	strb	r3, [r7, #9]
	cmd_68(cmd);
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fef0 	bl	8000544 <cmd_68>
}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <LTC6811_adax>:

//Start a GPIO and Vref2 Conversion
void LTC6811_adax(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	460a      	mov	r2, r1
 8000776:	71fb      	strb	r3, [r7, #7]
 8000778:	4613      	mov	r3, r2
 800077a:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	105b      	asrs	r3, r3, #1
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f003 0301 	and.w	r3, r3, #1
 8000786:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	3304      	adds	r3, #4
 800078c:	b2db      	uxtb	r3, r3
 800078e:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	01db      	lsls	r3, r3, #7
 8000794:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 8000796:	7bfa      	ldrb	r2, [r7, #15]
 8000798:	79bb      	ldrb	r3, [r7, #6]
 800079a:	4413      	add	r3, r2
 800079c:	b2db      	uxtb	r3, r3
 800079e:	3360      	adds	r3, #96	; 0x60
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	727b      	strb	r3, [r7, #9]
	cmd_68(cmd);
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fecb 	bl	8000544 <cmd_68>

}
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <LTC6811_rdcv_reg>:
}

// Reads the raw cell voltage register data
void LTC6811_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
		uint8_t *data) //An array of the unparsed cell codes
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b084      	sub	sp, #16
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	4603      	mov	r3, r0
 80007be:	6039      	str	r1, [r7, #0]
 80007c0:	71fb      	strb	r3, [r7, #7]
	const uint8_t REG_LEN = 8; //number of bytes in each ICs register + 2 bytes for the PEC
 80007c2:	2308      	movs	r3, #8
 80007c4:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d104      	bne.n	80007d6 <LTC6811_rdcv_reg+0x20>
	{
		cmd[1] = 0x04;
 80007cc:	2304      	movs	r3, #4
 80007ce:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80007d0:	2300      	movs	r3, #0
 80007d2:	723b      	strb	r3, [r7, #8]
 80007d4:	e026      	b.n	8000824 <LTC6811_rdcv_reg+0x6e>
	}
	else if (reg == 2) //2: RDCVB
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	2b02      	cmp	r3, #2
 80007da:	d104      	bne.n	80007e6 <LTC6811_rdcv_reg+0x30>
	{
		cmd[1] = 0x06;
 80007dc:	2306      	movs	r3, #6
 80007de:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80007e0:	2300      	movs	r3, #0
 80007e2:	723b      	strb	r3, [r7, #8]
 80007e4:	e01e      	b.n	8000824 <LTC6811_rdcv_reg+0x6e>
	}
	else if (reg == 3) //3: RDCVC
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2b03      	cmp	r3, #3
 80007ea:	d104      	bne.n	80007f6 <LTC6811_rdcv_reg+0x40>
	{
		cmd[1] = 0x08;
 80007ec:	2308      	movs	r3, #8
 80007ee:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80007f0:	2300      	movs	r3, #0
 80007f2:	723b      	strb	r3, [r7, #8]
 80007f4:	e016      	b.n	8000824 <LTC6811_rdcv_reg+0x6e>
	}
	else if (reg == 4) //4: RDCVD
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b04      	cmp	r3, #4
 80007fa:	d104      	bne.n	8000806 <LTC6811_rdcv_reg+0x50>
	{
		cmd[1] = 0x0A;
 80007fc:	230a      	movs	r3, #10
 80007fe:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000800:	2300      	movs	r3, #0
 8000802:	723b      	strb	r3, [r7, #8]
 8000804:	e00e      	b.n	8000824 <LTC6811_rdcv_reg+0x6e>
	}
	else if (reg == 5) //4: RDCVE
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	2b05      	cmp	r3, #5
 800080a:	d104      	bne.n	8000816 <LTC6811_rdcv_reg+0x60>
	{
		cmd[1] = 0x09;
 800080c:	2309      	movs	r3, #9
 800080e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000810:	2300      	movs	r3, #0
 8000812:	723b      	strb	r3, [r7, #8]
 8000814:	e006      	b.n	8000824 <LTC6811_rdcv_reg+0x6e>
	}
	else if (reg == 6) //4: RDCVF
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	2b06      	cmp	r3, #6
 800081a:	d103      	bne.n	8000824 <LTC6811_rdcv_reg+0x6e>
	{
		cmd[1] = 0x0B;
 800081c:	230b      	movs	r3, #11
 800081e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000820:	2300      	movs	r3, #0
 8000822:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 8000824:	f107 0308 	add.w	r3, r7, #8
 8000828:	4619      	mov	r1, r3
 800082a:	2002      	movs	r0, #2
 800082c:	f7ff ff3c 	bl	80006a8 <pec15_calc>
 8000830:	4603      	mov	r3, r0
 8000832:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000834:	89bb      	ldrh	r3, [r7, #12]
 8000836:	0a1b      	lsrs	r3, r3, #8
 8000838:	b29b      	uxth	r3, r3
 800083a:	b2db      	uxtb	r3, r3
 800083c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 800083e:	89bb      	ldrh	r3, [r7, #12]
 8000840:	b2db      	uxtb	r3, r3
 8000842:	72fb      	strb	r3, [r7, #11]

	SPI2_CS(ON);
 8000844:	2001      	movs	r0, #1
 8000846:	f004 fed7 	bl	80055f8 <SPI2_CS>
	spi_write_read(4, cmd, (REG_LEN * TOTAL_IC), data);
 800084a:	7bfb      	ldrb	r3, [r7, #15]
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	b2da      	uxtb	r2, r3
 8000850:	f107 0108 	add.w	r1, r7, #8
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	2004      	movs	r0, #4
 8000858:	f004 fea4 	bl	80055a4 <spi_write_read>
	SPI2_CS(OFF);
 800085c:	2000      	movs	r0, #0
 800085e:	f004 fecb 	bl	80055f8 <SPI2_CS>

}
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <parse_cells>:

//helper function that parses voltage measurement registers
int8_t parse_cells(uint8_t current_ic, uint8_t cell_reg, uint8_t cell_data[], uint16_t *cell_codes, uint8_t *ic_pec)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b088      	sub	sp, #32
 800086e:	af00      	add	r7, sp, #0
 8000870:	60ba      	str	r2, [r7, #8]
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	4603      	mov	r3, r0
 8000876:	73fb      	strb	r3, [r7, #15]
 8000878:	460b      	mov	r3, r1
 800087a:	73bb      	strb	r3, [r7, #14]

	const uint8_t BYT_IN_REG = 6;
 800087c:	2306      	movs	r3, #6
 800087e:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 8000880:	2303      	movs	r3, #3
 8000882:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 8000884:	2300      	movs	r3, #0
 8000886:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic * NUM_RX_BYT; //data counter
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	00db      	lsls	r3, r3, #3
 800088c:	77bb      	strb	r3, [r7, #30]

	for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)// This loop parses the read back data into cell voltages, it
 800088e:	2300      	movs	r3, #0
 8000890:	777b      	strb	r3, [r7, #29]
 8000892:	e020      	b.n	80008d6 <parse_cells+0x6c>
	{
		// loops once for each of the 3 cell voltage codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);	//Each cell code is received as two bytes and is combined to
 8000894:	7fbb      	ldrb	r3, [r7, #30]
 8000896:	68ba      	ldr	r2, [r7, #8]
 8000898:	4413      	add	r3, r2
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	b29a      	uxth	r2, r3
 800089e:	7fbb      	ldrb	r3, [r7, #30]
 80008a0:	3301      	adds	r3, #1
 80008a2:	68b9      	ldr	r1, [r7, #8]
 80008a4:	440b      	add	r3, r1
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	021b      	lsls	r3, r3, #8
 80008ac:	b29b      	uxth	r3, r3
 80008ae:	4413      	add	r3, r2
 80008b0:	82bb      	strh	r3, [r7, #20]
																					// create the parsed cell voltage code
		cell_codes[current_cell + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 80008b2:	7f7a      	ldrb	r2, [r7, #29]
 80008b4:	7bbb      	ldrb	r3, [r7, #14]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	7ef9      	ldrb	r1, [r7, #27]
 80008ba:	fb01 f303 	mul.w	r3, r1, r3
 80008be:	4413      	add	r3, r2
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	8aba      	ldrh	r2, [r7, #20]
 80008c8:	801a      	strh	r2, [r3, #0]
		data_counter = data_counter + 2;                       			//Because cell voltage codes are two bytes the data counter
 80008ca:	7fbb      	ldrb	r3, [r7, #30]
 80008cc:	3302      	adds	r3, #2
 80008ce:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++)// This loop parses the read back data into cell voltages, it
 80008d0:	7f7b      	ldrb	r3, [r7, #29]
 80008d2:	3301      	adds	r3, #1
 80008d4:	777b      	strb	r3, [r7, #29]
 80008d6:	7f7a      	ldrb	r2, [r7, #29]
 80008d8:	7efb      	ldrb	r3, [r7, #27]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d3da      	bcc.n	8000894 <parse_cells+0x2a>
																		//must increment by two for each parsed cell code
	}

	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter + 1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 80008de:	7fbb      	ldrb	r3, [r7, #30]
 80008e0:	68ba      	ldr	r2, [r7, #8]
 80008e2:	4413      	add	r3, r2
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	7fbb      	ldrb	r3, [r7, #30]
 80008ec:	3301      	adds	r3, #1
 80008ee:	68b9      	ldr	r1, [r7, #8]
 80008f0:	440b      	add	r3, r1
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	833b      	strh	r3, [r7, #24]
																				 //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	00db      	lsls	r3, r3, #3
 8000900:	461a      	mov	r2, r3
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	441a      	add	r2, r3
 8000906:	7f3b      	ldrb	r3, [r7, #28]
 8000908:	4611      	mov	r1, r2
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff fecc 	bl	80006a8 <pec15_calc>
 8000910:	4603      	mov	r3, r0
 8000912:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 8000914:	8b3a      	ldrh	r2, [r7, #24]
 8000916:	8afb      	ldrh	r3, [r7, #22]
 8000918:	429a      	cmp	r2, r3
 800091a:	d008      	beq.n	800092e <parse_cells+0xc4>
	{
		pec_error = 1;                             				//The pec_error variable is simply set negative if any PEC errors
 800091c:	2301      	movs	r3, #1
 800091e:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg - 1] = 1;
 8000920:	7bbb      	ldrb	r3, [r7, #14]
 8000922:	3b01      	subs	r3, #1
 8000924:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000926:	4413      	add	r3, r2
 8000928:	2201      	movs	r2, #1
 800092a:	701a      	strb	r2, [r3, #0]
 800092c:	e005      	b.n	800093a <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg - 1] = 0;
 800092e:	7bbb      	ldrb	r3, [r7, #14]
 8000930:	3b01      	subs	r3, #1
 8000932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000934:	4413      	add	r3, r2
 8000936:	2200      	movs	r2, #0
 8000938:	701a      	strb	r2, [r3, #0]
	}
	data_counter = data_counter + 2;
 800093a:	7fbb      	ldrb	r3, [r7, #30]
 800093c:	3302      	adds	r3, #2
 800093e:	77bb      	strb	r3, [r7, #30]
	return (pec_error);
 8000940:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3720      	adds	r7, #32
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <LTC6811_rdaux_reg>:
 in the *data point as a byte array. This function is rarely used outside of
 the LTC6811_rdaux() command.
 */
void LTC6811_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
		uint8_t *data) //Array of the unparsed auxiliary codes
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
	const uint8_t REG_LEN = 8; // number of bytes in the register + 2 bytes for the PEC
 8000958:	2308      	movs	r3, #8
 800095a:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	2b01      	cmp	r3, #1
 8000960:	d104      	bne.n	800096c <LTC6811_rdaux_reg+0x20>
	{
		cmd[1] = 0x0C;
 8000962:	230c      	movs	r3, #12
 8000964:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000966:	2300      	movs	r3, #0
 8000968:	723b      	strb	r3, [r7, #8]
 800096a:	e01b      	b.n	80009a4 <LTC6811_rdaux_reg+0x58>
	}
	else if (reg == 2)  //Read back auxiliary group B
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	2b02      	cmp	r3, #2
 8000970:	d104      	bne.n	800097c <LTC6811_rdaux_reg+0x30>
	{
		cmd[1] = 0x0e;
 8000972:	230e      	movs	r3, #14
 8000974:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000976:	2300      	movs	r3, #0
 8000978:	723b      	strb	r3, [r7, #8]
 800097a:	e013      	b.n	80009a4 <LTC6811_rdaux_reg+0x58>
	}
	else if (reg == 3)  //Read back auxiliary group C
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	2b03      	cmp	r3, #3
 8000980:	d104      	bne.n	800098c <LTC6811_rdaux_reg+0x40>
	{
		cmd[1] = 0x0D;
 8000982:	230d      	movs	r3, #13
 8000984:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000986:	2300      	movs	r3, #0
 8000988:	723b      	strb	r3, [r7, #8]
 800098a:	e00b      	b.n	80009a4 <LTC6811_rdaux_reg+0x58>
	}
	else if (reg == 4)  //Read back auxiliary group D
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	2b04      	cmp	r3, #4
 8000990:	d104      	bne.n	800099c <LTC6811_rdaux_reg+0x50>
	{
		cmd[1] = 0x0F;
 8000992:	230f      	movs	r3, #15
 8000994:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8000996:	2300      	movs	r3, #0
 8000998:	723b      	strb	r3, [r7, #8]
 800099a:	e003      	b.n	80009a4 <LTC6811_rdaux_reg+0x58>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 800099c:	230c      	movs	r3, #12
 800099e:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80009a0:	2300      	movs	r3, #0
 80009a2:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	4619      	mov	r1, r3
 80009aa:	2002      	movs	r0, #2
 80009ac:	f7ff fe7c 	bl	80006a8 <pec15_calc>
 80009b0:	4603      	mov	r3, r0
 80009b2:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80009b4:	89bb      	ldrh	r3, [r7, #12]
 80009b6:	0a1b      	lsrs	r3, r3, #8
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 80009be:	89bb      	ldrh	r3, [r7, #12]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	72fb      	strb	r3, [r7, #11]

	SPI2_CS(ON);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f004 fe17 	bl	80055f8 <SPI2_CS>
	spi_write_read(4, cmd, (REG_LEN * TOTAL_IC), data);
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	f107 0108 	add.w	r1, r7, #8
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2004      	movs	r0, #4
 80009d8:	f004 fde4 	bl	80055a4 <spi_write_read>
	SPI2_CS(OFF);
 80009dc:	2000      	movs	r0, #0
 80009de:	f004 fe0b 	bl	80055f8 <SPI2_CS>

}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}

080009ea <LTC6811_rdcv>:
}

//Reads and parses the LTC6811 cell voltage registers.
uint8_t LTC6811_rdcv(uint8_t reg, 											// Controls which cell voltage register is read back.
		cell_asic ic[]) 												// Array of the parsed cell codes
{
 80009ea:	b5b0      	push	{r4, r5, r7, lr}
 80009ec:	b088      	sub	sp, #32
 80009ee:	af02      	add	r7, sp, #8
 80009f0:	4603      	mov	r3, r0
 80009f2:	6039      	str	r1, [r7, #0]
 80009f4:	71fb      	strb	r3, [r7, #7]
	int8_t pec_error = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	75fb      	strb	r3, [r7, #23]
	uint8_t *cell_data;
	uint8_t c_ic = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	75bb      	strb	r3, [r7, #22]
	cell_data = (uint8_t*) malloc((NUM_RX_BYT * TOTAL_IC) * sizeof(uint8_t));
 80009fe:	2010      	movs	r0, #16
 8000a00:	f009 ff3a 	bl	800a878 <malloc>
 8000a04:	4603      	mov	r3, r0
 8000a06:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d14b      	bne.n	8000aa6 <LTC6811_rdcv+0xbc>
	{
		for (uint8_t cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //executes once for each of the LTC6811 cell voltage registers
 8000a0e:	2301      	movs	r3, #1
 8000a10:	757b      	strb	r3, [r7, #21]
 8000a12:	e041      	b.n	8000a98 <LTC6811_rdcv+0xae>
		{   																			//increase cell_reg from 1 to 4
			LTC6811_rdcv_reg(cell_reg, cell_data);
 8000a14:	7d7b      	ldrb	r3, [r7, #21]
 8000a16:	68b9      	ldr	r1, [r7, #8]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fecc 	bl	80007b6 <LTC6811_rdcv_reg>
			for (int n = 0; n < TOTAL_IC; n++)
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	e033      	b.n	8000a8c <LTC6811_rdcv+0xa2>
			{
				if (ic->isospi_reverse == false)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8000a2a:	f083 0301 	eor.w	r3, r3, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d002      	beq.n	8000a3a <LTC6811_rdcv+0x50>
				{
					c_ic = n;
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	75bb      	strb	r3, [r7, #22]
 8000a38:	e004      	b.n	8000a44 <LTC6811_rdcv+0x5a>
				}
				else
				{
					c_ic = TOTAL_IC - n - 1;
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	f1c3 0301 	rsb	r3, r3, #1
 8000a42:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = pec_error
						+ parse_cells(n, cell_reg, cell_data, &ic[c_ic].cells.c_codes[0], &ic[c_ic].cells.pec_match[0]);
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	b2d8      	uxtb	r0, r3
 8000a48:	7dba      	ldrb	r2, [r7, #22]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	00db      	lsls	r3, r3, #3
 8000a4e:	1a9b      	subs	r3, r3, r2
 8000a50:	015b      	lsls	r3, r3, #5
 8000a52:	461a      	mov	r2, r3
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	4413      	add	r3, r2
 8000a58:	f103 041e 	add.w	r4, r3, #30
 8000a5c:	7dba      	ldrb	r2, [r7, #22]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	00db      	lsls	r3, r3, #3
 8000a62:	1a9b      	subs	r3, r3, r2
 8000a64:	015b      	lsls	r3, r3, #5
 8000a66:	461a      	mov	r2, r3
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	3342      	adds	r3, #66	; 0x42
 8000a6e:	7d79      	ldrb	r1, [r7, #21]
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	4623      	mov	r3, r4
 8000a74:	68ba      	ldr	r2, [r7, #8]
 8000a76:	f7ff fef8 	bl	800086a <parse_cells>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	7dfb      	ldrb	r3, [r7, #23]
 8000a80:	4413      	add	r3, r2
 8000a82:	b2db      	uxtb	r3, r3
				pec_error = pec_error
 8000a84:	75fb      	strb	r3, [r7, #23]
			for (int n = 0; n < TOTAL_IC; n++)
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	3301      	adds	r3, #1
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	ddc8      	ble.n	8000a24 <LTC6811_rdcv+0x3a>
		for (uint8_t cell_reg = 1; cell_reg < ic[0].ic_reg.num_cv_reg + 1; cell_reg++) //executes once for each of the LTC6811 cell voltage registers
 8000a92:	7d7b      	ldrb	r3, [r7, #21]
 8000a94:	3301      	adds	r3, #1
 8000a96:	757b      	strb	r3, [r7, #21]
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	f893 30d9 	ldrb.w	r3, [r3, #217]	; 0xd9
 8000a9e:	7d7a      	ldrb	r2, [r7, #21]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d9b7      	bls.n	8000a14 <LTC6811_rdcv+0x2a>
 8000aa4:	e043      	b.n	8000b2e <LTC6811_rdcv+0x144>
		}
	}

	else
	{
		LTC6811_rdcv_reg(reg, cell_data);
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	68b9      	ldr	r1, [r7, #8]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fe83 	bl	80007b6 <LTC6811_rdcv_reg>

		for (int n = 0; n < TOTAL_IC; n++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	e038      	b.n	8000b28 <LTC6811_rdcv+0x13e>
		{
			if (ic->isospi_reverse == false)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8000abc:	f083 0301 	eor.w	r3, r3, #1
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d002      	beq.n	8000acc <LTC6811_rdcv+0xe2>
			{
				c_ic = n;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	75bb      	strb	r3, [r7, #22]
 8000aca:	e004      	b.n	8000ad6 <LTC6811_rdcv+0xec>
			}
			else
			{
				c_ic = TOTAL_IC - n - 1;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	f1c3 0301 	rsb	r3, r3, #1
 8000ad4:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error
					+ parse_cells(n, reg, &cell_data[8 * c_ic], &ic[c_ic].cells.c_codes[0], &ic[c_ic].cells.pec_match[0]);
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	b2d8      	uxtb	r0, r3
 8000ada:	7dbb      	ldrb	r3, [r7, #22]
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	461a      	mov	r2, r3
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	189c      	adds	r4, r3, r2
 8000ae4:	7dba      	ldrb	r2, [r7, #22]
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	00db      	lsls	r3, r3, #3
 8000aea:	1a9b      	subs	r3, r3, r2
 8000aec:	015b      	lsls	r3, r3, #5
 8000aee:	461a      	mov	r2, r3
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	4413      	add	r3, r2
 8000af4:	f103 051e 	add.w	r5, r3, #30
 8000af8:	7dba      	ldrb	r2, [r7, #22]
 8000afa:	4613      	mov	r3, r2
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	1a9b      	subs	r3, r3, r2
 8000b00:	015b      	lsls	r3, r3, #5
 8000b02:	461a      	mov	r2, r3
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	3342      	adds	r3, #66	; 0x42
 8000b0a:	79f9      	ldrb	r1, [r7, #7]
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	462b      	mov	r3, r5
 8000b10:	4622      	mov	r2, r4
 8000b12:	f7ff feaa 	bl	800086a <parse_cells>
 8000b16:	4603      	mov	r3, r0
 8000b18:	b2da      	uxtb	r2, r3
 8000b1a:	7dfb      	ldrb	r3, [r7, #23]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	b2db      	uxtb	r3, r3
			pec_error = pec_error
 8000b20:	75fb      	strb	r3, [r7, #23]
		for (int n = 0; n < TOTAL_IC; n++)
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	3301      	adds	r3, #1
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	ddc3      	ble.n	8000ab6 <LTC6811_rdcv+0xcc>
		}
	}
	LTC6811_check_pec(CELL, ic);
 8000b2e:	6839      	ldr	r1, [r7, #0]
 8000b30:	2001      	movs	r0, #1
 8000b32:	f000 f915 	bl	8000d60 <LTC6811_check_pec>
	free(cell_data);
 8000b36:	68b8      	ldr	r0, [r7, #8]
 8000b38:	f009 fea6 	bl	800a888 <free>
	return (pec_error);
 8000b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3718      	adds	r7, #24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bdb0      	pop	{r4, r5, r7, pc}

08000b46 <LTC6811_rdaux>:
 to read the  parsed GPIO codes of the LTC6811. This function will send the requested
 read commands parse the data and store the gpio voltages in aux_codes variable
 */
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
		cell_asic ic[]) //A two dimensional array of the gpio voltage codes.
{
 8000b46:	b590      	push	{r4, r7, lr}
 8000b48:	b089      	sub	sp, #36	; 0x24
 8000b4a:	af02      	add	r7, sp, #8
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	6039      	str	r1, [r7, #0]
 8000b50:	71fb      	strb	r3, [r7, #7]
	uint8_t *data;
	int8_t pec_error = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	75fb      	strb	r3, [r7, #23]
	uint8_t c_ic = 0;
 8000b56:	2300      	movs	r3, #0
 8000b58:	75bb      	strb	r3, [r7, #22]
	data = (uint8_t*) malloc((NUM_RX_BYT * TOTAL_IC) * sizeof(uint8_t));
 8000b5a:	2010      	movs	r0, #16
 8000b5c:	f009 fe8c 	bl	800a878 <malloc>
 8000b60:	4603      	mov	r3, r0
 8000b62:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d148      	bne.n	8000bfc <LTC6811_rdaux+0xb6>
	{
		for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 3; gpio_reg++)//executes once for each of the LTC6811 aux voltage registers
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	757b      	strb	r3, [r7, #21]
 8000b6e:	e03d      	b.n	8000bec <LTC6811_rdaux+0xa6>
		{
			LTC6811_rdaux_reg(gpio_reg, data);                 		//Reads the raw auxiliary register data into the data[] array
 8000b70:	7d7b      	ldrb	r3, [r7, #21]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fee9 	bl	800094c <LTC6811_rdaux_reg>
			for (int n = 0; n < TOTAL_IC; n++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	613b      	str	r3, [r7, #16]
 8000b7e:	e02f      	b.n	8000be0 <LTC6811_rdaux+0x9a>
			{
				if (ic->isospi_reverse == false)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8000b86:	f083 0301 	eor.w	r3, r3, #1
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d002      	beq.n	8000b96 <LTC6811_rdaux+0x50>
				{
					c_ic = n;
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	75bb      	strb	r3, [r7, #22]
 8000b94:	e004      	b.n	8000ba0 <LTC6811_rdaux+0x5a>
				}
				else
				{
					c_ic = TOTAL_IC - n - 1;
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	f1c3 0301 	rsb	r3, r3, #1
 8000b9e:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = parse_cells(n, gpio_reg, data, &ic[c_ic].aux.a_codes[0], &ic[c_ic].aux.pec_match[0]);
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	b2d8      	uxtb	r0, r3
 8000ba4:	7dba      	ldrb	r2, [r7, #22]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	015b      	lsls	r3, r3, #5
 8000bae:	461a      	mov	r2, r3
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8000bb8:	7dba      	ldrb	r2, [r7, #22]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	1a9b      	subs	r3, r3, r2
 8000bc0:	015b      	lsls	r3, r3, #5
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	335a      	adds	r3, #90	; 0x5a
 8000bca:	7d79      	ldrb	r1, [r7, #21]
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	4623      	mov	r3, r4
 8000bd0:	68ba      	ldr	r2, [r7, #8]
 8000bd2:	f7ff fe4a 	bl	800086a <parse_cells>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	75fb      	strb	r3, [r7, #23]
			for (int n = 0; n < TOTAL_IC; n++)
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	ddcc      	ble.n	8000b80 <LTC6811_rdaux+0x3a>
		for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 3; gpio_reg++)//executes once for each of the LTC6811 aux voltage registers
 8000be6:	7d7b      	ldrb	r3, [r7, #21]
 8000be8:	3301      	adds	r3, #1
 8000bea:	757b      	strb	r3, [r7, #21]
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8000bf2:	1c9a      	adds	r2, r3, #2
 8000bf4:	7d7b      	ldrb	r3, [r7, #21]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	daba      	bge.n	8000b70 <LTC6811_rdaux+0x2a>
 8000bfa:	e03a      	b.n	8000c72 <LTC6811_rdaux+0x12c>
			}
		}
	}
	else
	{
		LTC6811_rdaux_reg(reg, data);
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	68b9      	ldr	r1, [r7, #8]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fea3 	bl	800094c <LTC6811_rdaux_reg>

		for (int n = 0; n < TOTAL_IC; n++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	e02f      	b.n	8000c6c <LTC6811_rdaux+0x126>
		{
			if (ic->isospi_reverse == false)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8000c12:	f083 0301 	eor.w	r3, r3, #1
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d002      	beq.n	8000c22 <LTC6811_rdaux+0xdc>
			{
				c_ic = n;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	75bb      	strb	r3, [r7, #22]
 8000c20:	e004      	b.n	8000c2c <LTC6811_rdaux+0xe6>
			}
			else
			{
				c_ic = TOTAL_IC - n - 1;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	f1c3 0301 	rsb	r3, r3, #1
 8000c2a:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = parse_cells(n, reg, data, &ic[c_ic].aux.a_codes[0], &ic[c_ic].aux.pec_match[0]);
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	b2d8      	uxtb	r0, r3
 8000c30:	7dba      	ldrb	r2, [r7, #22]
 8000c32:	4613      	mov	r3, r2
 8000c34:	00db      	lsls	r3, r3, #3
 8000c36:	1a9b      	subs	r3, r3, r2
 8000c38:	015b      	lsls	r3, r3, #5
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	4413      	add	r3, r2
 8000c40:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8000c44:	7dba      	ldrb	r2, [r7, #22]
 8000c46:	4613      	mov	r3, r2
 8000c48:	00db      	lsls	r3, r3, #3
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	015b      	lsls	r3, r3, #5
 8000c4e:	461a      	mov	r2, r3
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	4413      	add	r3, r2
 8000c54:	335a      	adds	r3, #90	; 0x5a
 8000c56:	79f9      	ldrb	r1, [r7, #7]
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	4623      	mov	r3, r4
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	f7ff fe04 	bl	800086a <parse_cells>
 8000c62:	4603      	mov	r3, r0
 8000c64:	75fb      	strb	r3, [r7, #23]
		for (int n = 0; n < TOTAL_IC; n++)
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	ddcc      	ble.n	8000c0c <LTC6811_rdaux+0xc6>
		}

	}
	LTC6811_check_pec(AUX, ic);
 8000c72:	6839      	ldr	r1, [r7, #0]
 8000c74:	2002      	movs	r0, #2
 8000c76:	f000 f873 	bl	8000d60 <LTC6811_check_pec>
	free(data);
 8000c7a:	68b8      	ldr	r0, [r7, #8]
 8000c7c:	f009 fe04 	bl	800a888 <free>
	return (pec_error);
 8000c80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	371c      	adds	r7, #28
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd90      	pop	{r4, r7, pc}

08000c8c <LTC6811_wrcfg>:
	return (pec_error);
}

//Write the LTC6811 CFGRA
void LTC6811_wrcfg(cell_asic ic[])
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b0c4      	sub	sp, #272	; 0x110
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000c96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000c9a:	6018      	str	r0, [r3, #0]
	uint8_t cmd[2] = { 0x00, 0x01 };
 8000c9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ca0:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t c_ic = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	for (uint8_t n = 0; n < TOTAL_IC; n++)
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8000cb6:	e041      	b.n	8000d3c <LTC6811_wrcfg+0xb0>
	{
		if (ic->isospi_reverse == true)
 8000cb8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000cbc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d004      	beq.n	8000cd4 <LTC6811_wrcfg+0x48>
		{
			c_ic = n;
 8000cca:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8000cce:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8000cd2:	e005      	b.n	8000ce0 <LTC6811_wrcfg+0x54>
		}
		else
		{
			c_ic = TOTAL_IC - n - 1;
 8000cd4:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8000cd8:	f1c3 0301 	rsb	r3, r3, #1
 8000cdc:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
		}

		for (uint8_t data = 0; data < 6; data++)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8000ce6:	e020      	b.n	8000d2a <LTC6811_wrcfg+0x9e>
		{
			write_buffer[write_count] = ic[c_ic].configa.tx_data[data];
 8000ce8:	f897 210e 	ldrb.w	r2, [r7, #270]	; 0x10e
 8000cec:	4613      	mov	r3, r2
 8000cee:	00db      	lsls	r3, r3, #3
 8000cf0:	1a9b      	subs	r3, r3, r2
 8000cf2:	015b      	lsls	r3, r3, #5
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000cfa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	1899      	adds	r1, r3, r2
 8000d02:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8000d06:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000d0a:	5c89      	ldrb	r1, [r1, r2]
 8000d0c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000d10:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8000d14:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8000d16:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		for (uint8_t data = 0; data < 6; data++)
 8000d20:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8000d24:	3301      	adds	r3, #1
 8000d26:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8000d2a:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8000d2e:	2b05      	cmp	r3, #5
 8000d30:	d9da      	bls.n	8000ce8 <LTC6811_wrcfg+0x5c>
	for (uint8_t n = 0; n < TOTAL_IC; n++)
 8000d32:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8000d36:	3301      	adds	r3, #1
 8000d38:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8000d3c:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d9b9      	bls.n	8000cb8 <LTC6811_wrcfg+0x2c>
		}
	}
	write_68(cmd, write_buffer);
 8000d44:	f107 0208 	add.w	r2, r7, #8
 8000d48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000d4c:	4611      	mov	r1, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff fc22 	bl	8000598 <write_68>
}
 8000d54:	bf00      	nop
 8000d56:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <LTC6811_check_pec>:
	return (error);
}

//Helper function that increments PEC counters
void LTC6811_check_pec(uint8_t reg, cell_asic ic[])
{
 8000d60:	b480      	push	{r7}
 8000d62:	b08b      	sub	sp, #44	; 0x2c
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	6039      	str	r1, [r7, #0]
 8000d6a:	71fb      	strb	r3, [r7, #7]
	switch (reg)
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	f200 81ce 	bhi.w	8001110 <LTC6811_check_pec+0x3b0>
 8000d74:	a201      	add	r2, pc, #4	; (adr r2, 8000d7c <LTC6811_check_pec+0x1c>)
 8000d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7a:	bf00      	nop
 8000d7c:	08000d91 	.word	0x08000d91
 8000d80:	08000eb9 	.word	0x08000eb9
 8000d84:	08000f81 	.word	0x08000f81
 8000d88:	08001049 	.word	0x08001049
 8000d8c:	08000e25 	.word	0x08000e25
	{
	case CFGRA:
		for (int n = 0; n < TOTAL_IC; n++)
 8000d90:	2300      	movs	r3, #0
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
 8000d94:	e042      	b.n	8000e1c <LTC6811_check_pec+0xbc>
		{
			ic[n].crc_count.pec_count = ic[n].crc_count.pec_count + ic[n].configa.rx_pec_match;
 8000d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d98:	4613      	mov	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	1a9b      	subs	r3, r3, r2
 8000d9e:	015b      	lsls	r3, r3, #5
 8000da0:	461a      	mov	r2, r3
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	4413      	add	r3, r2
 8000da6:	f8b3 00ba 	ldrh.w	r0, [r3, #186]	; 0xba
 8000daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dac:	4613      	mov	r3, r2
 8000dae:	00db      	lsls	r3, r3, #3
 8000db0:	1a9b      	subs	r3, r3, r2
 8000db2:	015b      	lsls	r3, r3, #5
 8000db4:	461a      	mov	r2, r3
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	4413      	add	r3, r2
 8000dba:	7b9b      	ldrb	r3, [r3, #14]
 8000dbc:	b299      	uxth	r1, r3
 8000dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	1a9b      	subs	r3, r3, r2
 8000dc6:	015b      	lsls	r3, r3, #5
 8000dc8:	461a      	mov	r2, r3
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	4413      	add	r3, r2
 8000dce:	1842      	adds	r2, r0, r1
 8000dd0:	b292      	uxth	r2, r2
 8000dd2:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
			ic[n].crc_count.cfgr_pec = ic[n].crc_count.cfgr_pec + ic[n].configa.rx_pec_match;
 8000dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dd8:	4613      	mov	r3, r2
 8000dda:	00db      	lsls	r3, r3, #3
 8000ddc:	1a9b      	subs	r3, r3, r2
 8000dde:	015b      	lsls	r3, r3, #5
 8000de0:	461a      	mov	r2, r3
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	4413      	add	r3, r2
 8000de6:	f8b3 00bc 	ldrh.w	r0, [r3, #188]	; 0xbc
 8000dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000dec:	4613      	mov	r3, r2
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	1a9b      	subs	r3, r3, r2
 8000df2:	015b      	lsls	r3, r3, #5
 8000df4:	461a      	mov	r2, r3
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	4413      	add	r3, r2
 8000dfa:	7b9b      	ldrb	r3, [r3, #14]
 8000dfc:	b299      	uxth	r1, r3
 8000dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e00:	4613      	mov	r3, r2
 8000e02:	00db      	lsls	r3, r3, #3
 8000e04:	1a9b      	subs	r3, r3, r2
 8000e06:	015b      	lsls	r3, r3, #5
 8000e08:	461a      	mov	r2, r3
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	1842      	adds	r2, r0, r1
 8000e10:	b292      	uxth	r2, r2
 8000e12:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
		for (int n = 0; n < TOTAL_IC; n++)
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	3301      	adds	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8000e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	ddb9      	ble.n	8000d96 <LTC6811_check_pec+0x36>
		}
		break;
 8000e22:	e176      	b.n	8001112 <LTC6811_check_pec+0x3b2>

	case CFGRB:
		for (int n = 0; n < TOTAL_IC; n++)
 8000e24:	2300      	movs	r3, #0
 8000e26:	623b      	str	r3, [r7, #32]
 8000e28:	e042      	b.n	8000eb0 <LTC6811_check_pec+0x150>
		{
			ic[n].crc_count.pec_count = ic[n].crc_count.pec_count + ic[n].configb.rx_pec_match;
 8000e2a:	6a3a      	ldr	r2, [r7, #32]
 8000e2c:	4613      	mov	r3, r2
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	1a9b      	subs	r3, r3, r2
 8000e32:	015b      	lsls	r3, r3, #5
 8000e34:	461a      	mov	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	4413      	add	r3, r2
 8000e3a:	f8b3 00ba 	ldrh.w	r0, [r3, #186]	; 0xba
 8000e3e:	6a3a      	ldr	r2, [r7, #32]
 8000e40:	4613      	mov	r3, r2
 8000e42:	00db      	lsls	r3, r3, #3
 8000e44:	1a9b      	subs	r3, r3, r2
 8000e46:	015b      	lsls	r3, r3, #5
 8000e48:	461a      	mov	r2, r3
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	7f5b      	ldrb	r3, [r3, #29]
 8000e50:	b299      	uxth	r1, r3
 8000e52:	6a3a      	ldr	r2, [r7, #32]
 8000e54:	4613      	mov	r3, r2
 8000e56:	00db      	lsls	r3, r3, #3
 8000e58:	1a9b      	subs	r3, r3, r2
 8000e5a:	015b      	lsls	r3, r3, #5
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	4413      	add	r3, r2
 8000e62:	1842      	adds	r2, r0, r1
 8000e64:	b292      	uxth	r2, r2
 8000e66:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
			ic[n].crc_count.cfgr_pec = ic[n].crc_count.cfgr_pec + ic[n].configb.rx_pec_match;
 8000e6a:	6a3a      	ldr	r2, [r7, #32]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	1a9b      	subs	r3, r3, r2
 8000e72:	015b      	lsls	r3, r3, #5
 8000e74:	461a      	mov	r2, r3
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	4413      	add	r3, r2
 8000e7a:	f8b3 00bc 	ldrh.w	r0, [r3, #188]	; 0xbc
 8000e7e:	6a3a      	ldr	r2, [r7, #32]
 8000e80:	4613      	mov	r3, r2
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	1a9b      	subs	r3, r3, r2
 8000e86:	015b      	lsls	r3, r3, #5
 8000e88:	461a      	mov	r2, r3
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	7f5b      	ldrb	r3, [r3, #29]
 8000e90:	b299      	uxth	r1, r3
 8000e92:	6a3a      	ldr	r2, [r7, #32]
 8000e94:	4613      	mov	r3, r2
 8000e96:	00db      	lsls	r3, r3, #3
 8000e98:	1a9b      	subs	r3, r3, r2
 8000e9a:	015b      	lsls	r3, r3, #5
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	1842      	adds	r2, r0, r1
 8000ea4:	b292      	uxth	r2, r2
 8000ea6:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
		for (int n = 0; n < TOTAL_IC; n++)
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
 8000eac:	3301      	adds	r3, #1
 8000eae:	623b      	str	r3, [r7, #32]
 8000eb0:	6a3b      	ldr	r3, [r7, #32]
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	ddb9      	ble.n	8000e2a <LTC6811_check_pec+0xca>
		}
		break;
 8000eb6:	e12c      	b.n	8001112 <LTC6811_check_pec+0x3b2>
	case CELL:
		for (int n = 0; n < TOTAL_IC; n++)
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
 8000ebc:	e05c      	b.n	8000f78 <LTC6811_check_pec+0x218>
		{
			for (int i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61bb      	str	r3, [r7, #24]
 8000ec2:	e04f      	b.n	8000f64 <LTC6811_check_pec+0x204>
			{
				ic[n].crc_count.pec_count = ic[n].crc_count.pec_count + ic[n].cells.pec_match[i];
 8000ec4:	69fa      	ldr	r2, [r7, #28]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	1a9b      	subs	r3, r3, r2
 8000ecc:	015b      	lsls	r3, r3, #5
 8000ece:	461a      	mov	r2, r3
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	f8b3 00ba 	ldrh.w	r0, [r3, #186]	; 0xba
 8000ed8:	69fa      	ldr	r2, [r7, #28]
 8000eda:	4613      	mov	r3, r2
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	1a9b      	subs	r3, r3, r2
 8000ee0:	015b      	lsls	r3, r3, #5
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	441a      	add	r2, r3
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	4413      	add	r3, r2
 8000eec:	3342      	adds	r3, #66	; 0x42
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b299      	uxth	r1, r3
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	1a9b      	subs	r3, r3, r2
 8000efa:	015b      	lsls	r3, r3, #5
 8000efc:	461a      	mov	r2, r3
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	4413      	add	r3, r2
 8000f02:	1842      	adds	r2, r0, r1
 8000f04:	b292      	uxth	r2, r2
 8000f06:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
				ic[n].crc_count.cell_pec[i] = ic[n].crc_count.cell_pec[i] + ic[n].cells.pec_match[i];
 8000f0a:	69fa      	ldr	r2, [r7, #28]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	00db      	lsls	r3, r3, #3
 8000f10:	1a9b      	subs	r3, r3, r2
 8000f12:	015b      	lsls	r3, r3, #5
 8000f14:	461a      	mov	r2, r3
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	441a      	add	r2, r3
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	335c      	adds	r3, #92	; 0x5c
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	4413      	add	r3, r2
 8000f22:	88d8      	ldrh	r0, [r3, #6]
 8000f24:	69fa      	ldr	r2, [r7, #28]
 8000f26:	4613      	mov	r3, r2
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	1a9b      	subs	r3, r3, r2
 8000f2c:	015b      	lsls	r3, r3, #5
 8000f2e:	461a      	mov	r2, r3
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	441a      	add	r2, r3
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	4413      	add	r3, r2
 8000f38:	3342      	adds	r3, #66	; 0x42
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b299      	uxth	r1, r3
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	4613      	mov	r3, r2
 8000f42:	00db      	lsls	r3, r3, #3
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	015b      	lsls	r3, r3, #5
 8000f48:	461a      	mov	r2, r3
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	441a      	add	r2, r3
 8000f4e:	1843      	adds	r3, r0, r1
 8000f50:	b299      	uxth	r1, r3
 8000f52:	69bb      	ldr	r3, [r7, #24]
 8000f54:	335c      	adds	r3, #92	; 0x5c
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	4413      	add	r3, r2
 8000f5a:	460a      	mov	r2, r1
 8000f5c:	80da      	strh	r2, [r3, #6]
			for (int i = 0; i < ic[0].ic_reg.num_cv_reg; i++)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	3301      	adds	r3, #1
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	f893 30d9 	ldrb.w	r3, [r3, #217]	; 0xd9
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	dba8      	blt.n	8000ec4 <LTC6811_check_pec+0x164>
		for (int n = 0; n < TOTAL_IC; n++)
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3301      	adds	r3, #1
 8000f76:	61fb      	str	r3, [r7, #28]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	dd9f      	ble.n	8000ebe <LTC6811_check_pec+0x15e>
			}
		}
		break;
 8000f7e:	e0c8      	b.n	8001112 <LTC6811_check_pec+0x3b2>
	case AUX:
		for (int n = 0; n < TOTAL_IC; n++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	e05c      	b.n	8001040 <LTC6811_check_pec+0x2e0>
		{
			for (int i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	613b      	str	r3, [r7, #16]
 8000f8a:	e04f      	b.n	800102c <LTC6811_check_pec+0x2cc>
			{
				ic[n].crc_count.pec_count = ic[n].crc_count.pec_count + (ic[n].aux.pec_match[i]);
 8000f8c:	697a      	ldr	r2, [r7, #20]
 8000f8e:	4613      	mov	r3, r2
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	1a9b      	subs	r3, r3, r2
 8000f94:	015b      	lsls	r3, r3, #5
 8000f96:	461a      	mov	r2, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	f8b3 00ba 	ldrh.w	r0, [r3, #186]	; 0xba
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	1a9b      	subs	r3, r3, r2
 8000fa8:	015b      	lsls	r3, r3, #5
 8000faa:	461a      	mov	r2, r3
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	441a      	add	r2, r3
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	335a      	adds	r3, #90	; 0x5a
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	697a      	ldr	r2, [r7, #20]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	1a9b      	subs	r3, r3, r2
 8000fc2:	015b      	lsls	r3, r3, #5
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	4413      	add	r3, r2
 8000fca:	1842      	adds	r2, r0, r1
 8000fcc:	b292      	uxth	r2, r2
 8000fce:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
				ic[n].crc_count.aux_pec[i] = ic[n].crc_count.aux_pec[i] + (ic[n].aux.pec_match[i]);
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	00db      	lsls	r3, r3, #3
 8000fd8:	1a9b      	subs	r3, r3, r2
 8000fda:	015b      	lsls	r3, r3, #5
 8000fdc:	461a      	mov	r2, r3
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	441a      	add	r2, r3
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	3364      	adds	r3, #100	; 0x64
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	8858      	ldrh	r0, [r3, #2]
 8000fec:	697a      	ldr	r2, [r7, #20]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	1a9b      	subs	r3, r3, r2
 8000ff4:	015b      	lsls	r3, r3, #5
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	441a      	add	r2, r3
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4413      	add	r3, r2
 8001000:	335a      	adds	r3, #90	; 0x5a
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b299      	uxth	r1, r3
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	4613      	mov	r3, r2
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	1a9b      	subs	r3, r3, r2
 800100e:	015b      	lsls	r3, r3, #5
 8001010:	461a      	mov	r2, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	441a      	add	r2, r3
 8001016:	1843      	adds	r3, r0, r1
 8001018:	b299      	uxth	r1, r3
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	3364      	adds	r3, #100	; 0x64
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	460a      	mov	r2, r1
 8001024:	805a      	strh	r2, [r3, #2]
			for (int i = 0; i < ic[0].ic_reg.num_gpio_reg; i++)
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	3301      	adds	r3, #1
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8001032:	461a      	mov	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4293      	cmp	r3, r2
 8001038:	dba8      	blt.n	8000f8c <LTC6811_check_pec+0x22c>
		for (int n = 0; n < TOTAL_IC; n++)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3301      	adds	r3, #1
 800103e:	617b      	str	r3, [r7, #20]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	2b01      	cmp	r3, #1
 8001044:	dd9f      	ble.n	8000f86 <LTC6811_check_pec+0x226>
			}
		}

		break;
 8001046:	e064      	b.n	8001112 <LTC6811_check_pec+0x3b2>
	case STAT:
		for (int n = 0; n < TOTAL_IC; n++)
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	e05c      	b.n	8001108 <LTC6811_check_pec+0x3a8>
		{

			for (int i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	e04f      	b.n	80010f4 <LTC6811_check_pec+0x394>
			{
				ic[n].crc_count.pec_count = ic[n].crc_count.pec_count + ic[n].stat.pec_match[i];
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	4613      	mov	r3, r2
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	1a9b      	subs	r3, r3, r2
 800105c:	015b      	lsls	r3, r3, #5
 800105e:	461a      	mov	r2, r3
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	4413      	add	r3, r2
 8001064:	f8b3 00ba 	ldrh.w	r0, [r3, #186]	; 0xba
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	4613      	mov	r3, r2
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	1a9b      	subs	r3, r3, r2
 8001070:	015b      	lsls	r3, r3, #5
 8001072:	461a      	mov	r2, r3
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	441a      	add	r2, r3
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	4413      	add	r3, r2
 800107c:	336b      	adds	r3, #107	; 0x6b
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b299      	uxth	r1, r3
 8001082:	68fa      	ldr	r2, [r7, #12]
 8001084:	4613      	mov	r3, r2
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	1a9b      	subs	r3, r3, r2
 800108a:	015b      	lsls	r3, r3, #5
 800108c:	461a      	mov	r2, r3
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	4413      	add	r3, r2
 8001092:	1842      	adds	r2, r0, r1
 8001094:	b292      	uxth	r2, r2
 8001096:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
				ic[n].crc_count.stat_pec[i] = ic[n].crc_count.stat_pec[i] + ic[n].stat.pec_match[i];
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	4613      	mov	r3, r2
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	1a9b      	subs	r3, r3, r2
 80010a2:	015b      	lsls	r3, r3, #5
 80010a4:	461a      	mov	r2, r3
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	441a      	add	r2, r3
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	3368      	adds	r3, #104	; 0x68
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	4413      	add	r3, r2
 80010b2:	8858      	ldrh	r0, [r3, #2]
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4613      	mov	r3, r2
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	1a9b      	subs	r3, r3, r2
 80010bc:	015b      	lsls	r3, r3, #5
 80010be:	461a      	mov	r2, r3
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	441a      	add	r2, r3
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	4413      	add	r3, r2
 80010c8:	336b      	adds	r3, #107	; 0x6b
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	b299      	uxth	r1, r3
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	4613      	mov	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	1a9b      	subs	r3, r3, r2
 80010d6:	015b      	lsls	r3, r3, #5
 80010d8:	461a      	mov	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	441a      	add	r2, r3
 80010de:	1843      	adds	r3, r0, r1
 80010e0:	b299      	uxth	r1, r3
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	3368      	adds	r3, #104	; 0x68
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	460a      	mov	r2, r1
 80010ec:	805a      	strh	r2, [r3, #2]
			for (int i = 0; i < ic[0].ic_reg.num_stat_reg - 1; i++)
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	3301      	adds	r3, #1
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	f893 30db 	ldrb.w	r3, [r3, #219]	; 0xdb
 80010fa:	3b01      	subs	r3, #1
 80010fc:	68ba      	ldr	r2, [r7, #8]
 80010fe:	429a      	cmp	r2, r3
 8001100:	dba8      	blt.n	8001054 <LTC6811_check_pec+0x2f4>
		for (int n = 0; n < TOTAL_IC; n++)
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	3301      	adds	r3, #1
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2b01      	cmp	r3, #1
 800110c:	dd9f      	ble.n	800104e <LTC6811_check_pec+0x2ee>
			}
		}
		break;
 800110e:	e000      	b.n	8001112 <LTC6811_check_pec+0x3b2>
	default:
		break;
 8001110:	bf00      	nop
	}
}
 8001112:	bf00      	nop
 8001114:	372c      	adds	r7, #44	; 0x2c
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <LTC6811_reset_crc_count>:

//Helper Function to reset PEC counters
void LTC6811_reset_crc_count(cell_asic ic[])
{
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	for (int n = 0; n < TOTAL_IC; n++)
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	e05d      	b.n	80011e6 <LTC6811_reset_crc_count+0xca>
	{
		ic[n].crc_count.pec_count = 0;
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	4613      	mov	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	1a9b      	subs	r3, r3, r2
 8001132:	015b      	lsls	r3, r3, #5
 8001134:	461a      	mov	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	2200      	movs	r2, #0
 800113c:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
		ic[n].crc_count.cfgr_pec = 0;
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	4613      	mov	r3, r2
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	1a9b      	subs	r3, r3, r2
 8001148:	015b      	lsls	r3, r3, #5
 800114a:	461a      	mov	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	2200      	movs	r2, #0
 8001152:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
		for (int i = 0; i < 6; i++)
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	e010      	b.n	800117e <LTC6811_reset_crc_count+0x62>
		{
			ic[n].crc_count.cell_pec[i] = 0;
 800115c:	697a      	ldr	r2, [r7, #20]
 800115e:	4613      	mov	r3, r2
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	1a9b      	subs	r3, r3, r2
 8001164:	015b      	lsls	r3, r3, #5
 8001166:	461a      	mov	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	441a      	add	r2, r3
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	335c      	adds	r3, #92	; 0x5c
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	2200      	movs	r2, #0
 8001176:	80da      	strh	r2, [r3, #6]
		for (int i = 0; i < 6; i++)
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	3301      	adds	r3, #1
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	2b05      	cmp	r3, #5
 8001182:	ddeb      	ble.n	800115c <LTC6811_reset_crc_count+0x40>

		}
		for (int i = 0; i < 4; i++)
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e010      	b.n	80011ac <LTC6811_reset_crc_count+0x90>
		{
			ic[n].crc_count.aux_pec[i] = 0;
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	4613      	mov	r3, r2
 800118e:	00db      	lsls	r3, r3, #3
 8001190:	1a9b      	subs	r3, r3, r2
 8001192:	015b      	lsls	r3, r3, #5
 8001194:	461a      	mov	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	441a      	add	r2, r3
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	3364      	adds	r3, #100	; 0x64
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4413      	add	r3, r2
 80011a2:	2200      	movs	r2, #0
 80011a4:	805a      	strh	r2, [r3, #2]
		for (int i = 0; i < 4; i++)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	3301      	adds	r3, #1
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	ddeb      	ble.n	800118a <LTC6811_reset_crc_count+0x6e>
		}
		for (int i = 0; i < 2; i++)
 80011b2:	2300      	movs	r3, #0
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	e010      	b.n	80011da <LTC6811_reset_crc_count+0xbe>
		{
			ic[n].crc_count.stat_pec[i] = 0;
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	4613      	mov	r3, r2
 80011bc:	00db      	lsls	r3, r3, #3
 80011be:	1a9b      	subs	r3, r3, r2
 80011c0:	015b      	lsls	r3, r3, #5
 80011c2:	461a      	mov	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	441a      	add	r2, r3
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	3368      	adds	r3, #104	; 0x68
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	2200      	movs	r2, #0
 80011d2:	805a      	strh	r2, [r3, #2]
		for (int i = 0; i < 2; i++)
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	3301      	adds	r3, #1
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	ddeb      	ble.n	80011b8 <LTC6811_reset_crc_count+0x9c>
	for (int n = 0; n < TOTAL_IC; n++)
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	3301      	adds	r3, #1
 80011e4:	617b      	str	r3, [r7, #20]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	dd9e      	ble.n	800112a <LTC6811_reset_crc_count+0xe>
		}
	}
}
 80011ec:	bf00      	nop
 80011ee:	bf00      	nop
 80011f0:	371c      	adds	r7, #28
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <LTC6811_init_cfg>:

//Helper function to intialize CFG variables.
void LTC6811_init_cfg(cell_asic ic[])
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	; 0x28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	bool gpioBits[5] = { true, true, true, true, true };
 8001200:	4a2d      	ldr	r2, [pc, #180]	; (80012b8 <LTC6811_init_cfg+0xc0>)
 8001202:	f107 0318 	add.w	r3, r7, #24
 8001206:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120a:	6018      	str	r0, [r3, #0]
 800120c:	3304      	adds	r3, #4
 800120e:	7019      	strb	r1, [r3, #0]
	bool dccBits[12] = { false, false, false, false, false, false, false, false, false, false, false, false };
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]

	for (int n = 0; n < TOTAL_IC; n++)
 800121c:	2300      	movs	r3, #0
 800121e:	627b      	str	r3, [r7, #36]	; 0x24
 8001220:	e042      	b.n	80012a8 <LTC6811_init_cfg+0xb0>
	{
		for (int j = 0; j < 6; j++)
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
 8001226:	e01b      	b.n	8001260 <LTC6811_init_cfg+0x68>
		{
			ic[n].configa.tx_data[j] = 0;
 8001228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800122a:	4613      	mov	r3, r2
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	1a9b      	subs	r3, r3, r2
 8001230:	015b      	lsls	r3, r3, #5
 8001232:	461a      	mov	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	441a      	add	r2, r3
 8001238:	6a3b      	ldr	r3, [r7, #32]
 800123a:	4413      	add	r3, r2
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
			ic[n].configb.tx_data[j] = 0;
 8001240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001242:	4613      	mov	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	015b      	lsls	r3, r3, #5
 800124a:	461a      	mov	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	441a      	add	r2, r3
 8001250:	6a3b      	ldr	r3, [r7, #32]
 8001252:	4413      	add	r3, r2
 8001254:	330f      	adds	r3, #15
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 6; j++)
 800125a:	6a3b      	ldr	r3, [r7, #32]
 800125c:	3301      	adds	r3, #1
 800125e:	623b      	str	r3, [r7, #32]
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	2b05      	cmp	r3, #5
 8001264:	dde0      	ble.n	8001228 <LTC6811_init_cfg+0x30>
		}
		LTC6811_set_cfgr_refon(n, ic, true);
 8001266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2201      	movs	r2, #1
 800126c:	6879      	ldr	r1, [r7, #4]
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f824 	bl	80012bc <LTC6811_set_cfgr_refon>
		LTC6811_set_cfgr_adcopt(n, ic, false);
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2200      	movs	r2, #0
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f858 	bl	8001332 <LTC6811_set_cfgr_adcopt>
		LTC6811_set_cfgr_gpio(n, ic, gpioBits);
 8001282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f107 0218 	add.w	r2, r7, #24
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4618      	mov	r0, r3
 800128e:	f000 f88b 	bl	80013a8 <LTC6811_set_cfgr_gpio>
		LTC6811_set_cfgr_dis(n, ic, dccBits);
 8001292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001294:	b2db      	uxtb	r3, r3
 8001296:	f107 020c 	add.w	r2, r7, #12
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f8da 	bl	8001456 <LTC6811_set_cfgr_dis>
	for (int n = 0; n < TOTAL_IC; n++)
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	3301      	adds	r3, #1
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
 80012a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	ddb9      	ble.n	8001222 <LTC6811_init_cfg+0x2a>
	}
}
 80012ae:	bf00      	nop
 80012b0:	bf00      	nop
 80012b2:	3728      	adds	r7, #40	; 0x28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	0800b1b0 	.word	0x0800b1b0

080012bc <LTC6811_set_cfgr_refon>:
	LTC6811_set_cfgr_dis(nIC, ic, dcc);
}

//Helper function to set the REFON bit
void LTC6811_set_cfgr_refon(uint8_t nIC, cell_asic ic[], bool refon)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	6039      	str	r1, [r7, #0]
 80012c6:	71fb      	strb	r3, [r7, #7]
 80012c8:	4613      	mov	r3, r2
 80012ca:	71bb      	strb	r3, [r7, #6]
	if (refon)
 80012cc:	79bb      	ldrb	r3, [r7, #6]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d015      	beq.n	80012fe <LTC6811_set_cfgr_refon+0x42>
	{
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] | 0x04;
 80012d2:	79fa      	ldrb	r2, [r7, #7]
 80012d4:	4613      	mov	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	1a9b      	subs	r3, r3, r2
 80012da:	015b      	lsls	r3, r3, #5
 80012dc:	461a      	mov	r2, r3
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	4413      	add	r3, r2
 80012e2:	7819      	ldrb	r1, [r3, #0]
 80012e4:	79fa      	ldrb	r2, [r7, #7]
 80012e6:	4613      	mov	r3, r2
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	1a9b      	subs	r3, r3, r2
 80012ec:	015b      	lsls	r3, r3, #5
 80012ee:	461a      	mov	r2, r3
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	f041 0204 	orr.w	r2, r1, #4
 80012f8:	b2d2      	uxtb	r2, r2
 80012fa:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & 0xFB;
	}
}
 80012fc:	e014      	b.n	8001328 <LTC6811_set_cfgr_refon+0x6c>
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & 0xFB;
 80012fe:	79fa      	ldrb	r2, [r7, #7]
 8001300:	4613      	mov	r3, r2
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	1a9b      	subs	r3, r3, r2
 8001306:	015b      	lsls	r3, r3, #5
 8001308:	461a      	mov	r2, r3
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	4413      	add	r3, r2
 800130e:	7819      	ldrb	r1, [r3, #0]
 8001310:	79fa      	ldrb	r2, [r7, #7]
 8001312:	4613      	mov	r3, r2
 8001314:	00db      	lsls	r3, r3, #3
 8001316:	1a9b      	subs	r3, r3, r2
 8001318:	015b      	lsls	r3, r3, #5
 800131a:	461a      	mov	r2, r3
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	4413      	add	r3, r2
 8001320:	f021 0204 	bic.w	r2, r1, #4
 8001324:	b2d2      	uxtb	r2, r2
 8001326:	701a      	strb	r2, [r3, #0]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bc80      	pop	{r7}
 8001330:	4770      	bx	lr

08001332 <LTC6811_set_cfgr_adcopt>:

//Helper function to set the adcopt bit
void LTC6811_set_cfgr_adcopt(uint8_t nIC, cell_asic ic[], bool adcopt)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	6039      	str	r1, [r7, #0]
 800133c:	71fb      	strb	r3, [r7, #7]
 800133e:	4613      	mov	r3, r2
 8001340:	71bb      	strb	r3, [r7, #6]
	if (adcopt)
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d015      	beq.n	8001374 <LTC6811_set_cfgr_adcopt+0x42>
	{
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] | 0x01;
 8001348:	79fa      	ldrb	r2, [r7, #7]
 800134a:	4613      	mov	r3, r2
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	1a9b      	subs	r3, r3, r2
 8001350:	015b      	lsls	r3, r3, #5
 8001352:	461a      	mov	r2, r3
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	4413      	add	r3, r2
 8001358:	7819      	ldrb	r1, [r3, #0]
 800135a:	79fa      	ldrb	r2, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	1a9b      	subs	r3, r3, r2
 8001362:	015b      	lsls	r3, r3, #5
 8001364:	461a      	mov	r2, r3
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	4413      	add	r3, r2
 800136a:	f041 0201 	orr.w	r2, r1, #1
 800136e:	b2d2      	uxtb	r2, r2
 8001370:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & 0xFE;
	}
}
 8001372:	e014      	b.n	800139e <LTC6811_set_cfgr_adcopt+0x6c>
		ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & 0xFE;
 8001374:	79fa      	ldrb	r2, [r7, #7]
 8001376:	4613      	mov	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	015b      	lsls	r3, r3, #5
 800137e:	461a      	mov	r2, r3
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	4413      	add	r3, r2
 8001384:	7819      	ldrb	r1, [r3, #0]
 8001386:	79fa      	ldrb	r2, [r7, #7]
 8001388:	4613      	mov	r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	1a9b      	subs	r3, r3, r2
 800138e:	015b      	lsls	r3, r3, #5
 8001390:	461a      	mov	r2, r3
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	4413      	add	r3, r2
 8001396:	f021 0201 	bic.w	r2, r1, #1
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	701a      	strb	r2, [r3, #0]
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <LTC6811_set_cfgr_gpio>:

//Helper function to set GPIO bits
void LTC6811_set_cfgr_gpio(uint8_t nIC, cell_asic ic[], bool gpio[5])
{
 80013a8:	b480      	push	{r7}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
 80013b4:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 5; i++)
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	e043      	b.n	8001444 <LTC6811_set_cfgr_gpio+0x9c>
	{
		if (gpio[i])
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d01c      	beq.n	8001402 <LTC6811_set_cfgr_gpio+0x5a>
		{
			ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] | (0x01 << (i + 3));
 80013c8:	7bfa      	ldrb	r2, [r7, #15]
 80013ca:	4613      	mov	r3, r2
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	1a9b      	subs	r3, r3, r2
 80013d0:	015b      	lsls	r3, r3, #5
 80013d2:	461a      	mov	r2, r3
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	4413      	add	r3, r2
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b25a      	sxtb	r2, r3
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	3303      	adds	r3, #3
 80013e0:	2101      	movs	r1, #1
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b259      	sxtb	r1, r3
 80013ec:	7bfa      	ldrb	r2, [r7, #15]
 80013ee:	4613      	mov	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	015b      	lsls	r3, r3, #5
 80013f6:	461a      	mov	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	4413      	add	r3, r2
 80013fc:	b2ca      	uxtb	r2, r1
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	e01d      	b.n	800143e <LTC6811_set_cfgr_gpio+0x96>
		}
		else
		{
			ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & (~(0x01 << (i + 3)));
 8001402:	7bfa      	ldrb	r2, [r7, #15]
 8001404:	4613      	mov	r3, r2
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	1a9b      	subs	r3, r3, r2
 800140a:	015b      	lsls	r3, r3, #5
 800140c:	461a      	mov	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b25a      	sxtb	r2, r3
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	3303      	adds	r3, #3
 800141a:	2101      	movs	r1, #1
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	b25b      	sxtb	r3, r3
 8001422:	43db      	mvns	r3, r3
 8001424:	b25b      	sxtb	r3, r3
 8001426:	4013      	ands	r3, r2
 8001428:	b259      	sxtb	r1, r3
 800142a:	7bfa      	ldrb	r2, [r7, #15]
 800142c:	4613      	mov	r3, r2
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	015b      	lsls	r3, r3, #5
 8001434:	461a      	mov	r2, r3
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	4413      	add	r3, r2
 800143a:	b2ca      	uxtb	r2, r1
 800143c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 5; i++)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3301      	adds	r3, #1
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	2b04      	cmp	r3, #4
 8001448:	ddb8      	ble.n	80013bc <LTC6811_set_cfgr_gpio+0x14>
		}
	}
}
 800144a:	bf00      	nop
 800144c:	bf00      	nop
 800144e:	371c      	adds	r7, #28
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr

08001456 <LTC6811_set_cfgr_dis>:

//Helper function to control discharge
void LTC6811_set_cfgr_dis(uint8_t nIC, cell_asic ic[], bool dcc[12])
{
 8001456:	b480      	push	{r7}
 8001458:	b087      	sub	sp, #28
 800145a:	af00      	add	r7, sp, #0
 800145c:	4603      	mov	r3, r0
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
 8001462:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 8; i++)
 8001464:	2300      	movs	r3, #0
 8001466:	617b      	str	r3, [r7, #20]
 8001468:	e041      	b.n	80014ee <LTC6811_set_cfgr_dis+0x98>
	{
		if (dcc[i])
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	4413      	add	r3, r2
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d01b      	beq.n	80014ae <LTC6811_set_cfgr_dis+0x58>
		{
			ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] | (0x01 << i);
 8001476:	7bfa      	ldrb	r2, [r7, #15]
 8001478:	4613      	mov	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	015b      	lsls	r3, r3, #5
 8001480:	461a      	mov	r2, r3
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	4413      	add	r3, r2
 8001486:	791b      	ldrb	r3, [r3, #4]
 8001488:	b25a      	sxtb	r2, r3
 800148a:	2101      	movs	r1, #1
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	fa01 f303 	lsl.w	r3, r1, r3
 8001492:	b25b      	sxtb	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	b259      	sxtb	r1, r3
 8001498:	7bfa      	ldrb	r2, [r7, #15]
 800149a:	4613      	mov	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	015b      	lsls	r3, r3, #5
 80014a2:	461a      	mov	r2, r3
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	4413      	add	r3, r2
 80014a8:	b2ca      	uxtb	r2, r1
 80014aa:	711a      	strb	r2, [r3, #4]
 80014ac:	e01c      	b.n	80014e8 <LTC6811_set_cfgr_dis+0x92>
		}
		else
		{
			ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] & (~(0x01 << i));
 80014ae:	7bfa      	ldrb	r2, [r7, #15]
 80014b0:	4613      	mov	r3, r2
 80014b2:	00db      	lsls	r3, r3, #3
 80014b4:	1a9b      	subs	r3, r3, r2
 80014b6:	015b      	lsls	r3, r3, #5
 80014b8:	461a      	mov	r2, r3
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	4413      	add	r3, r2
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	b25a      	sxtb	r2, r3
 80014c2:	2101      	movs	r1, #1
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	b25b      	sxtb	r3, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	b25b      	sxtb	r3, r3
 80014d0:	4013      	ands	r3, r2
 80014d2:	b259      	sxtb	r1, r3
 80014d4:	7bfa      	ldrb	r2, [r7, #15]
 80014d6:	4613      	mov	r3, r2
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	1a9b      	subs	r3, r3, r2
 80014dc:	015b      	lsls	r3, r3, #5
 80014de:	461a      	mov	r2, r3
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	4413      	add	r3, r2
 80014e4:	b2ca      	uxtb	r2, r1
 80014e6:	711a      	strb	r2, [r3, #4]
	for (int i = 0; i < 8; i++)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	3301      	adds	r3, #1
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	2b07      	cmp	r3, #7
 80014f2:	ddba      	ble.n	800146a <LTC6811_set_cfgr_dis+0x14>
		}
	}
	for (int i = 0; i < 4; i++)
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	e042      	b.n	8001580 <LTC6811_set_cfgr_dis+0x12a>
	{
		if (dcc[i + 8])
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	3308      	adds	r3, #8
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d01b      	beq.n	8001540 <LTC6811_set_cfgr_dis+0xea>
		{
			ic[nIC].configa.tx_data[5] = ic[nIC].configa.tx_data[5] | (0x01 << i);
 8001508:	7bfa      	ldrb	r2, [r7, #15]
 800150a:	4613      	mov	r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	015b      	lsls	r3, r3, #5
 8001512:	461a      	mov	r2, r3
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	4413      	add	r3, r2
 8001518:	795b      	ldrb	r3, [r3, #5]
 800151a:	b25a      	sxtb	r2, r3
 800151c:	2101      	movs	r1, #1
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	fa01 f303 	lsl.w	r3, r1, r3
 8001524:	b25b      	sxtb	r3, r3
 8001526:	4313      	orrs	r3, r2
 8001528:	b259      	sxtb	r1, r3
 800152a:	7bfa      	ldrb	r2, [r7, #15]
 800152c:	4613      	mov	r3, r2
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	1a9b      	subs	r3, r3, r2
 8001532:	015b      	lsls	r3, r3, #5
 8001534:	461a      	mov	r2, r3
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	4413      	add	r3, r2
 800153a:	b2ca      	uxtb	r2, r1
 800153c:	715a      	strb	r2, [r3, #5]
 800153e:	e01c      	b.n	800157a <LTC6811_set_cfgr_dis+0x124>
		}
		else
		{
			ic[nIC].configa.tx_data[5] = ic[nIC].configa.tx_data[5] & (~(0x01 << i));
 8001540:	7bfa      	ldrb	r2, [r7, #15]
 8001542:	4613      	mov	r3, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	1a9b      	subs	r3, r3, r2
 8001548:	015b      	lsls	r3, r3, #5
 800154a:	461a      	mov	r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	4413      	add	r3, r2
 8001550:	795b      	ldrb	r3, [r3, #5]
 8001552:	b25a      	sxtb	r2, r3
 8001554:	2101      	movs	r1, #1
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	fa01 f303 	lsl.w	r3, r1, r3
 800155c:	b25b      	sxtb	r3, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	b25b      	sxtb	r3, r3
 8001562:	4013      	ands	r3, r2
 8001564:	b259      	sxtb	r1, r3
 8001566:	7bfa      	ldrb	r2, [r7, #15]
 8001568:	4613      	mov	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	1a9b      	subs	r3, r3, r2
 800156e:	015b      	lsls	r3, r3, #5
 8001570:	461a      	mov	r2, r3
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4413      	add	r3, r2
 8001576:	b2ca      	uxtb	r2, r1
 8001578:	715a      	strb	r2, [r3, #5]
	for (int i = 0; i < 4; i++)
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	3301      	adds	r3, #1
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	2b03      	cmp	r3, #3
 8001584:	ddb9      	ble.n	80014fa <LTC6811_set_cfgr_dis+0xa4>
		}
	}
}
 8001586:	bf00      	nop
 8001588:	bf00      	nop
 800158a:	371c      	adds	r7, #28
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
	...

08001594 <WriteToFlash>:
#else
#define EXT extern
#endif

void WriteToFlash(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
	HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 800159a:	2201      	movs	r2, #1
 800159c:	49a8      	ldr	r1, [pc, #672]	; (8001840 <WriteToFlash+0x2ac>)
 800159e:	48a9      	ldr	r0, [pc, #676]	; (8001844 <WriteToFlash+0x2b0>)
 80015a0:	f007 fdfc 	bl	800919c <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80015a4:	2201      	movs	r2, #1
 80015a6:	49a8      	ldr	r1, [pc, #672]	; (8001848 <WriteToFlash+0x2b4>)
 80015a8:	48a6      	ldr	r0, [pc, #664]	; (8001844 <WriteToFlash+0x2b0>)
 80015aa:	f007 fc87 	bl	8008ebc <HAL_RTC_SetTime>

	flash_cmd[0] = 0x50;											// enable write status register
 80015ae:	4ba7      	ldr	r3, [pc, #668]	; (800184c <WriteToFlash+0x2b8>)
 80015b0:	2250      	movs	r2, #80	; 0x50
 80015b2:	701a      	strb	r2, [r3, #0]
	flash_cmd[1] = 0x00;											// enable write status register
 80015b4:	4ba5      	ldr	r3, [pc, #660]	; (800184c <WriteToFlash+0x2b8>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	705a      	strb	r2, [r3, #1]
	flash_cmd[2] = 0x00;											// enable write status register
 80015ba:	4ba4      	ldr	r3, [pc, #656]	; (800184c <WriteToFlash+0x2b8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	709a      	strb	r2, [r3, #2]
	flash_cmd[3] = 0x02;											// enable write status register
 80015c0:	4ba2      	ldr	r3, [pc, #648]	; (800184c <WriteToFlash+0x2b8>)
 80015c2:	2202      	movs	r2, #2
 80015c4:	70da      	strb	r2, [r3, #3]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 80015c6:	2200      	movs	r2, #0
 80015c8:	2110      	movs	r1, #16
 80015ca:	48a1      	ldr	r0, [pc, #644]	; (8001850 <WriteToFlash+0x2bc>)
 80015cc:	f006 fe0b 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send command
 80015d0:	230a      	movs	r3, #10
 80015d2:	2201      	movs	r2, #1
 80015d4:	499d      	ldr	r1, [pc, #628]	; (800184c <WriteToFlash+0x2b8>)
 80015d6:	489f      	ldr	r0, [pc, #636]	; (8001854 <WriteToFlash+0x2c0>)
 80015d8:	f008 fa10 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 80015dc:	2201      	movs	r2, #1
 80015de:	2110      	movs	r1, #16
 80015e0:	489b      	ldr	r0, [pc, #620]	; (8001850 <WriteToFlash+0x2bc>)
 80015e2:	f006 fe00 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 80015e6:	2001      	movs	r0, #1
 80015e8:	f004 fd1c 	bl	8006024 <HAL_Delay>

	flash_cmd[0] = 0x01;											// write status register
 80015ec:	4b97      	ldr	r3, [pc, #604]	; (800184c <WriteToFlash+0x2b8>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 80015f2:	2200      	movs	r2, #0
 80015f4:	2110      	movs	r1, #16
 80015f6:	4896      	ldr	r0, [pc, #600]	; (8001850 <WriteToFlash+0x2bc>)
 80015f8:	f006 fdf5 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 2, 10);					// send command
 80015fc:	230a      	movs	r3, #10
 80015fe:	2202      	movs	r2, #2
 8001600:	4992      	ldr	r1, [pc, #584]	; (800184c <WriteToFlash+0x2b8>)
 8001602:	4894      	ldr	r0, [pc, #592]	; (8001854 <WriteToFlash+0x2c0>)
 8001604:	f008 f9fa 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 8001608:	2201      	movs	r2, #1
 800160a:	2110      	movs	r1, #16
 800160c:	4890      	ldr	r0, [pc, #576]	; (8001850 <WriteToFlash+0x2bc>)
 800160e:	f006 fdea 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8001612:	2001      	movs	r0, #1
 8001614:	f004 fd06 	bl	8006024 <HAL_Delay>

	flash_cmd[0] = 0x06;											// write enable
 8001618:	4b8c      	ldr	r3, [pc, #560]	; (800184c <WriteToFlash+0x2b8>)
 800161a:	2206      	movs	r2, #6
 800161c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 800161e:	2200      	movs	r2, #0
 8001620:	2110      	movs	r1, #16
 8001622:	488b      	ldr	r0, [pc, #556]	; (8001850 <WriteToFlash+0x2bc>)
 8001624:	f006 fddf 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send command
 8001628:	230a      	movs	r3, #10
 800162a:	2201      	movs	r2, #1
 800162c:	4987      	ldr	r1, [pc, #540]	; (800184c <WriteToFlash+0x2b8>)
 800162e:	4889      	ldr	r0, [pc, #548]	; (8001854 <WriteToFlash+0x2c0>)
 8001630:	f008 f9e4 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 8001634:	2201      	movs	r2, #1
 8001636:	2110      	movs	r1, #16
 8001638:	4885      	ldr	r0, [pc, #532]	; (8001850 <WriteToFlash+0x2bc>)
 800163a:	f006 fdd4 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 800163e:	2001      	movs	r0, #1
 8001640:	f004 fcf0 	bl	8006024 <HAL_Delay>

	flash_cmd[0] = 0x05;											// read status
 8001644:	4b81      	ldr	r3, [pc, #516]	; (800184c <WriteToFlash+0x2b8>)
 8001646:	2205      	movs	r2, #5
 8001648:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 800164a:	2200      	movs	r2, #0
 800164c:	2110      	movs	r1, #16
 800164e:	4880      	ldr	r0, [pc, #512]	; (8001850 <WriteToFlash+0x2bc>)
 8001650:	f006 fdc9 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send block 0 erase command
 8001654:	230a      	movs	r3, #10
 8001656:	2201      	movs	r2, #1
 8001658:	497c      	ldr	r1, [pc, #496]	; (800184c <WriteToFlash+0x2b8>)
 800165a:	487e      	ldr	r0, [pc, #504]	; (8001854 <WriteToFlash+0x2c0>)
 800165c:	f008 f9ce 	bl	80099fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &flash_ststus, 1, 10);					// receive status
 8001660:	230a      	movs	r3, #10
 8001662:	2201      	movs	r2, #1
 8001664:	497c      	ldr	r1, [pc, #496]	; (8001858 <WriteToFlash+0x2c4>)
 8001666:	487b      	ldr	r0, [pc, #492]	; (8001854 <WriteToFlash+0x2c0>)
 8001668:	f008 fb04 	bl	8009c74 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 800166c:	2201      	movs	r2, #1
 800166e:	2110      	movs	r1, #16
 8001670:	4877      	ldr	r0, [pc, #476]	; (8001850 <WriteToFlash+0x2bc>)
 8001672:	f006 fdb8 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8001676:	2001      	movs	r0, #1
 8001678:	f004 fcd4 	bl	8006024 <HAL_Delay>

	flash_cmd[0] = 0x52;											// block 0(32K) erase
 800167c:	4b73      	ldr	r3, [pc, #460]	; (800184c <WriteToFlash+0x2b8>)
 800167e:	2252      	movs	r2, #82	; 0x52
 8001680:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 8001682:	2200      	movs	r2, #0
 8001684:	2110      	movs	r1, #16
 8001686:	4872      	ldr	r0, [pc, #456]	; (8001850 <WriteToFlash+0x2bc>)
 8001688:	f006 fdad 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 4, 10);					// send command
 800168c:	230a      	movs	r3, #10
 800168e:	2204      	movs	r2, #4
 8001690:	496e      	ldr	r1, [pc, #440]	; (800184c <WriteToFlash+0x2b8>)
 8001692:	4870      	ldr	r0, [pc, #448]	; (8001854 <WriteToFlash+0x2c0>)
 8001694:	f008 f9b2 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 8001698:	2201      	movs	r2, #1
 800169a:	2110      	movs	r1, #16
 800169c:	486c      	ldr	r0, [pc, #432]	; (8001850 <WriteToFlash+0x2bc>)
 800169e:	f006 fda2 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 80016a2:	2001      	movs	r0, #1
 80016a4:	f004 fcbe 	bl	8006024 <HAL_Delay>

	flash_ststus = 1;
 80016a8:	4b6b      	ldr	r3, [pc, #428]	; (8001858 <WriteToFlash+0x2c4>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]
	while(flash_ststus & 1)
 80016ae:	e01b      	b.n	80016e8 <WriteToFlash+0x154>
	{
		flash_cmd[0] = 0x05;										// read status
 80016b0:	4b66      	ldr	r3, [pc, #408]	; (800184c <WriteToFlash+0x2b8>)
 80016b2:	2205      	movs	r2, #5
 80016b4:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);		// CS = low
 80016b6:	2200      	movs	r2, #0
 80016b8:	2110      	movs	r1, #16
 80016ba:	4865      	ldr	r0, [pc, #404]	; (8001850 <WriteToFlash+0x2bc>)
 80016bc:	f006 fd93 	bl	80081e6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);				// send block 0 erase command
 80016c0:	230a      	movs	r3, #10
 80016c2:	2201      	movs	r2, #1
 80016c4:	4961      	ldr	r1, [pc, #388]	; (800184c <WriteToFlash+0x2b8>)
 80016c6:	4863      	ldr	r0, [pc, #396]	; (8001854 <WriteToFlash+0x2c0>)
 80016c8:	f008 f998 	bl	80099fc <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &flash_ststus, 1, 10);				// receive status
 80016cc:	230a      	movs	r3, #10
 80016ce:	2201      	movs	r2, #1
 80016d0:	4961      	ldr	r1, [pc, #388]	; (8001858 <WriteToFlash+0x2c4>)
 80016d2:	4860      	ldr	r0, [pc, #384]	; (8001854 <WriteToFlash+0x2c0>)
 80016d4:	f008 face 	bl	8009c74 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);			// CS = high
 80016d8:	2201      	movs	r2, #1
 80016da:	2110      	movs	r1, #16
 80016dc:	485c      	ldr	r0, [pc, #368]	; (8001850 <WriteToFlash+0x2bc>)
 80016de:	f006 fd82 	bl	80081e6 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f004 fc9e 	bl	8006024 <HAL_Delay>
	while(flash_ststus & 1)
 80016e8:	4b5b      	ldr	r3, [pc, #364]	; (8001858 <WriteToFlash+0x2c4>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1dd      	bne.n	80016b0 <WriteToFlash+0x11c>
	}

	flash_cmd[0] = 0x06;											// write enable
 80016f4:	4b55      	ldr	r3, [pc, #340]	; (800184c <WriteToFlash+0x2b8>)
 80016f6:	2206      	movs	r2, #6
 80016f8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 80016fa:	2200      	movs	r2, #0
 80016fc:	2110      	movs	r1, #16
 80016fe:	4854      	ldr	r0, [pc, #336]	; (8001850 <WriteToFlash+0x2bc>)
 8001700:	f006 fd71 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send command
 8001704:	230a      	movs	r3, #10
 8001706:	2201      	movs	r2, #1
 8001708:	4950      	ldr	r1, [pc, #320]	; (800184c <WriteToFlash+0x2b8>)
 800170a:	4852      	ldr	r0, [pc, #328]	; (8001854 <WriteToFlash+0x2c0>)
 800170c:	f008 f976 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 8001710:	2201      	movs	r2, #1
 8001712:	2110      	movs	r1, #16
 8001714:	484e      	ldr	r0, [pc, #312]	; (8001850 <WriteToFlash+0x2bc>)
 8001716:	f006 fd66 	bl	80081e6 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 800171a:	2001      	movs	r0, #1
 800171c:	f004 fc82 	bl	8006024 <HAL_Delay>

	flash_cmd[0] = 0xAF;											// Auto Address Increment
 8001720:	4b4a      	ldr	r3, [pc, #296]	; (800184c <WriteToFlash+0x2b8>)
 8001722:	22af      	movs	r2, #175	; 0xaf
 8001724:	701a      	strb	r2, [r3, #0]
	flash_cmd[3] = 0x02;											// first ROM data byte
 8001726:	4b49      	ldr	r3, [pc, #292]	; (800184c <WriteToFlash+0x2b8>)
 8001728:	2202      	movs	r2, #2
 800172a:	70da      	strb	r2, [r3, #3]
	flash_cmd[4] = unRom.BY[0];										// first ROM data byte
 800172c:	4b4b      	ldr	r3, [pc, #300]	; (800185c <WriteToFlash+0x2c8>)
 800172e:	781a      	ldrb	r2, [r3, #0]
 8001730:	4b46      	ldr	r3, [pc, #280]	; (800184c <WriteToFlash+0x2b8>)
 8001732:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 8001734:	2200      	movs	r2, #0
 8001736:	2110      	movs	r1, #16
 8001738:	4845      	ldr	r0, [pc, #276]	; (8001850 <WriteToFlash+0x2bc>)
 800173a:	f006 fd54 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 5, 10);					// send command
 800173e:	230a      	movs	r3, #10
 8001740:	2205      	movs	r2, #5
 8001742:	4942      	ldr	r1, [pc, #264]	; (800184c <WriteToFlash+0x2b8>)
 8001744:	4843      	ldr	r0, [pc, #268]	; (8001854 <WriteToFlash+0x2c0>)
 8001746:	f008 f959 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 800174a:	2201      	movs	r2, #1
 800174c:	2110      	movs	r1, #16
 800174e:	4840      	ldr	r0, [pc, #256]	; (8001850 <WriteToFlash+0x2bc>)
 8001750:	f006 fd49 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001754:	2001      	movs	r0, #1
 8001756:	f004 fc65 	bl	8006024 <HAL_Delay>

	for(uint32_t i = 1; i < 1600; i++)
 800175a:	2301      	movs	r3, #1
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	e01b      	b.n	8001798 <WriteToFlash+0x204>
	{
		flash_cmd[1] = unRom.BY[i];									// next ROM data byte
 8001760:	4a3e      	ldr	r2, [pc, #248]	; (800185c <WriteToFlash+0x2c8>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	4b38      	ldr	r3, [pc, #224]	; (800184c <WriteToFlash+0x2b8>)
 800176a:	705a      	strb	r2, [r3, #1]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);		// CS = low
 800176c:	2200      	movs	r2, #0
 800176e:	2110      	movs	r1, #16
 8001770:	4837      	ldr	r0, [pc, #220]	; (8001850 <WriteToFlash+0x2bc>)
 8001772:	f006 fd38 	bl	80081e6 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 2, 10);				// send command
 8001776:	230a      	movs	r3, #10
 8001778:	2202      	movs	r2, #2
 800177a:	4934      	ldr	r1, [pc, #208]	; (800184c <WriteToFlash+0x2b8>)
 800177c:	4835      	ldr	r0, [pc, #212]	; (8001854 <WriteToFlash+0x2c0>)
 800177e:	f008 f93d 	bl	80099fc <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);			// CS = high
 8001782:	2201      	movs	r2, #1
 8001784:	2110      	movs	r1, #16
 8001786:	4832      	ldr	r0, [pc, #200]	; (8001850 <WriteToFlash+0x2bc>)
 8001788:	f006 fd2d 	bl	80081e6 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800178c:	2001      	movs	r0, #1
 800178e:	f004 fc49 	bl	8006024 <HAL_Delay>
	for(uint32_t i = 1; i < 1600; i++)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3301      	adds	r3, #1
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800179e:	d3df      	bcc.n	8001760 <WriteToFlash+0x1cc>
	}

	flash_cmd[0] = 0x04;											// write disable
 80017a0:	4b2a      	ldr	r3, [pc, #168]	; (800184c <WriteToFlash+0x2b8>)
 80017a2:	2204      	movs	r2, #4
 80017a4:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 80017a6:	2200      	movs	r2, #0
 80017a8:	2110      	movs	r1, #16
 80017aa:	4829      	ldr	r0, [pc, #164]	; (8001850 <WriteToFlash+0x2bc>)
 80017ac:	f006 fd1b 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send command
 80017b0:	230a      	movs	r3, #10
 80017b2:	2201      	movs	r2, #1
 80017b4:	4925      	ldr	r1, [pc, #148]	; (800184c <WriteToFlash+0x2b8>)
 80017b6:	4827      	ldr	r0, [pc, #156]	; (8001854 <WriteToFlash+0x2c0>)
 80017b8:	f008 f920 	bl	80099fc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 80017bc:	2201      	movs	r2, #1
 80017be:	2110      	movs	r1, #16
 80017c0:	4823      	ldr	r0, [pc, #140]	; (8001850 <WriteToFlash+0x2bc>)
 80017c2:	f006 fd10 	bl	80081e6 <HAL_GPIO_WritePin>

	flash_cmd[0] = 0x05;											// read status
 80017c6:	4b21      	ldr	r3, [pc, #132]	; (800184c <WriteToFlash+0x2b8>)
 80017c8:	2205      	movs	r2, #5
 80017ca:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 80017cc:	2200      	movs	r2, #0
 80017ce:	2110      	movs	r1, #16
 80017d0:	481f      	ldr	r0, [pc, #124]	; (8001850 <WriteToFlash+0x2bc>)
 80017d2:	f006 fd08 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 1, 10);					// send command
 80017d6:	230a      	movs	r3, #10
 80017d8:	2201      	movs	r2, #1
 80017da:	491c      	ldr	r1, [pc, #112]	; (800184c <WriteToFlash+0x2b8>)
 80017dc:	481d      	ldr	r0, [pc, #116]	; (8001854 <WriteToFlash+0x2c0>)
 80017de:	f008 f90d 	bl	80099fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &flash_ststus, 1, 10);					// receive status
 80017e2:	230a      	movs	r3, #10
 80017e4:	2201      	movs	r2, #1
 80017e6:	491c      	ldr	r1, [pc, #112]	; (8001858 <WriteToFlash+0x2c4>)
 80017e8:	481a      	ldr	r0, [pc, #104]	; (8001854 <WriteToFlash+0x2c0>)
 80017ea:	f008 fa43 	bl	8009c74 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);				// CS = high
 80017ee:	2201      	movs	r2, #1
 80017f0:	2110      	movs	r1, #16
 80017f2:	4817      	ldr	r0, [pc, #92]	; (8001850 <WriteToFlash+0x2bc>)
 80017f4:	f006 fcf7 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80017f8:	2001      	movs	r0, #1
 80017fa:	f004 fc13 	bl	8006024 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, ON);				//notice data saving has completed(buzzer)
 80017fe:	2201      	movs	r2, #1
 8001800:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001804:	4812      	ldr	r0, [pc, #72]	; (8001850 <WriteToFlash+0x2bc>)
 8001806:	f006 fcee 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_RTC_WaitForSynchro(&hrtc);
 800180a:	480e      	ldr	r0, [pc, #56]	; (8001844 <WriteToFlash+0x2b0>)
 800180c:	f007 fdd0 	bl	80093b0 <HAL_RTC_WaitForSynchro>
//	TimeUpdate();
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8001810:	2201      	movs	r2, #1
 8001812:	490d      	ldr	r1, [pc, #52]	; (8001848 <WriteToFlash+0x2b4>)
 8001814:	480b      	ldr	r0, [pc, #44]	; (8001844 <WriteToFlash+0x2b0>)
 8001816:	f007 fbe9 	bl	8008fec <HAL_RTC_GetTime>
	HAL_Delay(200);
 800181a:	20c8      	movs	r0, #200	; 0xc8
 800181c:	f004 fc02 	bl	8006024 <HAL_Delay>
//	HAL_PWR_EnableBkUpAccess();
	__HAL_RCC_BKP_CLK_ENABLE();
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <WriteToFlash+0x2cc>)
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	4a0e      	ldr	r2, [pc, #56]	; (8001860 <WriteToFlash+0x2cc>)
 8001826:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800182a:	61d3      	str	r3, [r2, #28]
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <WriteToFlash+0x2cc>)
 800182e:	69db      	ldr	r3, [r3, #28]
 8001830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001834:	603b      	str	r3, [r7, #0]
 8001836:	683b      	ldr	r3, [r7, #0]
//	ReadFromFlash();
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20001068 	.word	0x20001068
 8001844:	20000328 	.word	0x20000328
 8001848:	2000106c 	.word	0x2000106c
 800184c:	20001074 	.word	0x20001074
 8001850:	40010800 	.word	0x40010800
 8001854:	2000033c 	.word	0x2000033c
 8001858:	20001070 	.word	0x20001070
 800185c:	20000a24 	.word	0x20000a24
 8001860:	40021000 	.word	0x40021000

08001864 <ReadFromFlash>:

void ReadFromFlash(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
	uint32_t i;
	for(i = 0; i < 1600; i++)
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	e007      	b.n	8001880 <ReadFromFlash+0x1c>
		unRom.BY[i] = 0;
 8001870:	4a1c      	ldr	r2, [pc, #112]	; (80018e4 <ReadFromFlash+0x80>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 1600; i++)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001886:	d3f3      	bcc.n	8001870 <ReadFromFlash+0xc>

	//	uint8_t flash_cmd[4] = {0x03, 0x00, 0x00, 0x00};
	//uint8_t flash_cmd[4] = {0x03, 0x00, 0x02, 0x00};
	flash_cmd[0] = 0x03;
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <ReadFromFlash+0x84>)
 800188a:	2203      	movs	r2, #3
 800188c:	701a      	strb	r2, [r3, #0]
	flash_cmd[3] = 0x02;
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <ReadFromFlash+0x84>)
 8001890:	2202      	movs	r2, #2
 8001892:	70da      	strb	r2, [r3, #3]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);			// CS = low
 8001894:	2200      	movs	r2, #0
 8001896:	2110      	movs	r1, #16
 8001898:	4814      	ldr	r0, [pc, #80]	; (80018ec <ReadFromFlash+0x88>)
 800189a:	f006 fca4 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &flash_cmd[0], 4, 10);					// send read command
 800189e:	230a      	movs	r3, #10
 80018a0:	2204      	movs	r2, #4
 80018a2:	4911      	ldr	r1, [pc, #68]	; (80018e8 <ReadFromFlash+0x84>)
 80018a4:	4812      	ldr	r0, [pc, #72]	; (80018f0 <ReadFromFlash+0x8c>)
 80018a6:	f008 f8a9 	bl	80099fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &unRom.BY[0], 1600, 1000);				// receive
 80018aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ae:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80018b2:	490c      	ldr	r1, [pc, #48]	; (80018e4 <ReadFromFlash+0x80>)
 80018b4:	480e      	ldr	r0, [pc, #56]	; (80018f0 <ReadFromFlash+0x8c>)
 80018b6:	f008 f9dd 	bl	8009c74 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_RX);		// wait
 80018ba:	bf00      	nop
 80018bc:	480c      	ldr	r0, [pc, #48]	; (80018f0 <ReadFromFlash+0x8c>)
 80018be:	f008 fc8c 	bl	800a1da <HAL_SPI_GetState>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b04      	cmp	r3, #4
 80018c6:	d0f9      	beq.n	80018bc <ReadFromFlash+0x58>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);			// CS = high
 80018c8:	2201      	movs	r2, #1
 80018ca:	2110      	movs	r1, #16
 80018cc:	4807      	ldr	r0, [pc, #28]	; (80018ec <ReadFromFlash+0x88>)
 80018ce:	f006 fc8a 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80018d2:	2064      	movs	r0, #100	; 0x64
 80018d4:	f004 fba6 	bl	8006024 <HAL_Delay>
	ValueAssign();
 80018d8:	f000 feae 	bl	8002638 <ValueAssign>
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000a24 	.word	0x20000a24
 80018e8:	20001074 	.word	0x20001074
 80018ec:	40010800 	.word	0x40010800
 80018f0:	2000033c 	.word	0x2000033c

080018f4 <SettingMode>:

void SettingMode(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
	if(!SettingmodeFlag)
 80018f8:	4b27      	ldr	r3, [pc, #156]	; (8001998 <SettingMode+0xa4>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	f083 0301 	eor.w	r3, r3, #1
 8001900:	b2db      	uxtb	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d054      	beq.n	80019b0 <SettingMode+0xbc>
	{
		if(++usTimeUpdateTmr >= TMR2S_100HZ)
 8001906:	4b25      	ldr	r3, [pc, #148]	; (800199c <SettingMode+0xa8>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	3301      	adds	r3, #1
 800190c:	b2da      	uxtb	r2, r3
 800190e:	4b23      	ldr	r3, [pc, #140]	; (800199c <SettingMode+0xa8>)
 8001910:	701a      	strb	r2, [r3, #0]
 8001912:	4b22      	ldr	r3, [pc, #136]	; (800199c <SettingMode+0xa8>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2bc7      	cmp	r3, #199	; 0xc7
 8001918:	f240 8627 	bls.w	800256a <SettingMode+0xc76>
		{
			usTimeUpdateTmr = 0;
 800191c:	4b1f      	ldr	r3, [pc, #124]	; (800199c <SettingMode+0xa8>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
			TimeUpdate();
 8001922:	f001 f87f 	bl	8002a24 <TimeUpdate>
			FB_YEAR = BCDtoDEC(DateToUpdate.Year);
 8001926:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <SettingMode+0xac>)
 8001928:	78db      	ldrb	r3, [r3, #3]
 800192a:	4618      	mov	r0, r3
 800192c:	f001 f82c 	bl	8002988 <BCDtoDEC>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	4b1b      	ldr	r3, [pc, #108]	; (80019a4 <SettingMode+0xb0>)
 8001936:	70da      	strb	r2, [r3, #3]
			FB_MONTH = BCDtoDEC(DateToUpdate.Month);
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <SettingMode+0xac>)
 800193a:	785b      	ldrb	r3, [r3, #1]
 800193c:	4618      	mov	r0, r3
 800193e:	f001 f823 	bl	8002988 <BCDtoDEC>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <SettingMode+0xb0>)
 8001948:	711a      	strb	r2, [r3, #4]
			FB_DATE = BCDtoDEC(DateToUpdate.Date);
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <SettingMode+0xac>)
 800194c:	789b      	ldrb	r3, [r3, #2]
 800194e:	4618      	mov	r0, r3
 8001950:	f001 f81a 	bl	8002988 <BCDtoDEC>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <SettingMode+0xb0>)
 800195a:	715a      	strb	r2, [r3, #5]
			FB_HOUR = BCDtoDEC(sTime.Hours);
 800195c:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <SettingMode+0xb4>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f001 f811 	bl	8002988 <BCDtoDEC>
 8001966:	4603      	mov	r3, r0
 8001968:	461a      	mov	r2, r3
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <SettingMode+0xb0>)
 800196c:	719a      	strb	r2, [r3, #6]
			FB_MINUTE = BCDtoDEC(sTime.Minutes);
 800196e:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <SettingMode+0xb4>)
 8001970:	785b      	ldrb	r3, [r3, #1]
 8001972:	4618      	mov	r0, r3
 8001974:	f001 f808 	bl	8002988 <BCDtoDEC>
 8001978:	4603      	mov	r3, r0
 800197a:	461a      	mov	r2, r3
 800197c:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <SettingMode+0xb0>)
 800197e:	71da      	strb	r2, [r3, #7]
			FB_SAVE_COMPLETE = OFF;
 8001980:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <SettingMode+0xb8>)
 8001982:	7993      	ldrb	r3, [r2, #6]
 8001984:	f36f 13c7 	bfc	r3, #7, #1
 8001988:	7193      	strb	r3, [r2, #6]
			CAN_Tx_Process(0x3FC, un3FCValueFeedback.BY);
 800198a:	4906      	ldr	r1, [pc, #24]	; (80019a4 <SettingMode+0xb0>)
 800198c:	f44f 707f 	mov.w	r0, #1020	; 0x3fc
 8001990:	f003 fb64 	bl	800505c <CAN_Tx_Process>
			SetDefault();
		SettingmodeFlag = OFF;
		CAN_Tx_Process(0x3FA, unSettingBit.BY);					//monitoring button feedback(3F2->3FA)
		CAN_Tx_Process(0x3FC, un3FCValueFeedback.BY);
	}
}
 8001994:	f000 bde9 	b.w	800256a <SettingMode+0xc76>
 8001998:	20001064 	.word	0x20001064
 800199c:	2000106f 	.word	0x2000106f
 80019a0:	20001068 	.word	0x20001068
 80019a4:	2000109c 	.word	0x2000109c
 80019a8:	2000106c 	.word	0x2000106c
 80019ac:	20001088 	.word	0x20001088
		usTimeUpdateTmr = 0;
 80019b0:	4b95      	ldr	r3, [pc, #596]	; (8001c08 <SettingMode+0x314>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	701a      	strb	r2, [r3, #0]
		unSettingBit.B.ModeFeedback = SettingmodeFlag;
 80019b6:	4b95      	ldr	r3, [pc, #596]	; (8001c0c <SettingMode+0x318>)
 80019b8:	7819      	ldrb	r1, [r3, #0]
 80019ba:	4a95      	ldr	r2, [pc, #596]	; (8001c10 <SettingMode+0x31c>)
 80019bc:	79d3      	ldrb	r3, [r2, #7]
 80019be:	f361 13c7 	bfi	r3, r1, #7, #1
 80019c2:	71d3      	strb	r3, [r2, #7]
		if(unSettingBit.B.ChargeCutLevel)
 80019c4:	4b92      	ldr	r3, [pc, #584]	; (8001c10 <SettingMode+0x31c>)
 80019c6:	785b      	ldrb	r3, [r3, #1]
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d02b      	beq.n	8001a2a <SettingMode+0x136>
			FB_VOLTAGE = unRom.B.OverVoltageCut;				//4.200V -> 4200
 80019d2:	4b90      	ldr	r3, [pc, #576]	; (8001c14 <SettingMode+0x320>)
 80019d4:	881a      	ldrh	r2, [r3, #0]
 80019d6:	4b90      	ldr	r3, [pc, #576]	; (8001c18 <SettingMode+0x324>)
 80019d8:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 80019da:	4b90      	ldr	r3, [pc, #576]	; (8001c1c <SettingMode+0x328>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00a      	beq.n	80019fe <SettingMode+0x10a>
				FB_VOLTAGE += 50;
 80019e8:	4b8b      	ldr	r3, [pc, #556]	; (8001c18 <SettingMode+0x324>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	3332      	adds	r3, #50	; 0x32
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b89      	ldr	r3, [pc, #548]	; (8001c18 <SettingMode+0x324>)
 80019f2:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 80019f4:	4a89      	ldr	r2, [pc, #548]	; (8001c1c <SettingMode+0x328>)
 80019f6:	7813      	ldrb	r3, [r2, #0]
 80019f8:	f36f 0300 	bfc	r3, #0, #1
 80019fc:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 80019fe:	4b87      	ldr	r3, [pc, #540]	; (8001c1c <SettingMode+0x328>)
 8001a00:	785b      	ldrb	r3, [r3, #1]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d00a      	beq.n	8001a22 <SettingMode+0x12e>
				FB_VOLTAGE -= 50;
 8001a0c:	4b82      	ldr	r3, [pc, #520]	; (8001c18 <SettingMode+0x324>)
 8001a0e:	881b      	ldrh	r3, [r3, #0]
 8001a10:	3b32      	subs	r3, #50	; 0x32
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	4b80      	ldr	r3, [pc, #512]	; (8001c18 <SettingMode+0x324>)
 8001a16:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001a18:	4a80      	ldr	r2, [pc, #512]	; (8001c1c <SettingMode+0x328>)
 8001a1a:	7853      	ldrb	r3, [r2, #1]
 8001a1c:	f36f 0300 	bfc	r3, #0, #1
 8001a20:	7053      	strb	r3, [r2, #1]
			unRom.B.OverVoltageCut = FB_VOLTAGE;
 8001a22:	4b7d      	ldr	r3, [pc, #500]	; (8001c18 <SettingMode+0x324>)
 8001a24:	881a      	ldrh	r2, [r3, #0]
 8001a26:	4b7b      	ldr	r3, [pc, #492]	; (8001c14 <SettingMode+0x320>)
 8001a28:	801a      	strh	r2, [r3, #0]
		if(unSettingBit.B.ChargeReleaseLevel)
 8001a2a:	4b79      	ldr	r3, [pc, #484]	; (8001c10 <SettingMode+0x31c>)
 8001a2c:	785b      	ldrb	r3, [r3, #1]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d02b      	beq.n	8001a90 <SettingMode+0x19c>
			FB_VOLTAGE = unRom.B.OverVoltageRelease;				//4.200V -> 4200
 8001a38:	4b76      	ldr	r3, [pc, #472]	; (8001c14 <SettingMode+0x320>)
 8001a3a:	885a      	ldrh	r2, [r3, #2]
 8001a3c:	4b76      	ldr	r3, [pc, #472]	; (8001c18 <SettingMode+0x324>)
 8001a3e:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001a40:	4b76      	ldr	r3, [pc, #472]	; (8001c1c <SettingMode+0x328>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00a      	beq.n	8001a64 <SettingMode+0x170>
				FB_VOLTAGE += 50;
 8001a4e:	4b72      	ldr	r3, [pc, #456]	; (8001c18 <SettingMode+0x324>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	3332      	adds	r3, #50	; 0x32
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b70      	ldr	r3, [pc, #448]	; (8001c18 <SettingMode+0x324>)
 8001a58:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001a5a:	4a70      	ldr	r2, [pc, #448]	; (8001c1c <SettingMode+0x328>)
 8001a5c:	7813      	ldrb	r3, [r2, #0]
 8001a5e:	f36f 0300 	bfc	r3, #0, #1
 8001a62:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001a64:	4b6d      	ldr	r3, [pc, #436]	; (8001c1c <SettingMode+0x328>)
 8001a66:	785b      	ldrb	r3, [r3, #1]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d00a      	beq.n	8001a88 <SettingMode+0x194>
				FB_VOLTAGE -= 50;
 8001a72:	4b69      	ldr	r3, [pc, #420]	; (8001c18 <SettingMode+0x324>)
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	3b32      	subs	r3, #50	; 0x32
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b67      	ldr	r3, [pc, #412]	; (8001c18 <SettingMode+0x324>)
 8001a7c:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001a7e:	4a67      	ldr	r2, [pc, #412]	; (8001c1c <SettingMode+0x328>)
 8001a80:	7853      	ldrb	r3, [r2, #1]
 8001a82:	f36f 0300 	bfc	r3, #0, #1
 8001a86:	7053      	strb	r3, [r2, #1]
			unRom.B.OverVoltageRelease = FB_VOLTAGE;
 8001a88:	4b63      	ldr	r3, [pc, #396]	; (8001c18 <SettingMode+0x324>)
 8001a8a:	881a      	ldrh	r2, [r3, #0]
 8001a8c:	4b61      	ldr	r3, [pc, #388]	; (8001c14 <SettingMode+0x320>)
 8001a8e:	805a      	strh	r2, [r3, #2]
		if(unRom.B.OverVoltageRelease >= unRom.B.OverVoltageCut)			//Error-Release hysteresis
 8001a90:	4b60      	ldr	r3, [pc, #384]	; (8001c14 <SettingMode+0x320>)
 8001a92:	885a      	ldrh	r2, [r3, #2]
 8001a94:	4b5f      	ldr	r3, [pc, #380]	; (8001c14 <SettingMode+0x320>)
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d305      	bcc.n	8001aa8 <SettingMode+0x1b4>
			unRom.B.OverVoltageRelease = unRom.B.OverVoltageCut-50;
 8001a9c:	4b5d      	ldr	r3, [pc, #372]	; (8001c14 <SettingMode+0x320>)
 8001a9e:	881b      	ldrh	r3, [r3, #0]
 8001aa0:	3b32      	subs	r3, #50	; 0x32
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	4b5b      	ldr	r3, [pc, #364]	; (8001c14 <SettingMode+0x320>)
 8001aa6:	805a      	strh	r2, [r3, #2]
		if(unSettingBit.B.DischargeCutLevel)
 8001aa8:	4b59      	ldr	r3, [pc, #356]	; (8001c10 <SettingMode+0x31c>)
 8001aaa:	785b      	ldrb	r3, [r3, #1]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d02b      	beq.n	8001b0e <SettingMode+0x21a>
			FB_VOLTAGE = unRom.B.UnderVoltageCut;				//4.200V -> 4200
 8001ab6:	4b57      	ldr	r3, [pc, #348]	; (8001c14 <SettingMode+0x320>)
 8001ab8:	889a      	ldrh	r2, [r3, #4]
 8001aba:	4b57      	ldr	r3, [pc, #348]	; (8001c18 <SettingMode+0x324>)
 8001abc:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001abe:	4b57      	ldr	r3, [pc, #348]	; (8001c1c <SettingMode+0x328>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00a      	beq.n	8001ae2 <SettingMode+0x1ee>
				FB_VOLTAGE += 50;
 8001acc:	4b52      	ldr	r3, [pc, #328]	; (8001c18 <SettingMode+0x324>)
 8001ace:	881b      	ldrh	r3, [r3, #0]
 8001ad0:	3332      	adds	r3, #50	; 0x32
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	4b50      	ldr	r3, [pc, #320]	; (8001c18 <SettingMode+0x324>)
 8001ad6:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001ad8:	4a50      	ldr	r2, [pc, #320]	; (8001c1c <SettingMode+0x328>)
 8001ada:	7813      	ldrb	r3, [r2, #0]
 8001adc:	f36f 0300 	bfc	r3, #0, #1
 8001ae0:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001ae2:	4b4e      	ldr	r3, [pc, #312]	; (8001c1c <SettingMode+0x328>)
 8001ae4:	785b      	ldrb	r3, [r3, #1]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d00a      	beq.n	8001b06 <SettingMode+0x212>
				FB_VOLTAGE -= 50;
 8001af0:	4b49      	ldr	r3, [pc, #292]	; (8001c18 <SettingMode+0x324>)
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	3b32      	subs	r3, #50	; 0x32
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	4b47      	ldr	r3, [pc, #284]	; (8001c18 <SettingMode+0x324>)
 8001afa:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001afc:	4a47      	ldr	r2, [pc, #284]	; (8001c1c <SettingMode+0x328>)
 8001afe:	7853      	ldrb	r3, [r2, #1]
 8001b00:	f36f 0300 	bfc	r3, #0, #1
 8001b04:	7053      	strb	r3, [r2, #1]
			unRom.B.UnderVoltageCut = FB_VOLTAGE;
 8001b06:	4b44      	ldr	r3, [pc, #272]	; (8001c18 <SettingMode+0x324>)
 8001b08:	881a      	ldrh	r2, [r3, #0]
 8001b0a:	4b42      	ldr	r3, [pc, #264]	; (8001c14 <SettingMode+0x320>)
 8001b0c:	809a      	strh	r2, [r3, #4]
		if(unSettingBit.B.DischargeReleaseLevel)
 8001b0e:	4b40      	ldr	r3, [pc, #256]	; (8001c10 <SettingMode+0x31c>)
 8001b10:	785b      	ldrb	r3, [r3, #1]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d02b      	beq.n	8001b74 <SettingMode+0x280>
			FB_VOLTAGE = unRom.B.UnderVoltageRelease;				//4.200V -> 4200
 8001b1c:	4b3d      	ldr	r3, [pc, #244]	; (8001c14 <SettingMode+0x320>)
 8001b1e:	88da      	ldrh	r2, [r3, #6]
 8001b20:	4b3d      	ldr	r3, [pc, #244]	; (8001c18 <SettingMode+0x324>)
 8001b22:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001b24:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <SettingMode+0x328>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00a      	beq.n	8001b48 <SettingMode+0x254>
				FB_VOLTAGE += 50;
 8001b32:	4b39      	ldr	r3, [pc, #228]	; (8001c18 <SettingMode+0x324>)
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	3332      	adds	r3, #50	; 0x32
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	4b37      	ldr	r3, [pc, #220]	; (8001c18 <SettingMode+0x324>)
 8001b3c:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001b3e:	4a37      	ldr	r2, [pc, #220]	; (8001c1c <SettingMode+0x328>)
 8001b40:	7813      	ldrb	r3, [r2, #0]
 8001b42:	f36f 0300 	bfc	r3, #0, #1
 8001b46:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001b48:	4b34      	ldr	r3, [pc, #208]	; (8001c1c <SettingMode+0x328>)
 8001b4a:	785b      	ldrb	r3, [r3, #1]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00a      	beq.n	8001b6c <SettingMode+0x278>
				FB_VOLTAGE -= 50;
 8001b56:	4b30      	ldr	r3, [pc, #192]	; (8001c18 <SettingMode+0x324>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	3b32      	subs	r3, #50	; 0x32
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b2e      	ldr	r3, [pc, #184]	; (8001c18 <SettingMode+0x324>)
 8001b60:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001b62:	4a2e      	ldr	r2, [pc, #184]	; (8001c1c <SettingMode+0x328>)
 8001b64:	7853      	ldrb	r3, [r2, #1]
 8001b66:	f36f 0300 	bfc	r3, #0, #1
 8001b6a:	7053      	strb	r3, [r2, #1]
			unRom.B.UnderVoltageRelease = FB_VOLTAGE;
 8001b6c:	4b2a      	ldr	r3, [pc, #168]	; (8001c18 <SettingMode+0x324>)
 8001b6e:	881a      	ldrh	r2, [r3, #0]
 8001b70:	4b28      	ldr	r3, [pc, #160]	; (8001c14 <SettingMode+0x320>)
 8001b72:	80da      	strh	r2, [r3, #6]
		if(unRom.B.UnderVoltageRelease <= unRom.B.UnderVoltageCut)			//Error-Release hysteresis
 8001b74:	4b27      	ldr	r3, [pc, #156]	; (8001c14 <SettingMode+0x320>)
 8001b76:	88da      	ldrh	r2, [r3, #6]
 8001b78:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <SettingMode+0x320>)
 8001b7a:	889b      	ldrh	r3, [r3, #4]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d805      	bhi.n	8001b8c <SettingMode+0x298>
			unRom.B.UnderVoltageRelease = unRom.B.UnderVoltageCut+50;
 8001b80:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <SettingMode+0x320>)
 8001b82:	889b      	ldrh	r3, [r3, #4]
 8001b84:	3332      	adds	r3, #50	; 0x32
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <SettingMode+0x320>)
 8001b8a:	80da      	strh	r2, [r3, #6]
		if(unSettingBit.B.IBPLevel)
 8001b8c:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <SettingMode+0x31c>)
 8001b8e:	789b      	ldrb	r3, [r3, #2]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d02b      	beq.n	8001bf2 <SettingMode+0x2fe>
			FB_VOLTAGE = unRom.B.IBPCut;				//4.200V -> 4200
 8001b9a:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <SettingMode+0x320>)
 8001b9c:	8a9a      	ldrh	r2, [r3, #20]
 8001b9e:	4b1e      	ldr	r3, [pc, #120]	; (8001c18 <SettingMode+0x324>)
 8001ba0:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <SettingMode+0x328>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d00a      	beq.n	8001bc6 <SettingMode+0x2d2>
				FB_VOLTAGE += 50;
 8001bb0:	4b19      	ldr	r3, [pc, #100]	; (8001c18 <SettingMode+0x324>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	3332      	adds	r3, #50	; 0x32
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	4b17      	ldr	r3, [pc, #92]	; (8001c18 <SettingMode+0x324>)
 8001bba:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001bbc:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <SettingMode+0x328>)
 8001bbe:	7813      	ldrb	r3, [r2, #0]
 8001bc0:	f36f 0300 	bfc	r3, #0, #1
 8001bc4:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001bc6:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <SettingMode+0x328>)
 8001bc8:	785b      	ldrb	r3, [r3, #1]
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00a      	beq.n	8001bea <SettingMode+0x2f6>
				FB_VOLTAGE -= 50;
 8001bd4:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <SettingMode+0x324>)
 8001bd6:	881b      	ldrh	r3, [r3, #0]
 8001bd8:	3b32      	subs	r3, #50	; 0x32
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <SettingMode+0x324>)
 8001bde:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001be0:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <SettingMode+0x328>)
 8001be2:	7853      	ldrb	r3, [r2, #1]
 8001be4:	f36f 0300 	bfc	r3, #0, #1
 8001be8:	7053      	strb	r3, [r2, #1]
			unRom.B.IBPCut = FB_VOLTAGE;
 8001bea:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <SettingMode+0x324>)
 8001bec:	881a      	ldrh	r2, [r3, #0]
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <SettingMode+0x320>)
 8001bf0:	829a      	strh	r2, [r3, #20]
		if(unSettingBit.B.IBPReleaseLevel)
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <SettingMode+0x31c>)
 8001bf4:	789b      	ldrb	r3, [r3, #2]
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d039      	beq.n	8001c74 <SettingMode+0x380>
			FB_VOLTAGE = unRom.B.IBPRelease;				//4.200V -> 4200
 8001c00:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <SettingMode+0x320>)
 8001c02:	8ada      	ldrh	r2, [r3, #22]
 8001c04:	e00c      	b.n	8001c20 <SettingMode+0x32c>
 8001c06:	bf00      	nop
 8001c08:	2000106f 	.word	0x2000106f
 8001c0c:	20001064 	.word	0x20001064
 8001c10:	20001088 	.word	0x20001088
 8001c14:	20000a24 	.word	0x20000a24
 8001c18:	20001094 	.word	0x20001094
 8001c1c:	20001090 	.word	0x20001090
 8001c20:	4b94      	ldr	r3, [pc, #592]	; (8001e74 <SettingMode+0x580>)
 8001c22:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001c24:	4b94      	ldr	r3, [pc, #592]	; (8001e78 <SettingMode+0x584>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d00a      	beq.n	8001c48 <SettingMode+0x354>
				FB_VOLTAGE += 50;
 8001c32:	4b90      	ldr	r3, [pc, #576]	; (8001e74 <SettingMode+0x580>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	3332      	adds	r3, #50	; 0x32
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	4b8e      	ldr	r3, [pc, #568]	; (8001e74 <SettingMode+0x580>)
 8001c3c:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001c3e:	4a8e      	ldr	r2, [pc, #568]	; (8001e78 <SettingMode+0x584>)
 8001c40:	7813      	ldrb	r3, [r2, #0]
 8001c42:	f36f 0300 	bfc	r3, #0, #1
 8001c46:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001c48:	4b8b      	ldr	r3, [pc, #556]	; (8001e78 <SettingMode+0x584>)
 8001c4a:	785b      	ldrb	r3, [r3, #1]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00a      	beq.n	8001c6c <SettingMode+0x378>
				FB_VOLTAGE -= 50;
 8001c56:	4b87      	ldr	r3, [pc, #540]	; (8001e74 <SettingMode+0x580>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	3b32      	subs	r3, #50	; 0x32
 8001c5c:	b29a      	uxth	r2, r3
 8001c5e:	4b85      	ldr	r3, [pc, #532]	; (8001e74 <SettingMode+0x580>)
 8001c60:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001c62:	4a85      	ldr	r2, [pc, #532]	; (8001e78 <SettingMode+0x584>)
 8001c64:	7853      	ldrb	r3, [r2, #1]
 8001c66:	f36f 0300 	bfc	r3, #0, #1
 8001c6a:	7053      	strb	r3, [r2, #1]
			unRom.B.IBPRelease = FB_VOLTAGE;
 8001c6c:	4b81      	ldr	r3, [pc, #516]	; (8001e74 <SettingMode+0x580>)
 8001c6e:	881a      	ldrh	r2, [r3, #0]
 8001c70:	4b82      	ldr	r3, [pc, #520]	; (8001e7c <SettingMode+0x588>)
 8001c72:	82da      	strh	r2, [r3, #22]
		if(unRom.B.IBPRelease >= unRom.B.IBPCut)			//Error-Release hysteresis
 8001c74:	4b81      	ldr	r3, [pc, #516]	; (8001e7c <SettingMode+0x588>)
 8001c76:	8ada      	ldrh	r2, [r3, #22]
 8001c78:	4b80      	ldr	r3, [pc, #512]	; (8001e7c <SettingMode+0x588>)
 8001c7a:	8a9b      	ldrh	r3, [r3, #20]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d305      	bcc.n	8001c8c <SettingMode+0x398>
			unRom.B.IBPRelease = unRom.B.IBPCut-100;
 8001c80:	4b7e      	ldr	r3, [pc, #504]	; (8001e7c <SettingMode+0x588>)
 8001c82:	8a9b      	ldrh	r3, [r3, #20]
 8001c84:	3b64      	subs	r3, #100	; 0x64
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	4b7c      	ldr	r3, [pc, #496]	; (8001e7c <SettingMode+0x588>)
 8001c8a:	82da      	strh	r2, [r3, #22]
		if(unSettingBit.B.CellBalanceStartIBPLevel)
 8001c8c:	4b7c      	ldr	r3, [pc, #496]	; (8001e80 <SettingMode+0x58c>)
 8001c8e:	789b      	ldrb	r3, [r3, #2]
 8001c90:	f003 0310 	and.w	r3, r3, #16
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d02b      	beq.n	8001cf2 <SettingMode+0x3fe>
			FB_VOLTAGE = unRom.B.BalanceStartLVL;
 8001c9a:	4b78      	ldr	r3, [pc, #480]	; (8001e7c <SettingMode+0x588>)
 8001c9c:	8b1a      	ldrh	r2, [r3, #24]
 8001c9e:	4b75      	ldr	r3, [pc, #468]	; (8001e74 <SettingMode+0x580>)
 8001ca0:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001ca2:	4b75      	ldr	r3, [pc, #468]	; (8001e78 <SettingMode+0x584>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00a      	beq.n	8001cc6 <SettingMode+0x3d2>
				FB_VOLTAGE += 10;
 8001cb0:	4b70      	ldr	r3, [pc, #448]	; (8001e74 <SettingMode+0x580>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	330a      	adds	r3, #10
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	4b6e      	ldr	r3, [pc, #440]	; (8001e74 <SettingMode+0x580>)
 8001cba:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001cbc:	4a6e      	ldr	r2, [pc, #440]	; (8001e78 <SettingMode+0x584>)
 8001cbe:	7813      	ldrb	r3, [r2, #0]
 8001cc0:	f36f 0300 	bfc	r3, #0, #1
 8001cc4:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001cc6:	4b6c      	ldr	r3, [pc, #432]	; (8001e78 <SettingMode+0x584>)
 8001cc8:	785b      	ldrb	r3, [r3, #1]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00a      	beq.n	8001cea <SettingMode+0x3f6>
				FB_VOLTAGE -= 10;
 8001cd4:	4b67      	ldr	r3, [pc, #412]	; (8001e74 <SettingMode+0x580>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	3b0a      	subs	r3, #10
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b65      	ldr	r3, [pc, #404]	; (8001e74 <SettingMode+0x580>)
 8001cde:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001ce0:	4a65      	ldr	r2, [pc, #404]	; (8001e78 <SettingMode+0x584>)
 8001ce2:	7853      	ldrb	r3, [r2, #1]
 8001ce4:	f36f 0300 	bfc	r3, #0, #1
 8001ce8:	7053      	strb	r3, [r2, #1]
			unRom.B.BalanceStartLVL = FB_VOLTAGE;
 8001cea:	4b62      	ldr	r3, [pc, #392]	; (8001e74 <SettingMode+0x580>)
 8001cec:	881a      	ldrh	r2, [r3, #0]
 8001cee:	4b63      	ldr	r3, [pc, #396]	; (8001e7c <SettingMode+0x588>)
 8001cf0:	831a      	strh	r2, [r3, #24]
		if(unSettingBit.B.CellBalanceTargetIBPLevel)
 8001cf2:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <SettingMode+0x58c>)
 8001cf4:	789b      	ldrb	r3, [r3, #2]
 8001cf6:	f003 0320 	and.w	r3, r3, #32
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d02b      	beq.n	8001d58 <SettingMode+0x464>
			FB_VOLTAGE = unRom.B.BalanceTargetLVL;				//4.200V -> 4200
 8001d00:	4b5e      	ldr	r3, [pc, #376]	; (8001e7c <SettingMode+0x588>)
 8001d02:	8b5a      	ldrh	r2, [r3, #26]
 8001d04:	4b5b      	ldr	r3, [pc, #364]	; (8001e74 <SettingMode+0x580>)
 8001d06:	801a      	strh	r2, [r3, #0]
			if(CMD_UP)
 8001d08:	4b5b      	ldr	r3, [pc, #364]	; (8001e78 <SettingMode+0x584>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	f003 0301 	and.w	r3, r3, #1
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00a      	beq.n	8001d2c <SettingMode+0x438>
				FB_VOLTAGE += 10;
 8001d16:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <SettingMode+0x580>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	330a      	adds	r3, #10
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	4b55      	ldr	r3, [pc, #340]	; (8001e74 <SettingMode+0x580>)
 8001d20:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8001d22:	4a55      	ldr	r2, [pc, #340]	; (8001e78 <SettingMode+0x584>)
 8001d24:	7813      	ldrb	r3, [r2, #0]
 8001d26:	f36f 0300 	bfc	r3, #0, #1
 8001d2a:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001d2c:	4b52      	ldr	r3, [pc, #328]	; (8001e78 <SettingMode+0x584>)
 8001d2e:	785b      	ldrb	r3, [r3, #1]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00a      	beq.n	8001d50 <SettingMode+0x45c>
				FB_VOLTAGE -= 10;
 8001d3a:	4b4e      	ldr	r3, [pc, #312]	; (8001e74 <SettingMode+0x580>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	3b0a      	subs	r3, #10
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <SettingMode+0x580>)
 8001d44:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 8001d46:	4a4c      	ldr	r2, [pc, #304]	; (8001e78 <SettingMode+0x584>)
 8001d48:	7853      	ldrb	r3, [r2, #1]
 8001d4a:	f36f 0300 	bfc	r3, #0, #1
 8001d4e:	7053      	strb	r3, [r2, #1]
			unRom.B.BalanceTargetLVL = FB_VOLTAGE;
 8001d50:	4b48      	ldr	r3, [pc, #288]	; (8001e74 <SettingMode+0x580>)
 8001d52:	881a      	ldrh	r2, [r3, #0]
 8001d54:	4b49      	ldr	r3, [pc, #292]	; (8001e7c <SettingMode+0x588>)
 8001d56:	835a      	strh	r2, [r3, #26]
		if(unRom.B.BalanceTargetLVL >= unRom.B.BalanceStartLVL)
 8001d58:	4b48      	ldr	r3, [pc, #288]	; (8001e7c <SettingMode+0x588>)
 8001d5a:	8b5a      	ldrh	r2, [r3, #26]
 8001d5c:	4b47      	ldr	r3, [pc, #284]	; (8001e7c <SettingMode+0x588>)
 8001d5e:	8b1b      	ldrh	r3, [r3, #24]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d305      	bcc.n	8001d70 <SettingMode+0x47c>
			unRom.B.BalanceTargetLVL = unRom.B.BalanceStartLVL-10;
 8001d64:	4b45      	ldr	r3, [pc, #276]	; (8001e7c <SettingMode+0x588>)
 8001d66:	8b1b      	ldrh	r3, [r3, #24]
 8001d68:	3b0a      	subs	r3, #10
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	4b43      	ldr	r3, [pc, #268]	; (8001e7c <SettingMode+0x588>)
 8001d6e:	835a      	strh	r2, [r3, #26]
		if(unRom.B.BalanceStartLVL < 10)
 8001d70:	4b42      	ldr	r3, [pc, #264]	; (8001e7c <SettingMode+0x588>)
 8001d72:	8b1b      	ldrh	r3, [r3, #24]
 8001d74:	2b09      	cmp	r3, #9
 8001d76:	d805      	bhi.n	8001d84 <SettingMode+0x490>
			unRom.B.BalanceStartLVL = 0;
 8001d78:	4b40      	ldr	r3, [pc, #256]	; (8001e7c <SettingMode+0x588>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	831a      	strh	r2, [r3, #24]
			unRom.B.BalanceTargetLVL = 0;
 8001d7e:	4b3f      	ldr	r3, [pc, #252]	; (8001e7c <SettingMode+0x588>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	835a      	strh	r2, [r3, #26]
		if(unSettingBit.B.HighTempCutLevel)
 8001d84:	4b3e      	ldr	r3, [pc, #248]	; (8001e80 <SettingMode+0x58c>)
 8001d86:	785b      	ldrb	r3, [r3, #1]
 8001d88:	f003 0310 	and.w	r3, r3, #16
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d02b      	beq.n	8001dea <SettingMode+0x4f6>
			FB_TEMP = unRom.B.OverTempCut;
 8001d92:	4b3a      	ldr	r3, [pc, #232]	; (8001e7c <SettingMode+0x588>)
 8001d94:	891a      	ldrh	r2, [r3, #8]
 8001d96:	4b37      	ldr	r3, [pc, #220]	; (8001e74 <SettingMode+0x580>)
 8001d98:	805a      	strh	r2, [r3, #2]
			if(CMD_UP)
 8001d9a:	4b37      	ldr	r3, [pc, #220]	; (8001e78 <SettingMode+0x584>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00a      	beq.n	8001dbe <SettingMode+0x4ca>
				FB_TEMP += 5;									//1 degree c = 1
 8001da8:	4b32      	ldr	r3, [pc, #200]	; (8001e74 <SettingMode+0x580>)
 8001daa:	885b      	ldrh	r3, [r3, #2]
 8001dac:	3305      	adds	r3, #5
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	4b30      	ldr	r3, [pc, #192]	; (8001e74 <SettingMode+0x580>)
 8001db2:	805a      	strh	r2, [r3, #2]
				CMD_UP = 0;
 8001db4:	4a30      	ldr	r2, [pc, #192]	; (8001e78 <SettingMode+0x584>)
 8001db6:	7813      	ldrb	r3, [r2, #0]
 8001db8:	f36f 0300 	bfc	r3, #0, #1
 8001dbc:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001dbe:	4b2e      	ldr	r3, [pc, #184]	; (8001e78 <SettingMode+0x584>)
 8001dc0:	785b      	ldrb	r3, [r3, #1]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d00a      	beq.n	8001de2 <SettingMode+0x4ee>
				FB_TEMP -= 5;
 8001dcc:	4b29      	ldr	r3, [pc, #164]	; (8001e74 <SettingMode+0x580>)
 8001dce:	885b      	ldrh	r3, [r3, #2]
 8001dd0:	3b05      	subs	r3, #5
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	4b27      	ldr	r3, [pc, #156]	; (8001e74 <SettingMode+0x580>)
 8001dd6:	805a      	strh	r2, [r3, #2]
				CMD_DOWN = 0;
 8001dd8:	4a27      	ldr	r2, [pc, #156]	; (8001e78 <SettingMode+0x584>)
 8001dda:	7853      	ldrb	r3, [r2, #1]
 8001ddc:	f36f 0300 	bfc	r3, #0, #1
 8001de0:	7053      	strb	r3, [r2, #1]
			unRom.B.OverTempCut = FB_TEMP;
 8001de2:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <SettingMode+0x580>)
 8001de4:	885a      	ldrh	r2, [r3, #2]
 8001de6:	4b25      	ldr	r3, [pc, #148]	; (8001e7c <SettingMode+0x588>)
 8001de8:	811a      	strh	r2, [r3, #8]
		if(unSettingBit.B.HighTempReleaseLevel)
 8001dea:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <SettingMode+0x58c>)
 8001dec:	785b      	ldrb	r3, [r3, #1]
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d02b      	beq.n	8001e50 <SettingMode+0x55c>
			FB_TEMP = unRom.B.OverTempRelease;
 8001df8:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <SettingMode+0x588>)
 8001dfa:	895a      	ldrh	r2, [r3, #10]
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <SettingMode+0x580>)
 8001dfe:	805a      	strh	r2, [r3, #2]
			if(CMD_UP)
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <SettingMode+0x584>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00a      	beq.n	8001e24 <SettingMode+0x530>
				FB_TEMP += 5;
 8001e0e:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <SettingMode+0x580>)
 8001e10:	885b      	ldrh	r3, [r3, #2]
 8001e12:	3305      	adds	r3, #5
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <SettingMode+0x580>)
 8001e18:	805a      	strh	r2, [r3, #2]
				CMD_UP = 0;
 8001e1a:	4a17      	ldr	r2, [pc, #92]	; (8001e78 <SettingMode+0x584>)
 8001e1c:	7813      	ldrb	r3, [r2, #0]
 8001e1e:	f36f 0300 	bfc	r3, #0, #1
 8001e22:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <SettingMode+0x584>)
 8001e26:	785b      	ldrb	r3, [r3, #1]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00a      	beq.n	8001e48 <SettingMode+0x554>
				FB_TEMP -= 5;
 8001e32:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <SettingMode+0x580>)
 8001e34:	885b      	ldrh	r3, [r3, #2]
 8001e36:	3b05      	subs	r3, #5
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <SettingMode+0x580>)
 8001e3c:	805a      	strh	r2, [r3, #2]
				CMD_DOWN = 0;
 8001e3e:	4a0e      	ldr	r2, [pc, #56]	; (8001e78 <SettingMode+0x584>)
 8001e40:	7853      	ldrb	r3, [r2, #1]
 8001e42:	f36f 0300 	bfc	r3, #0, #1
 8001e46:	7053      	strb	r3, [r2, #1]
			unRom.B.OverTempRelease = FB_TEMP;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <SettingMode+0x580>)
 8001e4a:	885a      	ldrh	r2, [r3, #2]
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <SettingMode+0x588>)
 8001e4e:	815a      	strh	r2, [r3, #10]
		if(unRom.B.OverTempRelease >= unRom.B.OverTempCut)
 8001e50:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <SettingMode+0x588>)
 8001e52:	895a      	ldrh	r2, [r3, #10]
 8001e54:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <SettingMode+0x588>)
 8001e56:	891b      	ldrh	r3, [r3, #8]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d305      	bcc.n	8001e68 <SettingMode+0x574>
			unRom.B.OverTempRelease = unRom.B.OverTempCut-5;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <SettingMode+0x588>)
 8001e5e:	891b      	ldrh	r3, [r3, #8]
 8001e60:	3b05      	subs	r3, #5
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <SettingMode+0x588>)
 8001e66:	815a      	strh	r2, [r3, #10]
		if(unSettingBit.B.LowTempCutLevel)
 8001e68:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <SettingMode+0x58c>)
 8001e6a:	785b      	ldrb	r3, [r3, #1]
 8001e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e70:	e008      	b.n	8001e84 <SettingMode+0x590>
 8001e72:	bf00      	nop
 8001e74:	20001094 	.word	0x20001094
 8001e78:	20001090 	.word	0x20001090
 8001e7c:	20000a24 	.word	0x20000a24
 8001e80:	20001088 	.word	0x20001088
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d02e      	beq.n	8001ee8 <SettingMode+0x5f4>
			FB_TEMP = unRom.B.UnderTempCut;
 8001e8a:	4b98      	ldr	r3, [pc, #608]	; (80020ec <SettingMode+0x7f8>)
 8001e8c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	4b97      	ldr	r3, [pc, #604]	; (80020f0 <SettingMode+0x7fc>)
 8001e94:	805a      	strh	r2, [r3, #2]
			if(CMD_UP)
 8001e96:	4b97      	ldr	r3, [pc, #604]	; (80020f4 <SettingMode+0x800>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00a      	beq.n	8001eba <SettingMode+0x5c6>
				FB_TEMP += 5;									//1 degree c = 1
 8001ea4:	4b92      	ldr	r3, [pc, #584]	; (80020f0 <SettingMode+0x7fc>)
 8001ea6:	885b      	ldrh	r3, [r3, #2]
 8001ea8:	3305      	adds	r3, #5
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	4b90      	ldr	r3, [pc, #576]	; (80020f0 <SettingMode+0x7fc>)
 8001eae:	805a      	strh	r2, [r3, #2]
				CMD_UP = 0;
 8001eb0:	4a90      	ldr	r2, [pc, #576]	; (80020f4 <SettingMode+0x800>)
 8001eb2:	7813      	ldrb	r3, [r2, #0]
 8001eb4:	f36f 0300 	bfc	r3, #0, #1
 8001eb8:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001eba:	4b8e      	ldr	r3, [pc, #568]	; (80020f4 <SettingMode+0x800>)
 8001ebc:	785b      	ldrb	r3, [r3, #1]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00a      	beq.n	8001ede <SettingMode+0x5ea>
				FB_TEMP -= 5;
 8001ec8:	4b89      	ldr	r3, [pc, #548]	; (80020f0 <SettingMode+0x7fc>)
 8001eca:	885b      	ldrh	r3, [r3, #2]
 8001ecc:	3b05      	subs	r3, #5
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	4b87      	ldr	r3, [pc, #540]	; (80020f0 <SettingMode+0x7fc>)
 8001ed2:	805a      	strh	r2, [r3, #2]
				CMD_DOWN = 0;
 8001ed4:	4a87      	ldr	r2, [pc, #540]	; (80020f4 <SettingMode+0x800>)
 8001ed6:	7853      	ldrb	r3, [r2, #1]
 8001ed8:	f36f 0300 	bfc	r3, #0, #1
 8001edc:	7053      	strb	r3, [r2, #1]
			unRom.B.UnderTempCut = FB_TEMP;
 8001ede:	4b84      	ldr	r3, [pc, #528]	; (80020f0 <SettingMode+0x7fc>)
 8001ee0:	885b      	ldrh	r3, [r3, #2]
 8001ee2:	b21a      	sxth	r2, r3
 8001ee4:	4b81      	ldr	r3, [pc, #516]	; (80020ec <SettingMode+0x7f8>)
 8001ee6:	819a      	strh	r2, [r3, #12]
		if(unSettingBit.B.LowTempReleaseLevel)
 8001ee8:	4b83      	ldr	r3, [pc, #524]	; (80020f8 <SettingMode+0x804>)
 8001eea:	785b      	ldrb	r3, [r3, #1]
 8001eec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d02e      	beq.n	8001f54 <SettingMode+0x660>
			FB_TEMP = unRom.B.UnderTempRelease;
 8001ef6:	4b7d      	ldr	r3, [pc, #500]	; (80020ec <SettingMode+0x7f8>)
 8001ef8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	4b7c      	ldr	r3, [pc, #496]	; (80020f0 <SettingMode+0x7fc>)
 8001f00:	805a      	strh	r2, [r3, #2]
			if(CMD_UP)
 8001f02:	4b7c      	ldr	r3, [pc, #496]	; (80020f4 <SettingMode+0x800>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00a      	beq.n	8001f26 <SettingMode+0x632>
				FB_TEMP += 5;
 8001f10:	4b77      	ldr	r3, [pc, #476]	; (80020f0 <SettingMode+0x7fc>)
 8001f12:	885b      	ldrh	r3, [r3, #2]
 8001f14:	3305      	adds	r3, #5
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	4b75      	ldr	r3, [pc, #468]	; (80020f0 <SettingMode+0x7fc>)
 8001f1a:	805a      	strh	r2, [r3, #2]
				CMD_UP = 0;
 8001f1c:	4a75      	ldr	r2, [pc, #468]	; (80020f4 <SettingMode+0x800>)
 8001f1e:	7813      	ldrb	r3, [r2, #0]
 8001f20:	f36f 0300 	bfc	r3, #0, #1
 8001f24:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001f26:	4b73      	ldr	r3, [pc, #460]	; (80020f4 <SettingMode+0x800>)
 8001f28:	785b      	ldrb	r3, [r3, #1]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d00a      	beq.n	8001f4a <SettingMode+0x656>
				FB_TEMP -= 5;
 8001f34:	4b6e      	ldr	r3, [pc, #440]	; (80020f0 <SettingMode+0x7fc>)
 8001f36:	885b      	ldrh	r3, [r3, #2]
 8001f38:	3b05      	subs	r3, #5
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	4b6c      	ldr	r3, [pc, #432]	; (80020f0 <SettingMode+0x7fc>)
 8001f3e:	805a      	strh	r2, [r3, #2]
				CMD_DOWN = 0;
 8001f40:	4a6c      	ldr	r2, [pc, #432]	; (80020f4 <SettingMode+0x800>)
 8001f42:	7853      	ldrb	r3, [r2, #1]
 8001f44:	f36f 0300 	bfc	r3, #0, #1
 8001f48:	7053      	strb	r3, [r2, #1]
			unRom.B.UnderTempRelease = FB_TEMP;
 8001f4a:	4b69      	ldr	r3, [pc, #420]	; (80020f0 <SettingMode+0x7fc>)
 8001f4c:	885b      	ldrh	r3, [r3, #2]
 8001f4e:	b21a      	sxth	r2, r3
 8001f50:	4b66      	ldr	r3, [pc, #408]	; (80020ec <SettingMode+0x7f8>)
 8001f52:	81da      	strh	r2, [r3, #14]
		if(unRom.B.UnderTempRelease <= unRom.B.UnderTempCut)
 8001f54:	4b65      	ldr	r3, [pc, #404]	; (80020ec <SettingMode+0x7f8>)
 8001f56:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8001f5a:	4b64      	ldr	r3, [pc, #400]	; (80020ec <SettingMode+0x7f8>)
 8001f5c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	dc08      	bgt.n	8001f76 <SettingMode+0x682>
			unRom.B.UnderTempRelease = unRom.B.UnderTempCut+5;
 8001f64:	4b61      	ldr	r3, [pc, #388]	; (80020ec <SettingMode+0x7f8>)
 8001f66:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3305      	adds	r3, #5
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	b21a      	sxth	r2, r3
 8001f72:	4b5e      	ldr	r3, [pc, #376]	; (80020ec <SettingMode+0x7f8>)
 8001f74:	81da      	strh	r2, [r3, #14]
		if(unSettingBit.B.ChargeCurrentCutLevel)
 8001f76:	4b60      	ldr	r3, [pc, #384]	; (80020f8 <SettingMode+0x804>)
 8001f78:	789b      	ldrb	r3, [r3, #2]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d02b      	beq.n	8001fdc <SettingMode+0x6e8>
			FB_CURRENT = unRom.B.OverChargeCurrentCut;
 8001f84:	4b59      	ldr	r3, [pc, #356]	; (80020ec <SettingMode+0x7f8>)
 8001f86:	8a1a      	ldrh	r2, [r3, #16]
 8001f88:	4b59      	ldr	r3, [pc, #356]	; (80020f0 <SettingMode+0x7fc>)
 8001f8a:	809a      	strh	r2, [r3, #4]
			if(CMD_UP)
 8001f8c:	4b59      	ldr	r3, [pc, #356]	; (80020f4 <SettingMode+0x800>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00a      	beq.n	8001fb0 <SettingMode+0x6bc>
				FB_CURRENT += 10;									//10:1
 8001f9a:	4b55      	ldr	r3, [pc, #340]	; (80020f0 <SettingMode+0x7fc>)
 8001f9c:	889b      	ldrh	r3, [r3, #4]
 8001f9e:	330a      	adds	r3, #10
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	4b53      	ldr	r3, [pc, #332]	; (80020f0 <SettingMode+0x7fc>)
 8001fa4:	809a      	strh	r2, [r3, #4]
				CMD_UP = 0;
 8001fa6:	4a53      	ldr	r2, [pc, #332]	; (80020f4 <SettingMode+0x800>)
 8001fa8:	7813      	ldrb	r3, [r2, #0]
 8001faa:	f36f 0300 	bfc	r3, #0, #1
 8001fae:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8001fb0:	4b50      	ldr	r3, [pc, #320]	; (80020f4 <SettingMode+0x800>)
 8001fb2:	785b      	ldrb	r3, [r3, #1]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00a      	beq.n	8001fd4 <SettingMode+0x6e0>
				FB_CURRENT -= 10;
 8001fbe:	4b4c      	ldr	r3, [pc, #304]	; (80020f0 <SettingMode+0x7fc>)
 8001fc0:	889b      	ldrh	r3, [r3, #4]
 8001fc2:	3b0a      	subs	r3, #10
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	4b4a      	ldr	r3, [pc, #296]	; (80020f0 <SettingMode+0x7fc>)
 8001fc8:	809a      	strh	r2, [r3, #4]
				CMD_DOWN = 0;
 8001fca:	4a4a      	ldr	r2, [pc, #296]	; (80020f4 <SettingMode+0x800>)
 8001fcc:	7853      	ldrb	r3, [r2, #1]
 8001fce:	f36f 0300 	bfc	r3, #0, #1
 8001fd2:	7053      	strb	r3, [r2, #1]
			unRom.B.OverChargeCurrentCut = FB_CURRENT;
 8001fd4:	4b46      	ldr	r3, [pc, #280]	; (80020f0 <SettingMode+0x7fc>)
 8001fd6:	889a      	ldrh	r2, [r3, #4]
 8001fd8:	4b44      	ldr	r3, [pc, #272]	; (80020ec <SettingMode+0x7f8>)
 8001fda:	821a      	strh	r2, [r3, #16]
		if(unSettingBit.B.DischargeCurrentCutLevel)
 8001fdc:	4b46      	ldr	r3, [pc, #280]	; (80020f8 <SettingMode+0x804>)
 8001fde:	789b      	ldrb	r3, [r3, #2]
 8001fe0:	f003 0302 	and.w	r3, r3, #2
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d02b      	beq.n	8002042 <SettingMode+0x74e>
			FB_CURRENT = unRom.B.OverDischargeCurrentCut;
 8001fea:	4b40      	ldr	r3, [pc, #256]	; (80020ec <SettingMode+0x7f8>)
 8001fec:	8a5a      	ldrh	r2, [r3, #18]
 8001fee:	4b40      	ldr	r3, [pc, #256]	; (80020f0 <SettingMode+0x7fc>)
 8001ff0:	809a      	strh	r2, [r3, #4]
			if(CMD_UP)
 8001ff2:	4b40      	ldr	r3, [pc, #256]	; (80020f4 <SettingMode+0x800>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00a      	beq.n	8002016 <SettingMode+0x722>
				FB_CURRENT += 50;
 8002000:	4b3b      	ldr	r3, [pc, #236]	; (80020f0 <SettingMode+0x7fc>)
 8002002:	889b      	ldrh	r3, [r3, #4]
 8002004:	3332      	adds	r3, #50	; 0x32
 8002006:	b29a      	uxth	r2, r3
 8002008:	4b39      	ldr	r3, [pc, #228]	; (80020f0 <SettingMode+0x7fc>)
 800200a:	809a      	strh	r2, [r3, #4]
				CMD_UP = 0;
 800200c:	4a39      	ldr	r2, [pc, #228]	; (80020f4 <SettingMode+0x800>)
 800200e:	7813      	ldrb	r3, [r2, #0]
 8002010:	f36f 0300 	bfc	r3, #0, #1
 8002014:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8002016:	4b37      	ldr	r3, [pc, #220]	; (80020f4 <SettingMode+0x800>)
 8002018:	785b      	ldrb	r3, [r3, #1]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00a      	beq.n	800203a <SettingMode+0x746>
				FB_CURRENT -= 50;
 8002024:	4b32      	ldr	r3, [pc, #200]	; (80020f0 <SettingMode+0x7fc>)
 8002026:	889b      	ldrh	r3, [r3, #4]
 8002028:	3b32      	subs	r3, #50	; 0x32
 800202a:	b29a      	uxth	r2, r3
 800202c:	4b30      	ldr	r3, [pc, #192]	; (80020f0 <SettingMode+0x7fc>)
 800202e:	809a      	strh	r2, [r3, #4]
				CMD_DOWN = 0;
 8002030:	4a30      	ldr	r2, [pc, #192]	; (80020f4 <SettingMode+0x800>)
 8002032:	7853      	ldrb	r3, [r2, #1]
 8002034:	f36f 0300 	bfc	r3, #0, #1
 8002038:	7053      	strb	r3, [r2, #1]
			unRom.B.OverDischargeCurrentCut = FB_CURRENT;
 800203a:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <SettingMode+0x7fc>)
 800203c:	889a      	ldrh	r2, [r3, #4]
 800203e:	4b2b      	ldr	r3, [pc, #172]	; (80020ec <SettingMode+0x7f8>)
 8002040:	825a      	strh	r2, [r3, #18]
		if(unRom.B.UnderTempRelease <= unRom.B.UnderTempCut)
 8002042:	4b2a      	ldr	r3, [pc, #168]	; (80020ec <SettingMode+0x7f8>)
 8002044:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8002048:	4b28      	ldr	r3, [pc, #160]	; (80020ec <SettingMode+0x7f8>)
 800204a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800204e:	429a      	cmp	r2, r3
 8002050:	dc08      	bgt.n	8002064 <SettingMode+0x770>
			unRom.B.UnderTempRelease = unRom.B.UnderTempCut+5;
 8002052:	4b26      	ldr	r3, [pc, #152]	; (80020ec <SettingMode+0x7f8>)
 8002054:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002058:	b29b      	uxth	r3, r3
 800205a:	3305      	adds	r3, #5
 800205c:	b29b      	uxth	r3, r3
 800205e:	b21a      	sxth	r2, r3
 8002060:	4b22      	ldr	r3, [pc, #136]	; (80020ec <SettingMode+0x7f8>)
 8002062:	81da      	strh	r2, [r3, #14]
		FB_CYCLE = unRom.B.Cycle;
 8002064:	4b21      	ldr	r3, [pc, #132]	; (80020ec <SettingMode+0x7f8>)
 8002066:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 8002068:	4b24      	ldr	r3, [pc, #144]	; (80020fc <SettingMode+0x808>)
 800206a:	801a      	strh	r2, [r3, #0]
		if(unSettingBit.B.Cycle)
 800206c:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <SettingMode+0x804>)
 800206e:	791b      	ldrb	r3, [r3, #4]
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d027      	beq.n	80020ca <SettingMode+0x7d6>
			if(CMD_UP)
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <SettingMode+0x800>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00a      	beq.n	800209e <SettingMode+0x7aa>
				FB_CYCLE += 100;									//1 :1
 8002088:	4b1c      	ldr	r3, [pc, #112]	; (80020fc <SettingMode+0x808>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	3364      	adds	r3, #100	; 0x64
 800208e:	b29a      	uxth	r2, r3
 8002090:	4b1a      	ldr	r3, [pc, #104]	; (80020fc <SettingMode+0x808>)
 8002092:	801a      	strh	r2, [r3, #0]
				CMD_UP = 0;
 8002094:	4a17      	ldr	r2, [pc, #92]	; (80020f4 <SettingMode+0x800>)
 8002096:	7813      	ldrb	r3, [r2, #0]
 8002098:	f36f 0300 	bfc	r3, #0, #1
 800209c:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <SettingMode+0x800>)
 80020a0:	785b      	ldrb	r3, [r3, #1]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00a      	beq.n	80020c2 <SettingMode+0x7ce>
				FB_CYCLE -= 100;
 80020ac:	4b13      	ldr	r3, [pc, #76]	; (80020fc <SettingMode+0x808>)
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	3b64      	subs	r3, #100	; 0x64
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <SettingMode+0x808>)
 80020b6:	801a      	strh	r2, [r3, #0]
				CMD_DOWN = 0;
 80020b8:	4a0e      	ldr	r2, [pc, #56]	; (80020f4 <SettingMode+0x800>)
 80020ba:	7853      	ldrb	r3, [r2, #1]
 80020bc:	f36f 0300 	bfc	r3, #0, #1
 80020c0:	7053      	strb	r3, [r2, #1]
			unRom.B.Cycle = FB_CYCLE;
 80020c2:	4b0e      	ldr	r3, [pc, #56]	; (80020fc <SettingMode+0x808>)
 80020c4:	881a      	ldrh	r2, [r3, #0]
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <SettingMode+0x7f8>)
 80020c8:	84da      	strh	r2, [r3, #38]	; 0x26
		if(unRom.B.Cycle > 2500 && unRom.B.Cycle < 60000)
 80020ca:	4b08      	ldr	r3, [pc, #32]	; (80020ec <SettingMode+0x7f8>)
 80020cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020ce:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d914      	bls.n	8002100 <SettingMode+0x80c>
 80020d6:	4b05      	ldr	r3, [pc, #20]	; (80020ec <SettingMode+0x7f8>)
 80020d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80020da:	f64e 225f 	movw	r2, #59999	; 0xea5f
 80020de:	4293      	cmp	r3, r2
 80020e0:	d80e      	bhi.n	8002100 <SettingMode+0x80c>
			unRom.B.Cycle = 2500;
 80020e2:	4b02      	ldr	r3, [pc, #8]	; (80020ec <SettingMode+0x7f8>)
 80020e4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80020e8:	84da      	strh	r2, [r3, #38]	; 0x26
 80020ea:	e012      	b.n	8002112 <SettingMode+0x81e>
 80020ec:	20000a24 	.word	0x20000a24
 80020f0:	20001094 	.word	0x20001094
 80020f4:	20001090 	.word	0x20001090
 80020f8:	20001088 	.word	0x20001088
 80020fc:	2000109c 	.word	0x2000109c
		else if(unRom.B.Cycle > 60000)
 8002100:	4b26      	ldr	r3, [pc, #152]	; (800219c <SettingMode+0x8a8>)
 8002102:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002104:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002108:	4293      	cmp	r3, r2
 800210a:	d902      	bls.n	8002112 <SettingMode+0x81e>
			unRom.B.Cycle = 0;
 800210c:	4b23      	ldr	r3, [pc, #140]	; (800219c <SettingMode+0x8a8>)
 800210e:	2200      	movs	r2, #0
 8002110:	84da      	strh	r2, [r3, #38]	; 0x26
		FB_CAPACITY = unRom.B.Capacity;
 8002112:	4b22      	ldr	r3, [pc, #136]	; (800219c <SettingMode+0x8a8>)
 8002114:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8002116:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <SettingMode+0x8ac>)
 8002118:	80da      	strh	r2, [r3, #6]
		if(unSettingBit.B.Capacity_pack)
 800211a:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <SettingMode+0x8b0>)
 800211c:	791b      	ldrb	r3, [r3, #4]
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	d027      	beq.n	8002178 <SettingMode+0x884>
			if(CMD_UP)
 8002128:	4b1f      	ldr	r3, [pc, #124]	; (80021a8 <SettingMode+0x8b4>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <SettingMode+0x858>
				FB_CAPACITY += 10;									//10 :1
 8002136:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <SettingMode+0x8ac>)
 8002138:	88db      	ldrh	r3, [r3, #6]
 800213a:	330a      	adds	r3, #10
 800213c:	b29a      	uxth	r2, r3
 800213e:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <SettingMode+0x8ac>)
 8002140:	80da      	strh	r2, [r3, #6]
				CMD_UP = 0;
 8002142:	4a19      	ldr	r2, [pc, #100]	; (80021a8 <SettingMode+0x8b4>)
 8002144:	7813      	ldrb	r3, [r2, #0]
 8002146:	f36f 0300 	bfc	r3, #0, #1
 800214a:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 800214c:	4b16      	ldr	r3, [pc, #88]	; (80021a8 <SettingMode+0x8b4>)
 800214e:	785b      	ldrb	r3, [r3, #1]
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <SettingMode+0x87c>
				FB_CAPACITY -= 10;
 800215a:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <SettingMode+0x8ac>)
 800215c:	88db      	ldrh	r3, [r3, #6]
 800215e:	3b0a      	subs	r3, #10
 8002160:	b29a      	uxth	r2, r3
 8002162:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <SettingMode+0x8ac>)
 8002164:	80da      	strh	r2, [r3, #6]
				CMD_DOWN = 0;
 8002166:	4a10      	ldr	r2, [pc, #64]	; (80021a8 <SettingMode+0x8b4>)
 8002168:	7853      	ldrb	r3, [r2, #1]
 800216a:	f36f 0300 	bfc	r3, #0, #1
 800216e:	7053      	strb	r3, [r2, #1]
			unRom.B.Capacity = FB_CAPACITY;
 8002170:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <SettingMode+0x8ac>)
 8002172:	88da      	ldrh	r2, [r3, #6]
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <SettingMode+0x8a8>)
 8002176:	849a      	strh	r2, [r3, #36]	; 0x24
		if(unRom.B.Capacity > 2500 && unRom.B.Capacity < 60000)
 8002178:	4b08      	ldr	r3, [pc, #32]	; (800219c <SettingMode+0x8a8>)
 800217a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800217c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002180:	4293      	cmp	r3, r2
 8002182:	d913      	bls.n	80021ac <SettingMode+0x8b8>
 8002184:	4b05      	ldr	r3, [pc, #20]	; (800219c <SettingMode+0x8a8>)
 8002186:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002188:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800218c:	4293      	cmp	r3, r2
 800218e:	d80d      	bhi.n	80021ac <SettingMode+0x8b8>
			unRom.B.Capacity = 2500;
 8002190:	4b02      	ldr	r3, [pc, #8]	; (800219c <SettingMode+0x8a8>)
 8002192:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002196:	849a      	strh	r2, [r3, #36]	; 0x24
 8002198:	e011      	b.n	80021be <SettingMode+0x8ca>
 800219a:	bf00      	nop
 800219c:	20000a24 	.word	0x20000a24
 80021a0:	20001094 	.word	0x20001094
 80021a4:	20001088 	.word	0x20001088
 80021a8:	20001090 	.word	0x20001090
		else if(unRom.B.Capacity > 60000)
 80021ac:	4b9b      	ldr	r3, [pc, #620]	; (800241c <SettingMode+0xb28>)
 80021ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80021b0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d902      	bls.n	80021be <SettingMode+0x8ca>
			unRom.B.Capacity = 0;
 80021b8:	4b98      	ldr	r3, [pc, #608]	; (800241c <SettingMode+0xb28>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	849a      	strh	r2, [r3, #36]	; 0x24
		CAN_Tx_Process(0x3FB, un3FBValueFeedback.BY);
 80021be:	4998      	ldr	r1, [pc, #608]	; (8002420 <SettingMode+0xb2c>)
 80021c0:	f240 30fb 	movw	r0, #1019	; 0x3fb
 80021c4:	f002 ff4a 	bl	800505c <CAN_Tx_Process>
		if(unSettingBit.B.Year)
 80021c8:	4b96      	ldr	r3, [pc, #600]	; (8002424 <SettingMode+0xb30>)
 80021ca:	78db      	ldrb	r3, [r3, #3]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d027      	beq.n	8002226 <SettingMode+0x932>
			if(CMD_UP)
 80021d6:	4b94      	ldr	r3, [pc, #592]	; (8002428 <SettingMode+0xb34>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00a      	beq.n	80021fa <SettingMode+0x906>
				FB_YEAR += 1;									//1 :1
 80021e4:	4b91      	ldr	r3, [pc, #580]	; (800242c <SettingMode+0xb38>)
 80021e6:	78db      	ldrb	r3, [r3, #3]
 80021e8:	3301      	adds	r3, #1
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b8f      	ldr	r3, [pc, #572]	; (800242c <SettingMode+0xb38>)
 80021ee:	70da      	strb	r2, [r3, #3]
				CMD_UP = 0;
 80021f0:	4a8d      	ldr	r2, [pc, #564]	; (8002428 <SettingMode+0xb34>)
 80021f2:	7813      	ldrb	r3, [r2, #0]
 80021f4:	f36f 0300 	bfc	r3, #0, #1
 80021f8:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 80021fa:	4b8b      	ldr	r3, [pc, #556]	; (8002428 <SettingMode+0xb34>)
 80021fc:	785b      	ldrb	r3, [r3, #1]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00a      	beq.n	800221e <SettingMode+0x92a>
				FB_YEAR -= 1;
 8002208:	4b88      	ldr	r3, [pc, #544]	; (800242c <SettingMode+0xb38>)
 800220a:	78db      	ldrb	r3, [r3, #3]
 800220c:	3b01      	subs	r3, #1
 800220e:	b2da      	uxtb	r2, r3
 8002210:	4b86      	ldr	r3, [pc, #536]	; (800242c <SettingMode+0xb38>)
 8002212:	70da      	strb	r2, [r3, #3]
				CMD_DOWN = 0;
 8002214:	4a84      	ldr	r2, [pc, #528]	; (8002428 <SettingMode+0xb34>)
 8002216:	7853      	ldrb	r3, [r2, #1]
 8002218:	f36f 0300 	bfc	r3, #0, #1
 800221c:	7053      	strb	r3, [r2, #1]
			unRom.B.Year = FB_YEAR;
 800221e:	4b83      	ldr	r3, [pc, #524]	; (800242c <SettingMode+0xb38>)
 8002220:	78da      	ldrb	r2, [r3, #3]
 8002222:	4b7e      	ldr	r3, [pc, #504]	; (800241c <SettingMode+0xb28>)
 8002224:	771a      	strb	r2, [r3, #28]
		if(unSettingBit.B.Month)
 8002226:	4b7f      	ldr	r3, [pc, #508]	; (8002424 <SettingMode+0xb30>)
 8002228:	78db      	ldrb	r3, [r3, #3]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d03d      	beq.n	80022b0 <SettingMode+0x9bc>
			if(CMD_UP)
 8002234:	4b7c      	ldr	r3, [pc, #496]	; (8002428 <SettingMode+0xb34>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00a      	beq.n	8002258 <SettingMode+0x964>
				FB_MONTH += 1;									//1 :1
 8002242:	4b7a      	ldr	r3, [pc, #488]	; (800242c <SettingMode+0xb38>)
 8002244:	791b      	ldrb	r3, [r3, #4]
 8002246:	3301      	adds	r3, #1
 8002248:	b2da      	uxtb	r2, r3
 800224a:	4b78      	ldr	r3, [pc, #480]	; (800242c <SettingMode+0xb38>)
 800224c:	711a      	strb	r2, [r3, #4]
				CMD_UP = 0;
 800224e:	4a76      	ldr	r2, [pc, #472]	; (8002428 <SettingMode+0xb34>)
 8002250:	7813      	ldrb	r3, [r2, #0]
 8002252:	f36f 0300 	bfc	r3, #0, #1
 8002256:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8002258:	4b73      	ldr	r3, [pc, #460]	; (8002428 <SettingMode+0xb34>)
 800225a:	785b      	ldrb	r3, [r3, #1]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00a      	beq.n	800227c <SettingMode+0x988>
				FB_MONTH -= 1;
 8002266:	4b71      	ldr	r3, [pc, #452]	; (800242c <SettingMode+0xb38>)
 8002268:	791b      	ldrb	r3, [r3, #4]
 800226a:	3b01      	subs	r3, #1
 800226c:	b2da      	uxtb	r2, r3
 800226e:	4b6f      	ldr	r3, [pc, #444]	; (800242c <SettingMode+0xb38>)
 8002270:	711a      	strb	r2, [r3, #4]
				CMD_DOWN = 0;
 8002272:	4a6d      	ldr	r2, [pc, #436]	; (8002428 <SettingMode+0xb34>)
 8002274:	7853      	ldrb	r3, [r2, #1]
 8002276:	f36f 0300 	bfc	r3, #0, #1
 800227a:	7053      	strb	r3, [r2, #1]
			if(FB_MONTH > 12 && FB_MONTH <= 20)
 800227c:	4b6b      	ldr	r3, [pc, #428]	; (800242c <SettingMode+0xb38>)
 800227e:	791b      	ldrb	r3, [r3, #4]
 8002280:	2b0c      	cmp	r3, #12
 8002282:	d906      	bls.n	8002292 <SettingMode+0x99e>
 8002284:	4b69      	ldr	r3, [pc, #420]	; (800242c <SettingMode+0xb38>)
 8002286:	791b      	ldrb	r3, [r3, #4]
 8002288:	2b14      	cmp	r3, #20
 800228a:	d802      	bhi.n	8002292 <SettingMode+0x99e>
				FB_MONTH = 1;
 800228c:	4b67      	ldr	r3, [pc, #412]	; (800242c <SettingMode+0xb38>)
 800228e:	2201      	movs	r2, #1
 8002290:	711a      	strb	r2, [r3, #4]
			if(FB_MONTH == 0 || FB_MONTH > 20)
 8002292:	4b66      	ldr	r3, [pc, #408]	; (800242c <SettingMode+0xb38>)
 8002294:	791b      	ldrb	r3, [r3, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <SettingMode+0x9ae>
 800229a:	4b64      	ldr	r3, [pc, #400]	; (800242c <SettingMode+0xb38>)
 800229c:	791b      	ldrb	r3, [r3, #4]
 800229e:	2b14      	cmp	r3, #20
 80022a0:	d902      	bls.n	80022a8 <SettingMode+0x9b4>
				FB_MONTH = 12;
 80022a2:	4b62      	ldr	r3, [pc, #392]	; (800242c <SettingMode+0xb38>)
 80022a4:	220c      	movs	r2, #12
 80022a6:	711a      	strb	r2, [r3, #4]
			unRom.B.Month = FB_MONTH;
 80022a8:	4b60      	ldr	r3, [pc, #384]	; (800242c <SettingMode+0xb38>)
 80022aa:	791a      	ldrb	r2, [r3, #4]
 80022ac:	4b5b      	ldr	r3, [pc, #364]	; (800241c <SettingMode+0xb28>)
 80022ae:	775a      	strb	r2, [r3, #29]
		if(unSettingBit.B.Day)
 80022b0:	4b5c      	ldr	r3, [pc, #368]	; (8002424 <SettingMode+0xb30>)
 80022b2:	78db      	ldrb	r3, [r3, #3]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d03d      	beq.n	800233a <SettingMode+0xa46>
			if(CMD_UP)
 80022be:	4b5a      	ldr	r3, [pc, #360]	; (8002428 <SettingMode+0xb34>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00a      	beq.n	80022e2 <SettingMode+0x9ee>
				FB_DATE += 1;									//1 :1
 80022cc:	4b57      	ldr	r3, [pc, #348]	; (800242c <SettingMode+0xb38>)
 80022ce:	795b      	ldrb	r3, [r3, #5]
 80022d0:	3301      	adds	r3, #1
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	4b55      	ldr	r3, [pc, #340]	; (800242c <SettingMode+0xb38>)
 80022d6:	715a      	strb	r2, [r3, #5]
				CMD_UP = 0;
 80022d8:	4a53      	ldr	r2, [pc, #332]	; (8002428 <SettingMode+0xb34>)
 80022da:	7813      	ldrb	r3, [r2, #0]
 80022dc:	f36f 0300 	bfc	r3, #0, #1
 80022e0:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 80022e2:	4b51      	ldr	r3, [pc, #324]	; (8002428 <SettingMode+0xb34>)
 80022e4:	785b      	ldrb	r3, [r3, #1]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00a      	beq.n	8002306 <SettingMode+0xa12>
				FB_DATE -= 1;
 80022f0:	4b4e      	ldr	r3, [pc, #312]	; (800242c <SettingMode+0xb38>)
 80022f2:	795b      	ldrb	r3, [r3, #5]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	4b4c      	ldr	r3, [pc, #304]	; (800242c <SettingMode+0xb38>)
 80022fa:	715a      	strb	r2, [r3, #5]
				CMD_DOWN = 0;
 80022fc:	4a4a      	ldr	r2, [pc, #296]	; (8002428 <SettingMode+0xb34>)
 80022fe:	7853      	ldrb	r3, [r2, #1]
 8002300:	f36f 0300 	bfc	r3, #0, #1
 8002304:	7053      	strb	r3, [r2, #1]
			if(FB_DATE > 31 && FB_DATE <= 40)
 8002306:	4b49      	ldr	r3, [pc, #292]	; (800242c <SettingMode+0xb38>)
 8002308:	795b      	ldrb	r3, [r3, #5]
 800230a:	2b1f      	cmp	r3, #31
 800230c:	d906      	bls.n	800231c <SettingMode+0xa28>
 800230e:	4b47      	ldr	r3, [pc, #284]	; (800242c <SettingMode+0xb38>)
 8002310:	795b      	ldrb	r3, [r3, #5]
 8002312:	2b28      	cmp	r3, #40	; 0x28
 8002314:	d802      	bhi.n	800231c <SettingMode+0xa28>
				FB_DATE = 1;
 8002316:	4b45      	ldr	r3, [pc, #276]	; (800242c <SettingMode+0xb38>)
 8002318:	2201      	movs	r2, #1
 800231a:	715a      	strb	r2, [r3, #5]
			if(FB_DATE == 0 || FB_DATE > 40)
 800231c:	4b43      	ldr	r3, [pc, #268]	; (800242c <SettingMode+0xb38>)
 800231e:	795b      	ldrb	r3, [r3, #5]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <SettingMode+0xa38>
 8002324:	4b41      	ldr	r3, [pc, #260]	; (800242c <SettingMode+0xb38>)
 8002326:	795b      	ldrb	r3, [r3, #5]
 8002328:	2b28      	cmp	r3, #40	; 0x28
 800232a:	d902      	bls.n	8002332 <SettingMode+0xa3e>
				FB_DATE = 31;
 800232c:	4b3f      	ldr	r3, [pc, #252]	; (800242c <SettingMode+0xb38>)
 800232e:	221f      	movs	r2, #31
 8002330:	715a      	strb	r2, [r3, #5]
			unRom.B.Date = FB_DATE;
 8002332:	4b3e      	ldr	r3, [pc, #248]	; (800242c <SettingMode+0xb38>)
 8002334:	795a      	ldrb	r2, [r3, #5]
 8002336:	4b39      	ldr	r3, [pc, #228]	; (800241c <SettingMode+0xb28>)
 8002338:	779a      	strb	r2, [r3, #30]
		if(unSettingBit.B.Time)
 800233a:	4b3a      	ldr	r3, [pc, #232]	; (8002424 <SettingMode+0xb30>)
 800233c:	78db      	ldrb	r3, [r3, #3]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d039      	beq.n	80023bc <SettingMode+0xac8>
			if(CMD_UP)
 8002348:	4b37      	ldr	r3, [pc, #220]	; (8002428 <SettingMode+0xb34>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <SettingMode+0xa78>
				FB_HOUR += 1;									//1 :1
 8002356:	4b35      	ldr	r3, [pc, #212]	; (800242c <SettingMode+0xb38>)
 8002358:	799b      	ldrb	r3, [r3, #6]
 800235a:	3301      	adds	r3, #1
 800235c:	b2da      	uxtb	r2, r3
 800235e:	4b33      	ldr	r3, [pc, #204]	; (800242c <SettingMode+0xb38>)
 8002360:	719a      	strb	r2, [r3, #6]
				CMD_UP = 0;
 8002362:	4a31      	ldr	r2, [pc, #196]	; (8002428 <SettingMode+0xb34>)
 8002364:	7813      	ldrb	r3, [r2, #0]
 8002366:	f36f 0300 	bfc	r3, #0, #1
 800236a:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 800236c:	4b2e      	ldr	r3, [pc, #184]	; (8002428 <SettingMode+0xb34>)
 800236e:	785b      	ldrb	r3, [r3, #1]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00a      	beq.n	8002390 <SettingMode+0xa9c>
				FB_HOUR -= 1;
 800237a:	4b2c      	ldr	r3, [pc, #176]	; (800242c <SettingMode+0xb38>)
 800237c:	799b      	ldrb	r3, [r3, #6]
 800237e:	3b01      	subs	r3, #1
 8002380:	b2da      	uxtb	r2, r3
 8002382:	4b2a      	ldr	r3, [pc, #168]	; (800242c <SettingMode+0xb38>)
 8002384:	719a      	strb	r2, [r3, #6]
				CMD_DOWN = 0;
 8002386:	4a28      	ldr	r2, [pc, #160]	; (8002428 <SettingMode+0xb34>)
 8002388:	7853      	ldrb	r3, [r2, #1]
 800238a:	f36f 0300 	bfc	r3, #0, #1
 800238e:	7053      	strb	r3, [r2, #1]
			if(FB_HOUR >= 24 && FB_HOUR <= 40)
 8002390:	4b26      	ldr	r3, [pc, #152]	; (800242c <SettingMode+0xb38>)
 8002392:	799b      	ldrb	r3, [r3, #6]
 8002394:	2b17      	cmp	r3, #23
 8002396:	d906      	bls.n	80023a6 <SettingMode+0xab2>
 8002398:	4b24      	ldr	r3, [pc, #144]	; (800242c <SettingMode+0xb38>)
 800239a:	799b      	ldrb	r3, [r3, #6]
 800239c:	2b28      	cmp	r3, #40	; 0x28
 800239e:	d802      	bhi.n	80023a6 <SettingMode+0xab2>
				FB_HOUR = 0;
 80023a0:	4b22      	ldr	r3, [pc, #136]	; (800242c <SettingMode+0xb38>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	719a      	strb	r2, [r3, #6]
			if( FB_HOUR > 40)
 80023a6:	4b21      	ldr	r3, [pc, #132]	; (800242c <SettingMode+0xb38>)
 80023a8:	799b      	ldrb	r3, [r3, #6]
 80023aa:	2b28      	cmp	r3, #40	; 0x28
 80023ac:	d902      	bls.n	80023b4 <SettingMode+0xac0>
				FB_HOUR = 23;
 80023ae:	4b1f      	ldr	r3, [pc, #124]	; (800242c <SettingMode+0xb38>)
 80023b0:	2217      	movs	r2, #23
 80023b2:	719a      	strb	r2, [r3, #6]
			unRom.B.Hour = FB_HOUR;
 80023b4:	4b1d      	ldr	r3, [pc, #116]	; (800242c <SettingMode+0xb38>)
 80023b6:	799a      	ldrb	r2, [r3, #6]
 80023b8:	4b18      	ldr	r3, [pc, #96]	; (800241c <SettingMode+0xb28>)
 80023ba:	77da      	strb	r2, [r3, #31]
		if(unSettingBit.B.Minute)
 80023bc:	4b19      	ldr	r3, [pc, #100]	; (8002424 <SettingMode+0xb30>)
 80023be:	78db      	ldrb	r3, [r3, #3]
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d046      	beq.n	8002458 <SettingMode+0xb64>
			if(CMD_UP)
 80023ca:	4b17      	ldr	r3, [pc, #92]	; (8002428 <SettingMode+0xb34>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <SettingMode+0xafa>
				FB_MINUTE += 5;									//1 :1
 80023d8:	4b14      	ldr	r3, [pc, #80]	; (800242c <SettingMode+0xb38>)
 80023da:	79db      	ldrb	r3, [r3, #7]
 80023dc:	3305      	adds	r3, #5
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	4b12      	ldr	r3, [pc, #72]	; (800242c <SettingMode+0xb38>)
 80023e2:	71da      	strb	r2, [r3, #7]
				CMD_UP = 0;
 80023e4:	4a10      	ldr	r2, [pc, #64]	; (8002428 <SettingMode+0xb34>)
 80023e6:	7813      	ldrb	r3, [r2, #0]
 80023e8:	f36f 0300 	bfc	r3, #0, #1
 80023ec:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <SettingMode+0xb34>)
 80023f0:	785b      	ldrb	r3, [r3, #1]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00a      	beq.n	8002412 <SettingMode+0xb1e>
				FB_MINUTE -= 5;
 80023fc:	4b0b      	ldr	r3, [pc, #44]	; (800242c <SettingMode+0xb38>)
 80023fe:	79db      	ldrb	r3, [r3, #7]
 8002400:	3b05      	subs	r3, #5
 8002402:	b2da      	uxtb	r2, r3
 8002404:	4b09      	ldr	r3, [pc, #36]	; (800242c <SettingMode+0xb38>)
 8002406:	71da      	strb	r2, [r3, #7]
				CMD_DOWN = 0;
 8002408:	4a07      	ldr	r2, [pc, #28]	; (8002428 <SettingMode+0xb34>)
 800240a:	7853      	ldrb	r3, [r2, #1]
 800240c:	f36f 0300 	bfc	r3, #0, #1
 8002410:	7053      	strb	r3, [r2, #1]
			if(FB_MINUTE > 60 && FB_MINUTE <= 100)
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <SettingMode+0xb38>)
 8002414:	79db      	ldrb	r3, [r3, #7]
 8002416:	2b3c      	cmp	r3, #60	; 0x3c
 8002418:	e00a      	b.n	8002430 <SettingMode+0xb3c>
 800241a:	bf00      	nop
 800241c:	20000a24 	.word	0x20000a24
 8002420:	20001094 	.word	0x20001094
 8002424:	20001088 	.word	0x20001088
 8002428:	20001090 	.word	0x20001090
 800242c:	2000109c 	.word	0x2000109c
 8002430:	d906      	bls.n	8002440 <SettingMode+0xb4c>
 8002432:	4b4f      	ldr	r3, [pc, #316]	; (8002570 <SettingMode+0xc7c>)
 8002434:	79db      	ldrb	r3, [r3, #7]
 8002436:	2b64      	cmp	r3, #100	; 0x64
 8002438:	d802      	bhi.n	8002440 <SettingMode+0xb4c>
				FB_MINUTE = 0;
 800243a:	4b4d      	ldr	r3, [pc, #308]	; (8002570 <SettingMode+0xc7c>)
 800243c:	2200      	movs	r2, #0
 800243e:	71da      	strb	r2, [r3, #7]
			if(FB_MINUTE > 100 )
 8002440:	4b4b      	ldr	r3, [pc, #300]	; (8002570 <SettingMode+0xc7c>)
 8002442:	79db      	ldrb	r3, [r3, #7]
 8002444:	2b64      	cmp	r3, #100	; 0x64
 8002446:	d902      	bls.n	800244e <SettingMode+0xb5a>
				FB_MINUTE = 59;
 8002448:	4b49      	ldr	r3, [pc, #292]	; (8002570 <SettingMode+0xc7c>)
 800244a:	223b      	movs	r2, #59	; 0x3b
 800244c:	71da      	strb	r2, [r3, #7]
			unRom.B.Minute = FB_MINUTE;
 800244e:	4b48      	ldr	r3, [pc, #288]	; (8002570 <SettingMode+0xc7c>)
 8002450:	79da      	ldrb	r2, [r3, #7]
 8002452:	4b48      	ldr	r3, [pc, #288]	; (8002574 <SettingMode+0xc80>)
 8002454:	f883 2020 	strb.w	r2, [r3, #32]
		FB_S = unRom.B.Serial;
 8002458:	4b46      	ldr	r3, [pc, #280]	; (8002574 <SettingMode+0xc80>)
 800245a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800245e:	4b44      	ldr	r3, [pc, #272]	; (8002570 <SettingMode+0xc7c>)
 8002460:	709a      	strb	r2, [r3, #2]
		if(unSettingBit.B.Serial)
 8002462:	4b45      	ldr	r3, [pc, #276]	; (8002578 <SettingMode+0xc84>)
 8002464:	791b      	ldrb	r3, [r3, #4]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d028      	beq.n	80024c2 <SettingMode+0xbce>
			if(CMD_UP)
 8002470:	4b42      	ldr	r3, [pc, #264]	; (800257c <SettingMode+0xc88>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00a      	beq.n	8002494 <SettingMode+0xba0>
				FB_S += 1;									//1 :1
 800247e:	4b3c      	ldr	r3, [pc, #240]	; (8002570 <SettingMode+0xc7c>)
 8002480:	789b      	ldrb	r3, [r3, #2]
 8002482:	3301      	adds	r3, #1
 8002484:	b2da      	uxtb	r2, r3
 8002486:	4b3a      	ldr	r3, [pc, #232]	; (8002570 <SettingMode+0xc7c>)
 8002488:	709a      	strb	r2, [r3, #2]
				CMD_UP = 0;
 800248a:	4a3c      	ldr	r2, [pc, #240]	; (800257c <SettingMode+0xc88>)
 800248c:	7813      	ldrb	r3, [r2, #0]
 800248e:	f36f 0300 	bfc	r3, #0, #1
 8002492:	7013      	strb	r3, [r2, #0]
			if(CMD_DOWN)
 8002494:	4b39      	ldr	r3, [pc, #228]	; (800257c <SettingMode+0xc88>)
 8002496:	785b      	ldrb	r3, [r3, #1]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d00a      	beq.n	80024b8 <SettingMode+0xbc4>
				FB_S -= 1;
 80024a2:	4b33      	ldr	r3, [pc, #204]	; (8002570 <SettingMode+0xc7c>)
 80024a4:	789b      	ldrb	r3, [r3, #2]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4b31      	ldr	r3, [pc, #196]	; (8002570 <SettingMode+0xc7c>)
 80024ac:	709a      	strb	r2, [r3, #2]
				CMD_DOWN = 0;
 80024ae:	4a33      	ldr	r2, [pc, #204]	; (800257c <SettingMode+0xc88>)
 80024b0:	7853      	ldrb	r3, [r2, #1]
 80024b2:	f36f 0300 	bfc	r3, #0, #1
 80024b6:	7053      	strb	r3, [r2, #1]
			unRom.B.Serial = FB_S;
 80024b8:	4b2d      	ldr	r3, [pc, #180]	; (8002570 <SettingMode+0xc7c>)
 80024ba:	789a      	ldrb	r2, [r3, #2]
 80024bc:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <SettingMode+0xc80>)
 80024be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		if(SavemodeFlag)
 80024c2:	4b2f      	ldr	r3, [pc, #188]	; (8002580 <SettingMode+0xc8c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d039      	beq.n	800253e <SettingMode+0xc4a>
			FB_SAVE_COMPLETE = ON;
 80024ca:	4a2b      	ldr	r2, [pc, #172]	; (8002578 <SettingMode+0xc84>)
 80024cc:	7993      	ldrb	r3, [r2, #6]
 80024ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024d2:	7193      	strb	r3, [r2, #6]
			DateToUpdate.Year = DECtoBCD(FB_YEAR);
 80024d4:	4b26      	ldr	r3, [pc, #152]	; (8002570 <SettingMode+0xc7c>)
 80024d6:	78db      	ldrb	r3, [r3, #3]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 fa7d 	bl	80029d8 <DECtoBCD>
 80024de:	4603      	mov	r3, r0
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b28      	ldr	r3, [pc, #160]	; (8002584 <SettingMode+0xc90>)
 80024e4:	70da      	strb	r2, [r3, #3]
			DateToUpdate.Month = DECtoBCD(FB_MONTH);
 80024e6:	4b22      	ldr	r3, [pc, #136]	; (8002570 <SettingMode+0xc7c>)
 80024e8:	791b      	ldrb	r3, [r3, #4]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 fa74 	bl	80029d8 <DECtoBCD>
 80024f0:	4603      	mov	r3, r0
 80024f2:	461a      	mov	r2, r3
 80024f4:	4b23      	ldr	r3, [pc, #140]	; (8002584 <SettingMode+0xc90>)
 80024f6:	705a      	strb	r2, [r3, #1]
			DateToUpdate.Date = DECtoBCD(FB_DATE);
 80024f8:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <SettingMode+0xc7c>)
 80024fa:	795b      	ldrb	r3, [r3, #5]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f000 fa6b 	bl	80029d8 <DECtoBCD>
 8002502:	4603      	mov	r3, r0
 8002504:	461a      	mov	r2, r3
 8002506:	4b1f      	ldr	r3, [pc, #124]	; (8002584 <SettingMode+0xc90>)
 8002508:	709a      	strb	r2, [r3, #2]
			sTime.Hours = DECtoBCD(FB_HOUR);
 800250a:	4b19      	ldr	r3, [pc, #100]	; (8002570 <SettingMode+0xc7c>)
 800250c:	799b      	ldrb	r3, [r3, #6]
 800250e:	4618      	mov	r0, r3
 8002510:	f000 fa62 	bl	80029d8 <DECtoBCD>
 8002514:	4603      	mov	r3, r0
 8002516:	461a      	mov	r2, r3
 8002518:	4b1b      	ldr	r3, [pc, #108]	; (8002588 <SettingMode+0xc94>)
 800251a:	701a      	strb	r2, [r3, #0]
			sTime.Minutes = DECtoBCD(FB_MINUTE);
 800251c:	4b14      	ldr	r3, [pc, #80]	; (8002570 <SettingMode+0xc7c>)
 800251e:	79db      	ldrb	r3, [r3, #7]
 8002520:	4618      	mov	r0, r3
 8002522:	f000 fa59 	bl	80029d8 <DECtoBCD>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <SettingMode+0xc94>)
 800252c:	705a      	strb	r2, [r3, #1]
			WriteToFlash();
 800252e:	f7ff f831 	bl	8001594 <WriteToFlash>
			SavemodeFlag = 0;
 8002532:	4b13      	ldr	r3, [pc, #76]	; (8002580 <SettingMode+0xc8c>)
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
			HAL_RTC_WaitForSynchro(&hrtc);
 8002538:	4814      	ldr	r0, [pc, #80]	; (800258c <SettingMode+0xc98>)
 800253a:	f006 ff39 	bl	80093b0 <HAL_RTC_WaitForSynchro>
		if(unSettingBit.B.SetDefault)
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <SettingMode+0xc84>)
 8002540:	799b      	ldrb	r3, [r3, #6]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <SettingMode+0xc5c>
			SetDefault();
 800254c:	f000 f822 	bl	8002594 <SetDefault>
		SettingmodeFlag = OFF;
 8002550:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <SettingMode+0xc9c>)
 8002552:	2200      	movs	r2, #0
 8002554:	701a      	strb	r2, [r3, #0]
		CAN_Tx_Process(0x3FA, unSettingBit.BY);					//monitoring button feedback(3F2->3FA)
 8002556:	4908      	ldr	r1, [pc, #32]	; (8002578 <SettingMode+0xc84>)
 8002558:	f240 30fa 	movw	r0, #1018	; 0x3fa
 800255c:	f002 fd7e 	bl	800505c <CAN_Tx_Process>
		CAN_Tx_Process(0x3FC, un3FCValueFeedback.BY);
 8002560:	4903      	ldr	r1, [pc, #12]	; (8002570 <SettingMode+0xc7c>)
 8002562:	f44f 707f 	mov.w	r0, #1020	; 0x3fc
 8002566:	f002 fd79 	bl	800505c <CAN_Tx_Process>
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2000109c 	.word	0x2000109c
 8002574:	20000a24 	.word	0x20000a24
 8002578:	20001088 	.word	0x20001088
 800257c:	20001090 	.word	0x20001090
 8002580:	20001065 	.word	0x20001065
 8002584:	20001068 	.word	0x20001068
 8002588:	2000106c 	.word	0x2000106c
 800258c:	20000328 	.word	0x20000328
 8002590:	20001064 	.word	0x20001064

08002594 <SetDefault>:

void SetDefault(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
	unRom.B.OverVoltageCut = 4250;
 8002598:	4b25      	ldr	r3, [pc, #148]	; (8002630 <SetDefault+0x9c>)
 800259a:	f241 029a 	movw	r2, #4250	; 0x109a
 800259e:	801a      	strh	r2, [r3, #0]
	unRom.B.OverVoltageRelease = 4200;
 80025a0:	4b23      	ldr	r3, [pc, #140]	; (8002630 <SetDefault+0x9c>)
 80025a2:	f241 0268 	movw	r2, #4200	; 0x1068
 80025a6:	805a      	strh	r2, [r3, #2]
	unRom.B.UnderVoltageCut = 2750;
 80025a8:	4b21      	ldr	r3, [pc, #132]	; (8002630 <SetDefault+0x9c>)
 80025aa:	f640 22be 	movw	r2, #2750	; 0xabe
 80025ae:	809a      	strh	r2, [r3, #4]
	unRom.B.UnderVoltageRelease = 2900;
 80025b0:	4b1f      	ldr	r3, [pc, #124]	; (8002630 <SetDefault+0x9c>)
 80025b2:	f640 3254 	movw	r2, #2900	; 0xb54
 80025b6:	80da      	strh	r2, [r3, #6]

	unRom.B.OverTempCut = 70;
 80025b8:	4b1d      	ldr	r3, [pc, #116]	; (8002630 <SetDefault+0x9c>)
 80025ba:	2246      	movs	r2, #70	; 0x46
 80025bc:	811a      	strh	r2, [r3, #8]
	unRom.B.OverTempRelease = 50;
 80025be:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <SetDefault+0x9c>)
 80025c0:	2232      	movs	r2, #50	; 0x32
 80025c2:	815a      	strh	r2, [r3, #10]
	unRom.B.UnderTempCut = -20;
 80025c4:	4b1a      	ldr	r3, [pc, #104]	; (8002630 <SetDefault+0x9c>)
 80025c6:	f64f 72ec 	movw	r2, #65516	; 0xffec
 80025ca:	819a      	strh	r2, [r3, #12]
	unRom.B.UnderTempRelease = -5;
 80025cc:	4b18      	ldr	r3, [pc, #96]	; (8002630 <SetDefault+0x9c>)
 80025ce:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 80025d2:	81da      	strh	r2, [r3, #14]

	unRom.B.OverChargeCurrentCut = 200;				//200: 20.0A
 80025d4:	4b16      	ldr	r3, [pc, #88]	; (8002630 <SetDefault+0x9c>)
 80025d6:	22c8      	movs	r2, #200	; 0xc8
 80025d8:	821a      	strh	r2, [r3, #16]
	unRom.B.OverDischargeCurrentCut = 3000;			//3000 : 300.0A
 80025da:	4b15      	ldr	r3, [pc, #84]	; (8002630 <SetDefault+0x9c>)
 80025dc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80025e0:	825a      	strh	r2, [r3, #18]

	unRom.B.IBPCut = 1000;							// 1000 : 1.000V
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <SetDefault+0x9c>)
 80025e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025e8:	829a      	strh	r2, [r3, #20]
	unRom.B.IBPRelease = 350;						// 300 : 0.300V
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <SetDefault+0x9c>)
 80025ec:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80025f0:	82da      	strh	r2, [r3, #22]
	unRom.B.BalanceStartLVL = 50;					//50 : 50mV
 80025f2:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <SetDefault+0x9c>)
 80025f4:	2232      	movs	r2, #50	; 0x32
 80025f6:	831a      	strh	r2, [r3, #24]
	unRom.B.BalanceTargetLVL = 10;					//10 : 10mV
 80025f8:	4b0d      	ldr	r3, [pc, #52]	; (8002630 <SetDefault+0x9c>)
 80025fa:	220a      	movs	r2, #10
 80025fc:	835a      	strh	r2, [r3, #26]
	unRom.B.Month = 12;
	unRom.B.Date = 17;
	unRom.B.Hour = 0;
	unRom.B.Minute = 0;
*/
	unRom.B.Serial = 20;
 80025fe:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <SetDefault+0x9c>)
 8002600:	2214      	movs	r2, #20
 8002602:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	unRom.B.Parellel = 40;
 8002606:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <SetDefault+0x9c>)
 8002608:	2228      	movs	r2, #40	; 0x28
 800260a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	unRom.B.Capacity = 1000;						// 1000 : 100.0Ah
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <SetDefault+0x9c>)
 8002610:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002614:	849a      	strh	r2, [r3, #36]	; 0x24
	unRom.B.Cycle = 0;
 8002616:	4b06      	ldr	r3, [pc, #24]	; (8002630 <SetDefault+0x9c>)
 8002618:	2200      	movs	r2, #0
 800261a:	84da      	strh	r2, [r3, #38]	; 0x26
	CMD_SET_DEFAULT = 0;
 800261c:	4a05      	ldr	r2, [pc, #20]	; (8002634 <SetDefault+0xa0>)
 800261e:	7993      	ldrb	r3, [r2, #6]
 8002620:	f36f 0300 	bfc	r3, #0, #1
 8002624:	7193      	strb	r3, [r2, #6]
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000a24 	.word	0x20000a24
 8002634:	20001088 	.word	0x20001088

08002638 <ValueAssign>:
void ValueAssign(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0

	//charge temp variables can not be changed with monitoring device
	CHG_OVER_TEMP_ERR = 50;
 800263c:	4b8e      	ldr	r3, [pc, #568]	; (8002878 <ValueAssign+0x240>)
 800263e:	2232      	movs	r2, #50	; 0x32
 8002640:	801a      	strh	r2, [r3, #0]
	CHG_OVER_TEMP_WARN = 40;
 8002642:	4b8e      	ldr	r3, [pc, #568]	; (800287c <ValueAssign+0x244>)
 8002644:	2228      	movs	r2, #40	; 0x28
 8002646:	801a      	strh	r2, [r3, #0]
	CHG_UNDER_TEMP_WARN = 0;
 8002648:	4b8d      	ldr	r3, [pc, #564]	; (8002880 <ValueAssign+0x248>)
 800264a:	2200      	movs	r2, #0
 800264c:	801a      	strh	r2, [r3, #0]
	CHG_UNDER_TEMP_ERR = -10;
 800264e:	4b8d      	ldr	r3, [pc, #564]	; (8002884 <ValueAssign+0x24c>)
 8002650:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 8002654:	801a      	strh	r2, [r3, #0]
	CHG_OVER_CURR_WARN = 150;				//15A
 8002656:	4b8c      	ldr	r3, [pc, #560]	; (8002888 <ValueAssign+0x250>)
 8002658:	2296      	movs	r2, #150	; 0x96
 800265a:	801a      	strh	r2, [r3, #0]
	DSC_OVER_CURR_WARN = 1700;				//170A
 800265c:	4b8b      	ldr	r3, [pc, #556]	; (800288c <ValueAssign+0x254>)
 800265e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8002662:	801a      	strh	r2, [r3, #0]
	/////////////////////////////////
	//Voltage Warnings / Errors	//
	/////////////////////////////////
	if(unRom.B.OverVoltageCut < 3000 || unRom.B.OverVoltageCut > 5000)
 8002664:	4b8a      	ldr	r3, [pc, #552]	; (8002890 <ValueAssign+0x258>)
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800266c:	4293      	cmp	r3, r2
 800266e:	d905      	bls.n	800267c <ValueAssign+0x44>
 8002670:	4b87      	ldr	r3, [pc, #540]	; (8002890 <ValueAssign+0x258>)
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	f241 3288 	movw	r2, #5000	; 0x1388
 8002678:	4293      	cmp	r3, r2
 800267a:	d903      	bls.n	8002684 <ValueAssign+0x4c>
	{
		unRom.B.OverVoltageCut = 4250;
 800267c:	4b84      	ldr	r3, [pc, #528]	; (8002890 <ValueAssign+0x258>)
 800267e:	f241 029a 	movw	r2, #4250	; 0x109a
 8002682:	801a      	strh	r2, [r3, #0]
	}

	OVER_VOL_ERR = unRom.B.OverVoltageCut;
 8002684:	4b82      	ldr	r3, [pc, #520]	; (8002890 <ValueAssign+0x258>)
 8002686:	881a      	ldrh	r2, [r3, #0]
 8002688:	4b82      	ldr	r3, [pc, #520]	; (8002894 <ValueAssign+0x25c>)
 800268a:	801a      	strh	r2, [r3, #0]

	if(unRom.B.OverVoltageRelease < 3000 || unRom.B.OverVoltageRelease > unRom.B.OverVoltageCut)
 800268c:	4b80      	ldr	r3, [pc, #512]	; (8002890 <ValueAssign+0x258>)
 800268e:	885b      	ldrh	r3, [r3, #2]
 8002690:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002694:	4293      	cmp	r3, r2
 8002696:	d905      	bls.n	80026a4 <ValueAssign+0x6c>
 8002698:	4b7d      	ldr	r3, [pc, #500]	; (8002890 <ValueAssign+0x258>)
 800269a:	885a      	ldrh	r2, [r3, #2]
 800269c:	4b7c      	ldr	r3, [pc, #496]	; (8002890 <ValueAssign+0x258>)
 800269e:	881b      	ldrh	r3, [r3, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d905      	bls.n	80026b0 <ValueAssign+0x78>
	{
		unRom.B.OverVoltageRelease = unRom.B.OverVoltageCut - 50;
 80026a4:	4b7a      	ldr	r3, [pc, #488]	; (8002890 <ValueAssign+0x258>)
 80026a6:	881b      	ldrh	r3, [r3, #0]
 80026a8:	3b32      	subs	r3, #50	; 0x32
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	4b78      	ldr	r3, [pc, #480]	; (8002890 <ValueAssign+0x258>)
 80026ae:	805a      	strh	r2, [r3, #2]
	}

	OVER_VOL_WARN = unRom.B.OverVoltageRelease;
 80026b0:	4b77      	ldr	r3, [pc, #476]	; (8002890 <ValueAssign+0x258>)
 80026b2:	885a      	ldrh	r2, [r3, #2]
 80026b4:	4b78      	ldr	r3, [pc, #480]	; (8002898 <ValueAssign+0x260>)
 80026b6:	801a      	strh	r2, [r3, #0]

	if(unRom.B.UnderVoltageCut < 2000 || unRom.B.UnderVoltageCut > 4000)
 80026b8:	4b75      	ldr	r3, [pc, #468]	; (8002890 <ValueAssign+0x258>)
 80026ba:	889b      	ldrh	r3, [r3, #4]
 80026bc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80026c0:	d304      	bcc.n	80026cc <ValueAssign+0x94>
 80026c2:	4b73      	ldr	r3, [pc, #460]	; (8002890 <ValueAssign+0x258>)
 80026c4:	889b      	ldrh	r3, [r3, #4]
 80026c6:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80026ca:	d903      	bls.n	80026d4 <ValueAssign+0x9c>
	{
		unRom.B.UnderVoltageCut = 2750;
 80026cc:	4b70      	ldr	r3, [pc, #448]	; (8002890 <ValueAssign+0x258>)
 80026ce:	f640 22be 	movw	r2, #2750	; 0xabe
 80026d2:	809a      	strh	r2, [r3, #4]
	}

	UNDER_VOL_ERR = unRom.B.UnderVoltageCut;
 80026d4:	4b6e      	ldr	r3, [pc, #440]	; (8002890 <ValueAssign+0x258>)
 80026d6:	889a      	ldrh	r2, [r3, #4]
 80026d8:	4b70      	ldr	r3, [pc, #448]	; (800289c <ValueAssign+0x264>)
 80026da:	801a      	strh	r2, [r3, #0]
	if(unRom.B.UnderVoltageRelease < unRom.B.UnderVoltageCut || unRom.B.UnderVoltageRelease > 4000)
 80026dc:	4b6c      	ldr	r3, [pc, #432]	; (8002890 <ValueAssign+0x258>)
 80026de:	88da      	ldrh	r2, [r3, #6]
 80026e0:	4b6b      	ldr	r3, [pc, #428]	; (8002890 <ValueAssign+0x258>)
 80026e2:	889b      	ldrh	r3, [r3, #4]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d304      	bcc.n	80026f2 <ValueAssign+0xba>
 80026e8:	4b69      	ldr	r3, [pc, #420]	; (8002890 <ValueAssign+0x258>)
 80026ea:	88db      	ldrh	r3, [r3, #6]
 80026ec:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80026f0:	d905      	bls.n	80026fe <ValueAssign+0xc6>
	{
		unRom.B.UnderVoltageRelease = unRom.B.UnderVoltageCut + 100;
 80026f2:	4b67      	ldr	r3, [pc, #412]	; (8002890 <ValueAssign+0x258>)
 80026f4:	889b      	ldrh	r3, [r3, #4]
 80026f6:	3364      	adds	r3, #100	; 0x64
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	4b65      	ldr	r3, [pc, #404]	; (8002890 <ValueAssign+0x258>)
 80026fc:	80da      	strh	r2, [r3, #6]
	}

	UNDER_VOL_WARN = unRom.B.UnderVoltageRelease;
 80026fe:	4b64      	ldr	r3, [pc, #400]	; (8002890 <ValueAssign+0x258>)
 8002700:	88da      	ldrh	r2, [r3, #6]
 8002702:	4b67      	ldr	r3, [pc, #412]	; (80028a0 <ValueAssign+0x268>)
 8002704:	801a      	strh	r2, [r3, #0]
	/////////////////////////////////
	//Temp Warnings / Errors		//
	/////////////////////////////////
	if(unRom.B.OverTempCut < 40 || unRom.B.OverTempCut > 100)
 8002706:	4b62      	ldr	r3, [pc, #392]	; (8002890 <ValueAssign+0x258>)
 8002708:	891b      	ldrh	r3, [r3, #8]
 800270a:	2b27      	cmp	r3, #39	; 0x27
 800270c:	d903      	bls.n	8002716 <ValueAssign+0xde>
 800270e:	4b60      	ldr	r3, [pc, #384]	; (8002890 <ValueAssign+0x258>)
 8002710:	891b      	ldrh	r3, [r3, #8]
 8002712:	2b64      	cmp	r3, #100	; 0x64
 8002714:	d902      	bls.n	800271c <ValueAssign+0xe4>
	{
		unRom.B.OverTempCut = 70;
 8002716:	4b5e      	ldr	r3, [pc, #376]	; (8002890 <ValueAssign+0x258>)
 8002718:	2246      	movs	r2, #70	; 0x46
 800271a:	811a      	strh	r2, [r3, #8]
	}

	DSC_OVER_TEMP_ERR = unRom.B.OverTempCut;
 800271c:	4b5c      	ldr	r3, [pc, #368]	; (8002890 <ValueAssign+0x258>)
 800271e:	891a      	ldrh	r2, [r3, #8]
 8002720:	4b60      	ldr	r3, [pc, #384]	; (80028a4 <ValueAssign+0x26c>)
 8002722:	801a      	strh	r2, [r3, #0]
	if(unRom.B.OverTempRelease < 20 || unRom.B.OverTempRelease > unRom.B.OverTempCut)
 8002724:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <ValueAssign+0x258>)
 8002726:	895b      	ldrh	r3, [r3, #10]
 8002728:	2b13      	cmp	r3, #19
 800272a:	d905      	bls.n	8002738 <ValueAssign+0x100>
 800272c:	4b58      	ldr	r3, [pc, #352]	; (8002890 <ValueAssign+0x258>)
 800272e:	895a      	ldrh	r2, [r3, #10]
 8002730:	4b57      	ldr	r3, [pc, #348]	; (8002890 <ValueAssign+0x258>)
 8002732:	891b      	ldrh	r3, [r3, #8]
 8002734:	429a      	cmp	r2, r3
 8002736:	d905      	bls.n	8002744 <ValueAssign+0x10c>
	{
		unRom.B.OverTempRelease = unRom.B.OverTempCut - 10;
 8002738:	4b55      	ldr	r3, [pc, #340]	; (8002890 <ValueAssign+0x258>)
 800273a:	891b      	ldrh	r3, [r3, #8]
 800273c:	3b0a      	subs	r3, #10
 800273e:	b29a      	uxth	r2, r3
 8002740:	4b53      	ldr	r3, [pc, #332]	; (8002890 <ValueAssign+0x258>)
 8002742:	815a      	strh	r2, [r3, #10]
	}

	DSC_OVER_TEMP_WARN = unRom.B.OverTempRelease;
 8002744:	4b52      	ldr	r3, [pc, #328]	; (8002890 <ValueAssign+0x258>)
 8002746:	895a      	ldrh	r2, [r3, #10]
 8002748:	4b57      	ldr	r3, [pc, #348]	; (80028a8 <ValueAssign+0x270>)
 800274a:	801a      	strh	r2, [r3, #0]

	if(unRom.B.UnderTempCut < -50 || unRom.B.UnderTempCut > -5)
 800274c:	4b50      	ldr	r3, [pc, #320]	; (8002890 <ValueAssign+0x258>)
 800274e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002752:	f113 0f32 	cmn.w	r3, #50	; 0x32
 8002756:	db05      	blt.n	8002764 <ValueAssign+0x12c>
 8002758:	4b4d      	ldr	r3, [pc, #308]	; (8002890 <ValueAssign+0x258>)
 800275a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800275e:	f113 0f04 	cmn.w	r3, #4
 8002762:	db03      	blt.n	800276c <ValueAssign+0x134>
	{
		unRom.B.UnderTempCut = -20;
 8002764:	4b4a      	ldr	r3, [pc, #296]	; (8002890 <ValueAssign+0x258>)
 8002766:	f64f 72ec 	movw	r2, #65516	; 0xffec
 800276a:	819a      	strh	r2, [r3, #12]
	}

	DSC_UNDER_TEMP_ERR = unRom.B.UnderTempCut;
 800276c:	4b48      	ldr	r3, [pc, #288]	; (8002890 <ValueAssign+0x258>)
 800276e:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8002772:	4b4e      	ldr	r3, [pc, #312]	; (80028ac <ValueAssign+0x274>)
 8002774:	801a      	strh	r2, [r3, #0]
	if(unRom.B.UnderTempRelease < unRom.B.UnderTempCut || unRom.B.UnderTempRelease > 30)
 8002776:	4b46      	ldr	r3, [pc, #280]	; (8002890 <ValueAssign+0x258>)
 8002778:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800277c:	4b44      	ldr	r3, [pc, #272]	; (8002890 <ValueAssign+0x258>)
 800277e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002782:	429a      	cmp	r2, r3
 8002784:	db04      	blt.n	8002790 <ValueAssign+0x158>
 8002786:	4b42      	ldr	r3, [pc, #264]	; (8002890 <ValueAssign+0x258>)
 8002788:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800278c:	2b1e      	cmp	r3, #30
 800278e:	dd08      	ble.n	80027a2 <ValueAssign+0x16a>
	{
		unRom.B.UnderTempRelease = unRom.B.UnderTempCut + 10;
 8002790:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <ValueAssign+0x258>)
 8002792:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002796:	b29b      	uxth	r3, r3
 8002798:	330a      	adds	r3, #10
 800279a:	b29b      	uxth	r3, r3
 800279c:	b21a      	sxth	r2, r3
 800279e:	4b3c      	ldr	r3, [pc, #240]	; (8002890 <ValueAssign+0x258>)
 80027a0:	81da      	strh	r2, [r3, #14]
	}

	DSC_UNDER_TEMP_WARN = unRom.B.UnderTempRelease;
 80027a2:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <ValueAssign+0x258>)
 80027a4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80027a8:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <ValueAssign+0x278>)
 80027aa:	801a      	strh	r2, [r3, #0]
	/////////////////////////////////
	//Current Warnings / Errors	//
	/////////////////////////////////
	if(unRom.B.OverChargeCurrentCut < 100 || unRom.B.OverChargeCurrentCut > 350)
 80027ac:	4b38      	ldr	r3, [pc, #224]	; (8002890 <ValueAssign+0x258>)
 80027ae:	8a1b      	ldrh	r3, [r3, #16]
 80027b0:	2b63      	cmp	r3, #99	; 0x63
 80027b2:	d904      	bls.n	80027be <ValueAssign+0x186>
 80027b4:	4b36      	ldr	r3, [pc, #216]	; (8002890 <ValueAssign+0x258>)
 80027b6:	8a1b      	ldrh	r3, [r3, #16]
 80027b8:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 80027bc:	d902      	bls.n	80027c4 <ValueAssign+0x18c>
	{
		unRom.B.OverChargeCurrentCut = 200;
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <ValueAssign+0x258>)
 80027c0:	22c8      	movs	r2, #200	; 0xc8
 80027c2:	821a      	strh	r2, [r3, #16]
	}

	CHG_OVER_CURR_ERR = unRom.B.OverChargeCurrentCut;
 80027c4:	4b32      	ldr	r3, [pc, #200]	; (8002890 <ValueAssign+0x258>)
 80027c6:	8a1a      	ldrh	r2, [r3, #16]
 80027c8:	4b3a      	ldr	r3, [pc, #232]	; (80028b4 <ValueAssign+0x27c>)
 80027ca:	801a      	strh	r2, [r3, #0]
	if(unRom.B.OverDischargeCurrentCut < 1000 || unRom.B.OverDischargeCurrentCut > 3000)
 80027cc:	4b30      	ldr	r3, [pc, #192]	; (8002890 <ValueAssign+0x258>)
 80027ce:	8a5b      	ldrh	r3, [r3, #18]
 80027d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027d4:	d305      	bcc.n	80027e2 <ValueAssign+0x1aa>
 80027d6:	4b2e      	ldr	r3, [pc, #184]	; (8002890 <ValueAssign+0x258>)
 80027d8:	8a5b      	ldrh	r3, [r3, #18]
 80027da:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80027de:	4293      	cmp	r3, r2
 80027e0:	d903      	bls.n	80027ea <ValueAssign+0x1b2>
	{
		unRom.B.OverDischargeCurrentCut = 2500;
 80027e2:	4b2b      	ldr	r3, [pc, #172]	; (8002890 <ValueAssign+0x258>)
 80027e4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80027e8:	825a      	strh	r2, [r3, #18]
	}

	DSC_OVER_CURR_ERR = unRom.B.OverDischargeCurrentCut;
 80027ea:	4b29      	ldr	r3, [pc, #164]	; (8002890 <ValueAssign+0x258>)
 80027ec:	8a5a      	ldrh	r2, [r3, #18]
 80027ee:	4b32      	ldr	r3, [pc, #200]	; (80028b8 <ValueAssign+0x280>)
 80027f0:	801a      	strh	r2, [r3, #0]
	/////////////////////////////////////////////
	//Voltage Imbalalnace Warnings / Errors	//
	/////////////////////////////////////////////
	if(unRom.B.IBPCut < 100 || unRom.B.IBPCut > 1000)
 80027f2:	4b27      	ldr	r3, [pc, #156]	; (8002890 <ValueAssign+0x258>)
 80027f4:	8a9b      	ldrh	r3, [r3, #20]
 80027f6:	2b63      	cmp	r3, #99	; 0x63
 80027f8:	d904      	bls.n	8002804 <ValueAssign+0x1cc>
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <ValueAssign+0x258>)
 80027fc:	8a9b      	ldrh	r3, [r3, #20]
 80027fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002802:	d903      	bls.n	800280c <ValueAssign+0x1d4>
	{
		unRom.B.IBPCut = 1000;
 8002804:	4b22      	ldr	r3, [pc, #136]	; (8002890 <ValueAssign+0x258>)
 8002806:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800280a:	829a      	strh	r2, [r3, #20]
	}

	VOL_IBP_ERR = unRom.B.IBPCut;
 800280c:	4b20      	ldr	r3, [pc, #128]	; (8002890 <ValueAssign+0x258>)
 800280e:	8a9a      	ldrh	r2, [r3, #20]
 8002810:	4b2a      	ldr	r3, [pc, #168]	; (80028bc <ValueAssign+0x284>)
 8002812:	801a      	strh	r2, [r3, #0]
	if(unRom.B.IBPRelease < 100 || unRom.B.IBPRelease > unRom.B.IBPCut)
 8002814:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <ValueAssign+0x258>)
 8002816:	8adb      	ldrh	r3, [r3, #22]
 8002818:	2b63      	cmp	r3, #99	; 0x63
 800281a:	d905      	bls.n	8002828 <ValueAssign+0x1f0>
 800281c:	4b1c      	ldr	r3, [pc, #112]	; (8002890 <ValueAssign+0x258>)
 800281e:	8ada      	ldrh	r2, [r3, #22]
 8002820:	4b1b      	ldr	r3, [pc, #108]	; (8002890 <ValueAssign+0x258>)
 8002822:	8a9b      	ldrh	r3, [r3, #20]
 8002824:	429a      	cmp	r2, r3
 8002826:	d903      	bls.n	8002830 <ValueAssign+0x1f8>
	{
		unRom.B.IBPRelease = 350;
 8002828:	4b19      	ldr	r3, [pc, #100]	; (8002890 <ValueAssign+0x258>)
 800282a:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800282e:	82da      	strh	r2, [r3, #22]
	}

	VOL_IBP_WARN = unRom.B.IBPRelease;
 8002830:	4b17      	ldr	r3, [pc, #92]	; (8002890 <ValueAssign+0x258>)
 8002832:	8ada      	ldrh	r2, [r3, #22]
 8002834:	4b22      	ldr	r3, [pc, #136]	; (80028c0 <ValueAssign+0x288>)
 8002836:	801a      	strh	r2, [r3, #0]
	/////////////////////////////////////////////
	//Cell balancing level variables			//
	/////////////////////////////////////////////
	if(unRom.B.BalanceStartLVL < 10 || unRom.B.BalanceStartLVL >= 100)
 8002838:	4b15      	ldr	r3, [pc, #84]	; (8002890 <ValueAssign+0x258>)
 800283a:	8b1b      	ldrh	r3, [r3, #24]
 800283c:	2b09      	cmp	r3, #9
 800283e:	d903      	bls.n	8002848 <ValueAssign+0x210>
 8002840:	4b13      	ldr	r3, [pc, #76]	; (8002890 <ValueAssign+0x258>)
 8002842:	8b1b      	ldrh	r3, [r3, #24]
 8002844:	2b63      	cmp	r3, #99	; 0x63
 8002846:	d902      	bls.n	800284e <ValueAssign+0x216>
	{
		unRom.B.BalanceStartLVL = 50;
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <ValueAssign+0x258>)
 800284a:	2232      	movs	r2, #50	; 0x32
 800284c:	831a      	strh	r2, [r3, #24]
	}

	BALANCE_RANGE = unRom.B.BalanceStartLVL;
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <ValueAssign+0x258>)
 8002850:	8b1a      	ldrh	r2, [r3, #24]
 8002852:	4b1c      	ldr	r3, [pc, #112]	; (80028c4 <ValueAssign+0x28c>)
 8002854:	801a      	strh	r2, [r3, #0]
	if(unRom.B.BalanceTargetLVL < 10 || unRom.B.BalanceTargetLVL >= BALANCE_RANGE)
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <ValueAssign+0x258>)
 8002858:	8b5b      	ldrh	r3, [r3, #26]
 800285a:	2b09      	cmp	r3, #9
 800285c:	d905      	bls.n	800286a <ValueAssign+0x232>
 800285e:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <ValueAssign+0x258>)
 8002860:	8b5a      	ldrh	r2, [r3, #26]
 8002862:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <ValueAssign+0x28c>)
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	d302      	bcc.n	8002870 <ValueAssign+0x238>
	{
		unRom.B.BalanceTargetLVL = 10;
 800286a:	4b09      	ldr	r3, [pc, #36]	; (8002890 <ValueAssign+0x258>)
 800286c:	220a      	movs	r2, #10
 800286e:	835a      	strh	r2, [r3, #26]
	}
	Balancing_Hysteresis = unRom.B.BalanceTargetLVL;
 8002870:	4b07      	ldr	r3, [pc, #28]	; (8002890 <ValueAssign+0x258>)
 8002872:	8b5a      	ldrh	r2, [r3, #26]
 8002874:	e028      	b.n	80028c8 <ValueAssign+0x290>
 8002876:	bf00      	nop
 8002878:	20000a04 	.word	0x20000a04
 800287c:	20000a06 	.word	0x20000a06
 8002880:	20000a08 	.word	0x20000a08
 8002884:	20000a0a 	.word	0x20000a0a
 8002888:	20000a14 	.word	0x20000a14
 800288c:	20000a18 	.word	0x20000a18
 8002890:	20000a24 	.word	0x20000a24
 8002894:	200009fc 	.word	0x200009fc
 8002898:	200009fe 	.word	0x200009fe
 800289c:	20000a02 	.word	0x20000a02
 80028a0:	20000a00 	.word	0x20000a00
 80028a4:	20000a0c 	.word	0x20000a0c
 80028a8:	20000a0e 	.word	0x20000a0e
 80028ac:	20000a12 	.word	0x20000a12
 80028b0:	20000a10 	.word	0x20000a10
 80028b4:	20000a16 	.word	0x20000a16
 80028b8:	20000a1a 	.word	0x20000a1a
 80028bc:	20000a1e 	.word	0x20000a1e
 80028c0:	20000a1c 	.word	0x20000a1c
 80028c4:	20000a20 	.word	0x20000a20
 80028c8:	4b2a      	ldr	r3, [pc, #168]	; (8002974 <ValueAssign+0x33c>)
 80028ca:	801a      	strh	r2, [r3, #0]

	if(unRom.B.Year == 0)
 80028cc:	4b2a      	ldr	r3, [pc, #168]	; (8002978 <ValueAssign+0x340>)
 80028ce:	7f1b      	ldrb	r3, [r3, #28]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d102      	bne.n	80028da <ValueAssign+0x2a2>
		unRom.B.Year = 22;
 80028d4:	4b28      	ldr	r3, [pc, #160]	; (8002978 <ValueAssign+0x340>)
 80028d6:	2216      	movs	r2, #22
 80028d8:	771a      	strb	r2, [r3, #28]

	HAL_RTC_WaitForSynchro(&hrtc);
 80028da:	4828      	ldr	r0, [pc, #160]	; (800297c <ValueAssign+0x344>)
 80028dc:	f006 fd68 	bl	80093b0 <HAL_RTC_WaitForSynchro>
	DateToUpdate.Month = DECtoBCD(unRom.B.Month);
 80028e0:	4b25      	ldr	r3, [pc, #148]	; (8002978 <ValueAssign+0x340>)
 80028e2:	7f5b      	ldrb	r3, [r3, #29]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 f877 	bl	80029d8 <DECtoBCD>
 80028ea:	4603      	mov	r3, r0
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b24      	ldr	r3, [pc, #144]	; (8002980 <ValueAssign+0x348>)
 80028f0:	705a      	strb	r2, [r3, #1]
	DateToUpdate.Date = DECtoBCD(unRom.B.Date);
 80028f2:	4b21      	ldr	r3, [pc, #132]	; (8002978 <ValueAssign+0x340>)
 80028f4:	7f9b      	ldrb	r3, [r3, #30]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f86e 	bl	80029d8 <DECtoBCD>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	4b1f      	ldr	r3, [pc, #124]	; (8002980 <ValueAssign+0x348>)
 8002902:	709a      	strb	r2, [r3, #2]
	DateToUpdate.Year = DECtoBCD(unRom.B.Year);
 8002904:	4b1c      	ldr	r3, [pc, #112]	; (8002978 <ValueAssign+0x340>)
 8002906:	7f1b      	ldrb	r3, [r3, #28]
 8002908:	4618      	mov	r0, r3
 800290a:	f000 f865 	bl	80029d8 <DECtoBCD>
 800290e:	4603      	mov	r3, r0
 8002910:	461a      	mov	r2, r3
 8002912:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <ValueAssign+0x348>)
 8002914:	70da      	strb	r2, [r3, #3]
	sTime.Hours = DECtoBCD(unRom.B.Hour);
 8002916:	4b18      	ldr	r3, [pc, #96]	; (8002978 <ValueAssign+0x340>)
 8002918:	7fdb      	ldrb	r3, [r3, #31]
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f85c 	bl	80029d8 <DECtoBCD>
 8002920:	4603      	mov	r3, r0
 8002922:	461a      	mov	r2, r3
 8002924:	4b17      	ldr	r3, [pc, #92]	; (8002984 <ValueAssign+0x34c>)
 8002926:	701a      	strb	r2, [r3, #0]
	sTime.Minutes = DECtoBCD(unRom.B.Minute);
 8002928:	4b13      	ldr	r3, [pc, #76]	; (8002978 <ValueAssign+0x340>)
 800292a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f852 	bl	80029d8 <DECtoBCD>
 8002934:	4603      	mov	r3, r0
 8002936:	461a      	mov	r2, r3
 8002938:	4b12      	ldr	r3, [pc, #72]	; (8002984 <ValueAssign+0x34c>)
 800293a:	705a      	strb	r2, [r3, #1]
	HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);							//rom data assign
 800293c:	2201      	movs	r2, #1
 800293e:	4910      	ldr	r1, [pc, #64]	; (8002980 <ValueAssign+0x348>)
 8002940:	480e      	ldr	r0, [pc, #56]	; (800297c <ValueAssign+0x344>)
 8002942:	f006 fc2b 	bl	800919c <HAL_RTC_SetDate>
	HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);							//read time and date from backup timer(runs when Vbb off)
 8002946:	2201      	movs	r2, #1
 8002948:	490d      	ldr	r1, [pc, #52]	; (8002980 <ValueAssign+0x348>)
 800294a:	480c      	ldr	r0, [pc, #48]	; (800297c <ValueAssign+0x344>)
 800294c:	f006 fcdc 	bl	8009308 <HAL_RTC_GetDate>

	HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);							//apply to main timer(Vbb is ON)
 8002950:	2201      	movs	r2, #1
 8002952:	490b      	ldr	r1, [pc, #44]	; (8002980 <ValueAssign+0x348>)
 8002954:	4809      	ldr	r0, [pc, #36]	; (800297c <ValueAssign+0x344>)
 8002956:	f006 fc21 	bl	800919c <HAL_RTC_SetDate>

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800295a:	2201      	movs	r2, #1
 800295c:	4909      	ldr	r1, [pc, #36]	; (8002984 <ValueAssign+0x34c>)
 800295e:	4807      	ldr	r0, [pc, #28]	; (800297c <ValueAssign+0x344>)
 8002960:	f006 fb44 	bl	8008fec <HAL_RTC_GetTime>
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8002964:	2201      	movs	r2, #1
 8002966:	4907      	ldr	r1, [pc, #28]	; (8002984 <ValueAssign+0x34c>)
 8002968:	4804      	ldr	r0, [pc, #16]	; (800297c <ValueAssign+0x344>)
 800296a:	f006 faa7 	bl	8008ebc <HAL_RTC_SetTime>

}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000a22 	.word	0x20000a22
 8002978:	20000a24 	.word	0x20000a24
 800297c:	20000328 	.word	0x20000328
 8002980:	20001068 	.word	0x20001068
 8002984:	2000106c 	.word	0x2000106c

08002988 <BCDtoDEC>:
uint8_t BCDtoDEC(uint8_t BCD)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	71fb      	strb	r3, [r7, #7]
	uint8_t DEC = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	73fb      	strb	r3, [r7, #15]
	DEC = ((BCD&0xFF)>>4)*10 + (BCD&0x0F)%10;
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	091b      	lsrs	r3, r3, #4
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	b2d8      	uxtb	r0, r3
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	f003 020f 	and.w	r2, r3, #15
 80029ac:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <BCDtoDEC+0x4c>)
 80029ae:	fb83 1302 	smull	r1, r3, r3, r2
 80029b2:	1099      	asrs	r1, r3, #2
 80029b4:	17d3      	asrs	r3, r2, #31
 80029b6:	1ac9      	subs	r1, r1, r3
 80029b8:	460b      	mov	r3, r1
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	1ad1      	subs	r1, r2, r3
 80029c2:	b2cb      	uxtb	r3, r1
 80029c4:	4403      	add	r3, r0
 80029c6:	73fb      	strb	r3, [r7, #15]
	return DEC;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	66666667 	.word	0x66666667

080029d8 <DECtoBCD>:
uint8_t DECtoBCD(uint8_t DEC)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
	uint8_t BCD = 0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	73fb      	strb	r3, [r7, #15]
	BCD = ((DEC/10)<<4) | (DEC%10);
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	4a0d      	ldr	r2, [pc, #52]	; (8002a20 <DECtoBCD+0x48>)
 80029ea:	fba2 2303 	umull	r2, r3, r2, r3
 80029ee:	08db      	lsrs	r3, r3, #3
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	b258      	sxtb	r0, r3
 80029f6:	79fa      	ldrb	r2, [r7, #7]
 80029f8:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <DECtoBCD+0x48>)
 80029fa:	fba3 1302 	umull	r1, r3, r3, r2
 80029fe:	08d9      	lsrs	r1, r3, #3
 8002a00:	460b      	mov	r3, r1
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	4303      	orrs	r3, r0
 8002a10:	b25b      	sxtb	r3, r3
 8002a12:	73fb      	strb	r3, [r7, #15]
	return BCD;
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bc80      	pop	{r7}
 8002a1e:	4770      	bx	lr
 8002a20:	cccccccd 	.word	0xcccccccd

08002a24 <TimeUpdate>:
void TimeUpdate(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4905      	ldr	r1, [pc, #20]	; (8002a40 <TimeUpdate+0x1c>)
 8002a2c:	4805      	ldr	r0, [pc, #20]	; (8002a44 <TimeUpdate+0x20>)
 8002a2e:	f006 fadd 	bl	8008fec <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8002a32:	2201      	movs	r2, #1
 8002a34:	4904      	ldr	r1, [pc, #16]	; (8002a48 <TimeUpdate+0x24>)
 8002a36:	4803      	ldr	r0, [pc, #12]	; (8002a44 <TimeUpdate+0x20>)
 8002a38:	f006 fc66 	bl	8009308 <HAL_RTC_GetDate>
}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	2000106c 	.word	0x2000106c
 8002a44:	20000328 	.word	0x20000328
 8002a48:	20001068 	.word	0x20001068

08002a4c <Errorlog>:
void Errorlog(void)												//called once per a second
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
	if(ERR_FAULTFLAG)
 8002a50:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <Errorlog+0x5c>)
 8002a52:	791b      	ldrb	r3, [r3, #4]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d022      	beq.n	8002aa4 <Errorlog+0x58>
	{
		if((un200_TxData.BY[1] == ErrBuffer[0]) && (un200_TxData.BY[3] == ErrBuffer[1]))							//new error == previous error??
 8002a5e:	4b12      	ldr	r3, [pc, #72]	; (8002aa8 <Errorlog+0x5c>)
 8002a60:	785a      	ldrb	r2, [r3, #1]
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <Errorlog+0x60>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d116      	bne.n	8002a98 <Errorlog+0x4c>
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <Errorlog+0x5c>)
 8002a6c:	78da      	ldrb	r2, [r3, #3]
 8002a6e:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <Errorlog+0x60>)
 8002a70:	785b      	ldrb	r3, [r3, #1]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d110      	bne.n	8002a98 <Errorlog+0x4c>
		{
			if(++ulErrlogTmr >= TMR10M_1HZ)
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <Errorlog+0x64>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <Errorlog+0x64>)
 8002a80:	801a      	strh	r2, [r3, #0]
 8002a82:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <Errorlog+0x64>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002a8a:	d30b      	bcc.n	8002aa4 <Errorlog+0x58>
			{
				ulErrlogTmr = 0;
 8002a8c:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <Errorlog+0x64>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	801a      	strh	r2, [r3, #0]
				ErrValueAssign();
 8002a92:	f000 f80f 	bl	8002ab4 <ErrValueAssign>
			if(++ulErrlogTmr >= TMR10M_1HZ)
 8002a96:	e005      	b.n	8002aa4 <Errorlog+0x58>
			}
		}
		else
		{
			ulErrlogTmr = 0;
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <Errorlog+0x64>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	801a      	strh	r2, [r3, #0]
			ErrValueAssign();
 8002a9e:	f000 f809 	bl	8002ab4 <ErrValueAssign>
		}
	}
}
 8002aa2:	e7ff      	b.n	8002aa4 <Errorlog+0x58>
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20000430 	.word	0x20000430
 8002aac:	2000107c 	.word	0x2000107c
 8002ab0:	2000107e 	.word	0x2000107e

08002ab4 <ErrValueAssign>:
void ErrValueAssign(void)
{
 8002ab4:	b598      	push	{r3, r4, r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	TimeUpdate();
 8002ab8:	f7ff ffb4 	bl	8002a24 <TimeUpdate>
	ErrBuffer[0] = un200_TxData.BY[1];
 8002abc:	4bb8      	ldr	r3, [pc, #736]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002abe:	785a      	ldrb	r2, [r3, #1]
 8002ac0:	4bb8      	ldr	r3, [pc, #736]	; (8002da4 <ErrValueAssign+0x2f0>)
 8002ac2:	701a      	strb	r2, [r3, #0]
	ErrBuffer[1] = un200_TxData.BY[3];
 8002ac4:	4bb6      	ldr	r3, [pc, #728]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002ac6:	78da      	ldrb	r2, [r3, #3]
 8002ac8:	4bb6      	ldr	r3, [pc, #728]	; (8002da4 <ErrValueAssign+0x2f0>)
 8002aca:	705a      	strb	r2, [r3, #1]
	if(++ERRINDEX > 99)
 8002acc:	4bb6      	ldr	r3, [pc, #728]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002ace:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	4bb4      	ldr	r3, [pc, #720]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002ad8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8002adc:	4bb2      	ldr	r3, [pc, #712]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002ade:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002ae2:	2b63      	cmp	r3, #99	; 0x63
 8002ae4:	d903      	bls.n	8002aee <ErrValueAssign+0x3a>
		ERRINDEX = 0;
 8002ae6:	4bb0      	ldr	r3, [pc, #704]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	unRom.B.Alm[ERRINDEX].ErrOverVoltage = ERR_OVERCHARGE | ERR_OVERCELLV;
 8002aee:	4bac      	ldr	r3, [pc, #688]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002af0:	785b      	ldrb	r3, [r3, #1]
 8002af2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	4ba9      	ldr	r3, [pc, #676]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002afa:	785b      	ldrb	r3, [r3, #1]
 8002afc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	49a9      	ldr	r1, [pc, #676]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b04:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	b2d9      	uxtb	r1, r3
 8002b0e:	4aa6      	ldr	r2, [pc, #664]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b10:	4603      	mov	r3, r0
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	1a1b      	subs	r3, r3, r0
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002b1e:	7813      	ldrb	r3, [r2, #0]
 8002b20:	f361 0300 	bfi	r3, r1, #0, #1
 8002b24:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrUnderVoltage = ERR_OVERDISCHARGE | ERR_UNDERCELLV;
 8002b26:	4b9e      	ldr	r3, [pc, #632]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002b28:	785b      	ldrb	r3, [r3, #1]
 8002b2a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	4b9b      	ldr	r3, [pc, #620]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002b32:	785b      	ldrb	r3, [r3, #1]
 8002b34:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	499b      	ldr	r1, [pc, #620]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b3c:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
 8002b40:	4608      	mov	r0, r1
 8002b42:	4313      	orrs	r3, r2
 8002b44:	b2d9      	uxtb	r1, r3
 8002b46:	4a98      	ldr	r2, [pc, #608]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b48:	4603      	mov	r3, r0
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	1a1b      	subs	r3, r3, r0
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4413      	add	r3, r2
 8002b52:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002b56:	7813      	ldrb	r3, [r2, #0]
 8002b58:	f361 0341 	bfi	r3, r1, #1, #1
 8002b5c:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrChargeTemp = ERR_CHARGEOVERTEMP | ERR_CHARGEUNDERTEMP;
 8002b5e:	4b90      	ldr	r3, [pc, #576]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002b60:	785b      	ldrb	r3, [r3, #1]
 8002b62:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002b66:	b2da      	uxtb	r2, r3
 8002b68:	4b8d      	ldr	r3, [pc, #564]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002b6a:	785b      	ldrb	r3, [r3, #1]
 8002b6c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	498d      	ldr	r1, [pc, #564]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b74:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
 8002b78:	4608      	mov	r0, r1
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	b2d9      	uxtb	r1, r3
 8002b7e:	4a8a      	ldr	r2, [pc, #552]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002b80:	4603      	mov	r3, r0
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	1a1b      	subs	r3, r3, r0
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	4413      	add	r3, r2
 8002b8a:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002b8e:	7813      	ldrb	r3, [r2, #0]
 8002b90:	f361 0382 	bfi	r3, r1, #2, #1
 8002b94:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrDischargeTemp = ERR_DISCHARGEOVERTEMP | ERR_DISCHARGEUNDERTEMP;
 8002b96:	4b82      	ldr	r3, [pc, #520]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002b98:	785b      	ldrb	r3, [r3, #1]
 8002b9a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	4b7f      	ldr	r3, [pc, #508]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002ba2:	785b      	ldrb	r3, [r3, #1]
 8002ba4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	497f      	ldr	r1, [pc, #508]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002bac:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
 8002bb0:	4608      	mov	r0, r1
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	b2d9      	uxtb	r1, r3
 8002bb6:	4a7c      	ldr	r2, [pc, #496]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002bb8:	4603      	mov	r3, r0
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	1a1b      	subs	r3, r3, r0
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002bc6:	7813      	ldrb	r3, [r2, #0]
 8002bc8:	f361 03c3 	bfi	r3, r1, #3, #1
 8002bcc:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrOverIBP = ERR_OVERIBP;
 8002bce:	4b76      	ldr	r3, [pc, #472]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002bd0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	4b72      	ldr	r3, [pc, #456]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002bd8:	78db      	ldrb	r3, [r3, #3]
 8002bda:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002bde:	b2d9      	uxtb	r1, r3
 8002be0:	4a71      	ldr	r2, [pc, #452]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002be2:	4603      	mov	r3, r0
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	1a1b      	subs	r3, r3, r0
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4413      	add	r3, r2
 8002bec:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002bf0:	7813      	ldrb	r3, [r2, #0]
 8002bf2:	f361 1304 	bfi	r3, r1, #4, #1
 8002bf6:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrChargeCurrent = ERR_OVERCHARGECURRENT;
 8002bf8:	4b6b      	ldr	r3, [pc, #428]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002bfa:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002bfe:	4618      	mov	r0, r3
 8002c00:	4b67      	ldr	r3, [pc, #412]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002c02:	78db      	ldrb	r3, [r3, #3]
 8002c04:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002c08:	b2d9      	uxtb	r1, r3
 8002c0a:	4a67      	ldr	r2, [pc, #412]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	1a1b      	subs	r3, r3, r0
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4413      	add	r3, r2
 8002c16:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002c1a:	7813      	ldrb	r3, [r2, #0]
 8002c1c:	f361 1345 	bfi	r3, r1, #5, #1
 8002c20:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ErrDischargeCurrent = ERR_OVERDISCHARGECURRENT;
 8002c22:	4b61      	ldr	r3, [pc, #388]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c24:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c28:	4618      	mov	r0, r3
 8002c2a:	4b5d      	ldr	r3, [pc, #372]	; (8002da0 <ErrValueAssign+0x2ec>)
 8002c2c:	78db      	ldrb	r3, [r3, #3]
 8002c2e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002c32:	b2d9      	uxtb	r1, r3
 8002c34:	4a5c      	ldr	r2, [pc, #368]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c36:	4603      	mov	r3, r0
 8002c38:	00db      	lsls	r3, r3, #3
 8002c3a:	1a1b      	subs	r3, r3, r0
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	4413      	add	r3, r2
 8002c40:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002c44:	7813      	ldrb	r3, [r2, #0]
 8002c46:	f361 1386 	bfi	r3, r1, #6, #1
 8002c4a:	7013      	strb	r3, [r2, #0]
	unRom.B.Alm[ERRINDEX].ChargeStatusbit = !AC_ON_SIG;
 8002c4c:	4b57      	ldr	r3, [pc, #348]	; (8002dac <ErrValueAssign+0x2f8>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	4a54      	ldr	r2, [pc, #336]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c58:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8002c5c:	4610      	mov	r0, r2
 8002c5e:	f083 0301 	eor.w	r3, r3, #1
 8002c62:	b2d9      	uxtb	r1, r3
 8002c64:	4a50      	ldr	r2, [pc, #320]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c66:	4603      	mov	r3, r0
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	1a1b      	subs	r3, r3, r0
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	4413      	add	r3, r2
 8002c70:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002c74:	7813      	ldrb	r3, [r2, #0]
 8002c76:	f361 13c7 	bfi	r3, r1, #7, #1
 8002c7a:	7013      	strb	r3, [r2, #0]
	//time information
	unRom.B.Alm[ERRINDEX].Month = BCDtoDEC(DateToUpdate.Month);
 8002c7c:	4b4c      	ldr	r3, [pc, #304]	; (8002db0 <ErrValueAssign+0x2fc>)
 8002c7e:	785b      	ldrb	r3, [r3, #1]
 8002c80:	4a49      	ldr	r2, [pc, #292]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c82:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8002c86:	4614      	mov	r4, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff fe7d 	bl	8002988 <BCDtoDEC>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	4619      	mov	r1, r3
 8002c92:	4a45      	ldr	r2, [pc, #276]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002c94:	4623      	mov	r3, r4
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	1b1b      	subs	r3, r3, r4
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4413      	add	r3, r2
 8002c9e:	332a      	adds	r3, #42	; 0x2a
 8002ca0:	460a      	mov	r2, r1
 8002ca2:	701a      	strb	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].Date = BCDtoDEC(DateToUpdate.Date);
 8002ca4:	4b42      	ldr	r3, [pc, #264]	; (8002db0 <ErrValueAssign+0x2fc>)
 8002ca6:	789b      	ldrb	r3, [r3, #2]
 8002ca8:	4a3f      	ldr	r2, [pc, #252]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002caa:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8002cae:	4614      	mov	r4, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fe69 	bl	8002988 <BCDtoDEC>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4a3b      	ldr	r2, [pc, #236]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002cbc:	4623      	mov	r3, r4
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	1b1b      	subs	r3, r3, r4
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	4413      	add	r3, r2
 8002cc6:	332b      	adds	r3, #43	; 0x2b
 8002cc8:	460a      	mov	r2, r1
 8002cca:	701a      	strb	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].Hour = BCDtoDEC(sTime.Hours);
 8002ccc:	4b39      	ldr	r3, [pc, #228]	; (8002db4 <ErrValueAssign+0x300>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4a35      	ldr	r2, [pc, #212]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002cd2:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8002cd6:	4614      	mov	r4, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fe55 	bl	8002988 <BCDtoDEC>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4a31      	ldr	r2, [pc, #196]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002ce4:	4623      	mov	r3, r4
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	1b1b      	subs	r3, r3, r4
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	4413      	add	r3, r2
 8002cee:	332c      	adds	r3, #44	; 0x2c
 8002cf0:	460a      	mov	r2, r1
 8002cf2:	701a      	strb	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].Minute = BCDtoDEC(sTime.Minutes);
 8002cf4:	4b2f      	ldr	r3, [pc, #188]	; (8002db4 <ErrValueAssign+0x300>)
 8002cf6:	785b      	ldrb	r3, [r3, #1]
 8002cf8:	4a2b      	ldr	r2, [pc, #172]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002cfa:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8002cfe:	4614      	mov	r4, r2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fe41 	bl	8002988 <BCDtoDEC>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4a27      	ldr	r2, [pc, #156]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d0c:	4623      	mov	r3, r4
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	1b1b      	subs	r3, r3, r4
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	332d      	adds	r3, #45	; 0x2d
 8002d18:	460a      	mov	r2, r1
 8002d1a:	701a      	strb	r2, [r3, #0]

	unRom.B.Alm[ERRINDEX].PackVoltage = V_TOT_ACTUAL;
 8002d1c:	4b22      	ldr	r3, [pc, #136]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d1e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d22:	4619      	mov	r1, r3
 8002d24:	4b24      	ldr	r3, [pc, #144]	; (8002db8 <ErrValueAssign+0x304>)
 8002d26:	8898      	ldrh	r0, [r3, #4]
 8002d28:	4a1f      	ldr	r2, [pc, #124]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	1a5b      	subs	r3, r3, r1
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	4413      	add	r3, r2
 8002d34:	332e      	adds	r3, #46	; 0x2e
 8002d36:	4602      	mov	r2, r0
 8002d38:	801a      	strh	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].IBPLevel = CELL_V_DEVI;
 8002d3a:	4b20      	ldr	r3, [pc, #128]	; (8002dbc <ErrValueAssign+0x308>)
 8002d3c:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002d40:	4b19      	ldr	r3, [pc, #100]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d42:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d46:	4619      	mov	r1, r3
 8002d48:	b290      	uxth	r0, r2
 8002d4a:	4a17      	ldr	r2, [pc, #92]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	1a5b      	subs	r3, r3, r1
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	3330      	adds	r3, #48	; 0x30
 8002d58:	4602      	mov	r2, r0
 8002d5a:	801a      	strh	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].Temp = CELL_T_AVG;
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d5e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d62:	4619      	mov	r1, r3
 8002d64:	4b16      	ldr	r3, [pc, #88]	; (8002dc0 <ErrValueAssign+0x30c>)
 8002d66:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8002d6a:	4a0f      	ldr	r2, [pc, #60]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	1a5b      	subs	r3, r3, r1
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	3332      	adds	r3, #50	; 0x32
 8002d78:	4602      	mov	r2, r0
 8002d7a:	801a      	strh	r2, [r3, #0]
	unRom.B.Alm[ERRINDEX].Current = I_TOT_ACTUAL;
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d7e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d82:	4619      	mov	r1, r3
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <ErrValueAssign+0x304>)
 8002d86:	f9b3 0006 	ldrsh.w	r0, [r3, #6]
 8002d8a:	4a07      	ldr	r2, [pc, #28]	; (8002da8 <ErrValueAssign+0x2f4>)
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	1a5b      	subs	r3, r3, r1
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	3334      	adds	r3, #52	; 0x34
 8002d98:	4602      	mov	r2, r0
 8002d9a:	801a      	strh	r2, [r3, #0]
}
 8002d9c:	bf00      	nop
 8002d9e:	bd98      	pop	{r3, r4, r7, pc}
 8002da0:	20000430 	.word	0x20000430
 8002da4:	2000107c 	.word	0x2000107c
 8002da8:	20000a24 	.word	0x20000a24
 8002dac:	200004ac 	.word	0x200004ac
 8002db0:	20001068 	.word	0x20001068
 8002db4:	2000106c 	.word	0x2000106c
 8002db8:	20000438 	.word	0x20000438
 8002dbc:	20000450 	.word	0x20000450
 8002dc0:	20000458 	.word	0x20000458

08002dc4 <ErrorDisplay>:

void ErrorDisplay(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
	if(CMD_ERRLOG_CALL)
 8002dc8:	4bad      	ldr	r3, [pc, #692]	; (8003080 <ErrorDisplay+0x2bc>)
 8002dca:	795b      	ldrb	r3, [r3, #5]
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d009      	beq.n	8002dea <ErrorDisplay+0x26>
	{
		CMD_ERRLOG_CALL = 0;
 8002dd6:	4aaa      	ldr	r2, [pc, #680]	; (8003080 <ErrorDisplay+0x2bc>)
 8002dd8:	7953      	ldrb	r3, [r2, #5]
 8002dda:	f36f 0300 	bfc	r3, #0, #1
 8002dde:	7153      	strb	r3, [r2, #5]
		ERRDISP_INDEX = ERRINDEX;
 8002de0:	4ba8      	ldr	r3, [pc, #672]	; (8003084 <ErrorDisplay+0x2c0>)
 8002de2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8002de6:	4ba8      	ldr	r3, [pc, #672]	; (8003088 <ErrorDisplay+0x2c4>)
 8002de8:	719a      	strb	r2, [r3, #6]
	}
	if(CMD_ERRUP)
 8002dea:	4ba8      	ldr	r3, [pc, #672]	; (800308c <ErrorDisplay+0x2c8>)
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00a      	beq.n	8002e0e <ErrorDisplay+0x4a>
	{
		CMD_ERRUP = 0;
 8002df8:	4aa4      	ldr	r2, [pc, #656]	; (800308c <ErrorDisplay+0x2c8>)
 8002dfa:	7813      	ldrb	r3, [r2, #0]
 8002dfc:	f36f 1304 	bfc	r3, #4, #1
 8002e00:	7013      	strb	r3, [r2, #0]
		ERRDISP_INDEX++;
 8002e02:	4ba1      	ldr	r3, [pc, #644]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e04:	799b      	ldrb	r3, [r3, #6]
 8002e06:	3301      	adds	r3, #1
 8002e08:	b2da      	uxtb	r2, r3
 8002e0a:	4b9f      	ldr	r3, [pc, #636]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e0c:	719a      	strb	r2, [r3, #6]
	}
	if(CMD_ERRDOWN)
 8002e0e:	4b9f      	ldr	r3, [pc, #636]	; (800308c <ErrorDisplay+0x2c8>)
 8002e10:	785b      	ldrb	r3, [r3, #1]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <ErrorDisplay+0x6e>
	{
		CMD_ERRDOWN = 0;
 8002e1c:	4a9b      	ldr	r2, [pc, #620]	; (800308c <ErrorDisplay+0x2c8>)
 8002e1e:	7853      	ldrb	r3, [r2, #1]
 8002e20:	f36f 1304 	bfc	r3, #4, #1
 8002e24:	7053      	strb	r3, [r2, #1]
		ERRDISP_INDEX--;
 8002e26:	4b98      	ldr	r3, [pc, #608]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e28:	799b      	ldrb	r3, [r3, #6]
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	4b96      	ldr	r3, [pc, #600]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e30:	719a      	strb	r2, [r3, #6]
	}
	if(ERRDISP_INDEX > 99 && ERRDISP_INDEX < 200)
 8002e32:	4b95      	ldr	r3, [pc, #596]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e34:	799b      	ldrb	r3, [r3, #6]
 8002e36:	2b63      	cmp	r3, #99	; 0x63
 8002e38:	d906      	bls.n	8002e48 <ErrorDisplay+0x84>
 8002e3a:	4b93      	ldr	r3, [pc, #588]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e3c:	799b      	ldrb	r3, [r3, #6]
 8002e3e:	2bc7      	cmp	r3, #199	; 0xc7
 8002e40:	d802      	bhi.n	8002e48 <ErrorDisplay+0x84>
		ERRDISP_INDEX = 0;
 8002e42:	4b91      	ldr	r3, [pc, #580]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	719a      	strb	r2, [r3, #6]
	if(ERRDISP_INDEX >= 200)
 8002e48:	4b8f      	ldr	r3, [pc, #572]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e4a:	799b      	ldrb	r3, [r3, #6]
 8002e4c:	2bc7      	cmp	r3, #199	; 0xc7
 8002e4e:	d902      	bls.n	8002e56 <ErrorDisplay+0x92>
		ERRDISP_INDEX = 99;
 8002e50:	4b8d      	ldr	r3, [pc, #564]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e52:	2263      	movs	r2, #99	; 0x63
 8002e54:	719a      	strb	r2, [r3, #6]
	/* time information
	un3FD_ErrDisplay1.B.
	*/
	un3FD_ErrDisplay1.B.ErrOverVoltage = unRom.B.Alm[ERRDISP_INDEX].ErrOverVoltage;
 8002e56:	4b8c      	ldr	r3, [pc, #560]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e58:	799b      	ldrb	r3, [r3, #6]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4a89      	ldr	r2, [pc, #548]	; (8003084 <ErrorDisplay+0x2c0>)
 8002e5e:	460b      	mov	r3, r1
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	1a5b      	subs	r3, r3, r1
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	4413      	add	r3, r2
 8002e68:	3328      	adds	r3, #40	; 0x28
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002e70:	b2d9      	uxtb	r1, r3
 8002e72:	4a85      	ldr	r2, [pc, #532]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e74:	7813      	ldrb	r3, [r2, #0]
 8002e76:	f361 0300 	bfi	r3, r1, #0, #1
 8002e7a:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrUnderVoltage = unRom.B.Alm[ERRDISP_INDEX].ErrUnderVoltage;
 8002e7c:	4b82      	ldr	r3, [pc, #520]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e7e:	799b      	ldrb	r3, [r3, #6]
 8002e80:	4619      	mov	r1, r3
 8002e82:	4a80      	ldr	r2, [pc, #512]	; (8003084 <ErrorDisplay+0x2c0>)
 8002e84:	460b      	mov	r3, r1
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	1a5b      	subs	r3, r3, r1
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3328      	adds	r3, #40	; 0x28
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002e96:	b2d9      	uxtb	r1, r3
 8002e98:	4a7b      	ldr	r2, [pc, #492]	; (8003088 <ErrorDisplay+0x2c4>)
 8002e9a:	7813      	ldrb	r3, [r2, #0]
 8002e9c:	f361 0341 	bfi	r3, r1, #1, #1
 8002ea0:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrChargeTemp = unRom.B.Alm[ERRDISP_INDEX].ErrChargeTemp;
 8002ea2:	4b79      	ldr	r3, [pc, #484]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ea4:	799b      	ldrb	r3, [r3, #6]
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4a76      	ldr	r2, [pc, #472]	; (8003084 <ErrorDisplay+0x2c0>)
 8002eaa:	460b      	mov	r3, r1
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	1a5b      	subs	r3, r3, r1
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3328      	adds	r3, #40	; 0x28
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002ebc:	b2d9      	uxtb	r1, r3
 8002ebe:	4a72      	ldr	r2, [pc, #456]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ec0:	7813      	ldrb	r3, [r2, #0]
 8002ec2:	f361 0382 	bfi	r3, r1, #2, #1
 8002ec6:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrDischargeTemp = unRom.B.Alm[ERRDISP_INDEX].ErrDischargeTemp;
 8002ec8:	4b6f      	ldr	r3, [pc, #444]	; (8003088 <ErrorDisplay+0x2c4>)
 8002eca:	799b      	ldrb	r3, [r3, #6]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4a6d      	ldr	r2, [pc, #436]	; (8003084 <ErrorDisplay+0x2c0>)
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	1a5b      	subs	r3, r3, r1
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4413      	add	r3, r2
 8002eda:	3328      	adds	r3, #40	; 0x28
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002ee2:	b2d9      	uxtb	r1, r3
 8002ee4:	4a68      	ldr	r2, [pc, #416]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ee6:	7813      	ldrb	r3, [r2, #0]
 8002ee8:	f361 03c3 	bfi	r3, r1, #3, #1
 8002eec:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrOverIBP = unRom.B.Alm[ERRDISP_INDEX].ErrOverIBP;
 8002eee:	4b66      	ldr	r3, [pc, #408]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ef0:	799b      	ldrb	r3, [r3, #6]
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4a63      	ldr	r2, [pc, #396]	; (8003084 <ErrorDisplay+0x2c0>)
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	1a5b      	subs	r3, r3, r1
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	3328      	adds	r3, #40	; 0x28
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002f08:	b2d9      	uxtb	r1, r3
 8002f0a:	4a5f      	ldr	r2, [pc, #380]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f0c:	7813      	ldrb	r3, [r2, #0]
 8002f0e:	f361 1304 	bfi	r3, r1, #4, #1
 8002f12:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrChargeCurrent = unRom.B.Alm[ERRDISP_INDEX].ErrChargeCurrent;
 8002f14:	4b5c      	ldr	r3, [pc, #368]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f16:	799b      	ldrb	r3, [r3, #6]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4a5a      	ldr	r2, [pc, #360]	; (8003084 <ErrorDisplay+0x2c0>)
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	1a5b      	subs	r3, r3, r1
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	4413      	add	r3, r2
 8002f26:	3328      	adds	r3, #40	; 0x28
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002f2e:	b2d9      	uxtb	r1, r3
 8002f30:	4a55      	ldr	r2, [pc, #340]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f32:	7813      	ldrb	r3, [r2, #0]
 8002f34:	f361 1345 	bfi	r3, r1, #5, #1
 8002f38:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ErrDischargeCurrent = unRom.B.Alm[ERRDISP_INDEX].ErrDischargeCurrent;
 8002f3a:	4b53      	ldr	r3, [pc, #332]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f3c:	799b      	ldrb	r3, [r3, #6]
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4a50      	ldr	r2, [pc, #320]	; (8003084 <ErrorDisplay+0x2c0>)
 8002f42:	460b      	mov	r3, r1
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	1a5b      	subs	r3, r3, r1
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3328      	adds	r3, #40	; 0x28
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002f54:	b2d9      	uxtb	r1, r3
 8002f56:	4a4c      	ldr	r2, [pc, #304]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f58:	7813      	ldrb	r3, [r2, #0]
 8002f5a:	f361 1386 	bfi	r3, r1, #6, #1
 8002f5e:	7013      	strb	r3, [r2, #0]
	un3FD_ErrDisplay1.B.ChargeStatusbit = unRom.B.Alm[ERRDISP_INDEX].ChargeStatusbit;
 8002f60:	4b49      	ldr	r3, [pc, #292]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f62:	799b      	ldrb	r3, [r3, #6]
 8002f64:	4619      	mov	r1, r3
 8002f66:	4a47      	ldr	r2, [pc, #284]	; (8003084 <ErrorDisplay+0x2c0>)
 8002f68:	460b      	mov	r3, r1
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	1a5b      	subs	r3, r3, r1
 8002f6e:	005b      	lsls	r3, r3, #1
 8002f70:	4413      	add	r3, r2
 8002f72:	3328      	adds	r3, #40	; 0x28
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002f7a:	b2d9      	uxtb	r1, r3
 8002f7c:	4a42      	ldr	r2, [pc, #264]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f7e:	7813      	ldrb	r3, [r2, #0]
 8002f80:	f361 13c7 	bfi	r3, r1, #7, #1
 8002f84:	7013      	strb	r3, [r2, #0]
	//time information
	un3FD_ErrDisplay1.B.Month = unRom.B.Alm[ERRDISP_INDEX].Month;
 8002f86:	4b40      	ldr	r3, [pc, #256]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f88:	799b      	ldrb	r3, [r3, #6]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4a3d      	ldr	r2, [pc, #244]	; (8003084 <ErrorDisplay+0x2c0>)
 8002f8e:	460b      	mov	r3, r1
 8002f90:	00db      	lsls	r3, r3, #3
 8002f92:	1a5b      	subs	r3, r3, r1
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	4413      	add	r3, r2
 8002f98:	332a      	adds	r3, #42	; 0x2a
 8002f9a:	781a      	ldrb	r2, [r3, #0]
 8002f9c:	4b3a      	ldr	r3, [pc, #232]	; (8003088 <ErrorDisplay+0x2c4>)
 8002f9e:	709a      	strb	r2, [r3, #2]
	un3FD_ErrDisplay1.B.Date = unRom.B.Alm[ERRDISP_INDEX].Date;
 8002fa0:	4b39      	ldr	r3, [pc, #228]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fa2:	799b      	ldrb	r3, [r3, #6]
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4a37      	ldr	r2, [pc, #220]	; (8003084 <ErrorDisplay+0x2c0>)
 8002fa8:	460b      	mov	r3, r1
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	1a5b      	subs	r3, r3, r1
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	332b      	adds	r3, #43	; 0x2b
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	4b34      	ldr	r3, [pc, #208]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fb8:	70da      	strb	r2, [r3, #3]
	un3FD_ErrDisplay1.B.Hour = unRom.B.Alm[ERRDISP_INDEX].Hour;
 8002fba:	4b33      	ldr	r3, [pc, #204]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fbc:	799b      	ldrb	r3, [r3, #6]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4a30      	ldr	r2, [pc, #192]	; (8003084 <ErrorDisplay+0x2c0>)
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	1a5b      	subs	r3, r3, r1
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	4413      	add	r3, r2
 8002fcc:	332c      	adds	r3, #44	; 0x2c
 8002fce:	781a      	ldrb	r2, [r3, #0]
 8002fd0:	4b2d      	ldr	r3, [pc, #180]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fd2:	711a      	strb	r2, [r3, #4]
	un3FD_ErrDisplay1.B.Minute = unRom.B.Alm[ERRDISP_INDEX].Minute;
 8002fd4:	4b2c      	ldr	r3, [pc, #176]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fd6:	799b      	ldrb	r3, [r3, #6]
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4a2a      	ldr	r2, [pc, #168]	; (8003084 <ErrorDisplay+0x2c0>)
 8002fdc:	460b      	mov	r3, r1
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	1a5b      	subs	r3, r3, r1
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	332d      	adds	r3, #45	; 0x2d
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	4b27      	ldr	r3, [pc, #156]	; (8003088 <ErrorDisplay+0x2c4>)
 8002fec:	715a      	strb	r2, [r3, #5]
	un3FD_ErrDisplay1.B.ErrDispIndex = ERRDISP_INDEX;
 8002fee:	4b26      	ldr	r3, [pc, #152]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ff0:	799a      	ldrb	r2, [r3, #6]
 8002ff2:	4b25      	ldr	r3, [pc, #148]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ff4:	719a      	strb	r2, [r3, #6]
	CAN_Tx_Process(0x3FD, un3FD_ErrDisplay1.BY);
 8002ff6:	4924      	ldr	r1, [pc, #144]	; (8003088 <ErrorDisplay+0x2c4>)
 8002ff8:	f240 30fd 	movw	r0, #1021	; 0x3fd
 8002ffc:	f002 f82e 	bl	800505c <CAN_Tx_Process>
	HAL_Delay(5);
 8003000:	2005      	movs	r0, #5
 8003002:	f003 f80f 	bl	8006024 <HAL_Delay>
	un3FE_ErrDisplay2.B.Voltage = unRom.B.Alm[ERRDISP_INDEX].PackVoltage;
 8003006:	4b20      	ldr	r3, [pc, #128]	; (8003088 <ErrorDisplay+0x2c4>)
 8003008:	799b      	ldrb	r3, [r3, #6]
 800300a:	4619      	mov	r1, r3
 800300c:	4a1d      	ldr	r2, [pc, #116]	; (8003084 <ErrorDisplay+0x2c0>)
 800300e:	460b      	mov	r3, r1
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	1a5b      	subs	r3, r3, r1
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	332e      	adds	r3, #46	; 0x2e
 800301a:	881a      	ldrh	r2, [r3, #0]
 800301c:	4b1c      	ldr	r3, [pc, #112]	; (8003090 <ErrorDisplay+0x2cc>)
 800301e:	801a      	strh	r2, [r3, #0]
	un3FE_ErrDisplay2.B.Dev = unRom.B.Alm[ERRDISP_INDEX].IBPLevel;
 8003020:	4b19      	ldr	r3, [pc, #100]	; (8003088 <ErrorDisplay+0x2c4>)
 8003022:	799b      	ldrb	r3, [r3, #6]
 8003024:	4619      	mov	r1, r3
 8003026:	4a17      	ldr	r2, [pc, #92]	; (8003084 <ErrorDisplay+0x2c0>)
 8003028:	460b      	mov	r3, r1
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	1a5b      	subs	r3, r3, r1
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	4413      	add	r3, r2
 8003032:	3330      	adds	r3, #48	; 0x30
 8003034:	881a      	ldrh	r2, [r3, #0]
 8003036:	4b16      	ldr	r3, [pc, #88]	; (8003090 <ErrorDisplay+0x2cc>)
 8003038:	805a      	strh	r2, [r3, #2]
	un3FE_ErrDisplay2.B.Temp = unRom.B.Alm[ERRDISP_INDEX].Temp;
 800303a:	4b13      	ldr	r3, [pc, #76]	; (8003088 <ErrorDisplay+0x2c4>)
 800303c:	799b      	ldrb	r3, [r3, #6]
 800303e:	4619      	mov	r1, r3
 8003040:	4a10      	ldr	r2, [pc, #64]	; (8003084 <ErrorDisplay+0x2c0>)
 8003042:	460b      	mov	r3, r1
 8003044:	00db      	lsls	r3, r3, #3
 8003046:	1a5b      	subs	r3, r3, r1
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	4413      	add	r3, r2
 800304c:	3332      	adds	r3, #50	; 0x32
 800304e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003052:	4b0f      	ldr	r3, [pc, #60]	; (8003090 <ErrorDisplay+0x2cc>)
 8003054:	809a      	strh	r2, [r3, #4]
	un3FE_ErrDisplay2.B.Current = unRom.B.Alm[ERRDISP_INDEX].Current;
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <ErrorDisplay+0x2c4>)
 8003058:	799b      	ldrb	r3, [r3, #6]
 800305a:	4619      	mov	r1, r3
 800305c:	4a09      	ldr	r2, [pc, #36]	; (8003084 <ErrorDisplay+0x2c0>)
 800305e:	460b      	mov	r3, r1
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	1a5b      	subs	r3, r3, r1
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4413      	add	r3, r2
 8003068:	3334      	adds	r3, #52	; 0x34
 800306a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800306e:	4b08      	ldr	r3, [pc, #32]	; (8003090 <ErrorDisplay+0x2cc>)
 8003070:	80da      	strh	r2, [r3, #6]
	CAN_Tx_Process(0x3FE, un3FE_ErrDisplay2.BY);
 8003072:	4907      	ldr	r1, [pc, #28]	; (8003090 <ErrorDisplay+0x2cc>)
 8003074:	f240 30fe 	movw	r0, #1022	; 0x3fe
 8003078:	f001 fff0 	bl	800505c <CAN_Tx_Process>

}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20001088 	.word	0x20001088
 8003084:	20000a24 	.word	0x20000a24
 8003088:	200010a4 	.word	0x200010a4
 800308c:	20001090 	.word	0x20001090
 8003090:	200010ac 	.word	0x200010ac

08003094 <HAL_CAN_RxFifo0MsgPendingCallback>:
#include "extref.h"
#include "candb.h"
#include "SettingMode.h"

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, ucRxData) != HAL_OK)
 800309c:	4b5f      	ldr	r3, [pc, #380]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800309e:	4a60      	ldr	r2, [pc, #384]	; (8003220 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 80030a0:	2100      	movs	r1, #0
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f003 ffda 	bl	800705c <HAL_CAN_GetRxMessage>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d002      	beq.n	80030b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
		uint32_t errorcode = hcan->ErrorCode;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	60bb      	str	r3, [r7, #8]
		{
//			HAL_CAN_Init(&hcan);
		}
	}

	switch (RxHeader.StdId)
 80030b4:	4b5a      	ldr	r3, [pc, #360]	; (8003220 <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f240 3209 	movw	r2, #777	; 0x309
 80030bc:	4293      	cmp	r3, r2
 80030be:	d01b      	beq.n	80030f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>
 80030c0:	f5b3 7f42 	cmp.w	r3, #776	; 0x308
 80030c4:	f240 80a0 	bls.w	8003208 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
 80030c8:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80030cc:	f080 809c 	bcs.w	8003208 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
 80030d0:	f5b3 7f7c 	cmp.w	r3, #1008	; 0x3f0
 80030d4:	f0c0 8098 	bcc.w	8003208 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
 80030d8:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80030dc:	2b03      	cmp	r3, #3
 80030de:	f200 8093 	bhi.w	8003208 <HAL_CAN_RxFifo0MsgPendingCallback+0x174>
 80030e2:	a201      	add	r2, pc, #4	; (adr r2, 80030e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 80030e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e8:	08003127 	.word	0x08003127
 80030ec:	08003171 	.word	0x08003171
 80030f0:	080031bb 	.word	0x080031bb
 80030f4:	080031e1 	.word	0x080031e1
	{
	case 0x309:
		for (i = 0; i < 2; i++)
 80030f8:	2300      	movs	r3, #0
 80030fa:	73fb      	strb	r3, [r7, #15]
 80030fc:	e00c      	b.n	8003118 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
		{
			un209_RxData.BY[i] = ucRxData[i];
 80030fe:	7bfa      	ldrb	r2, [r7, #15]
 8003100:	7bfb      	ldrb	r3, [r7, #15]
 8003102:	4946      	ldr	r1, [pc, #280]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8003104:	5c89      	ldrb	r1, [r1, r2]
 8003106:	4a47      	ldr	r2, [pc, #284]	; (8003224 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8003108:	54d1      	strb	r1, [r2, r3]
			ucRxData[i] = 0;
 800310a:	7bfb      	ldrb	r3, [r7, #15]
 800310c:	4a43      	ldr	r2, [pc, #268]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800310e:	2100      	movs	r1, #0
 8003110:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 2; i++)
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	3301      	adds	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d9ef      	bls.n	80030fe <HAL_CAN_RxFifo0MsgPendingCallback+0x6a>
		}
		VCU_RelayCommandFlag = ON;
 800311e:	4b42      	ldr	r3, [pc, #264]	; (8003228 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8003120:	2201      	movs	r2, #1
 8003122:	701a      	strb	r2, [r3, #0]
		break;
 8003124:	e075      	b.n	8003212 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
	case 0x3F0:
		for (i = 0; i < 2; i++)
 8003126:	2300      	movs	r3, #0
 8003128:	73fb      	strb	r3, [r7, #15]
 800312a:	e00c      	b.n	8003146 <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
		{
			unSettingModeRx.BY[i] = ucRxData[i];
 800312c:	7bfa      	ldrb	r2, [r7, #15]
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	493a      	ldr	r1, [pc, #232]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8003132:	5c89      	ldrb	r1, [r1, r2]
 8003134:	4a3d      	ldr	r2, [pc, #244]	; (800322c <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8003136:	54d1      	strb	r1, [r2, r3]
			ucRxData[i] = 0;
 8003138:	7bfb      	ldrb	r3, [r7, #15]
 800313a:	4a38      	ldr	r2, [pc, #224]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800313c:	2100      	movs	r1, #0
 800313e:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 2; i++)
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	3301      	adds	r3, #1
 8003144:	73fb      	strb	r3, [r7, #15]
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d9ef      	bls.n	800312c <HAL_CAN_RxFifo0MsgPendingCallback+0x98>
		}
		if(unSettingModeRx.BY[0] == 0x0F && unSettingModeRx.BY[1] == 0x0F)
 800314c:	4b37      	ldr	r3, [pc, #220]	; (800322c <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	2b0f      	cmp	r3, #15
 8003152:	d15b      	bne.n	800320c <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
 8003154:	4b35      	ldr	r3, [pc, #212]	; (800322c <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8003156:	785b      	ldrb	r3, [r3, #1]
 8003158:	2b0f      	cmp	r3, #15
 800315a:	d157      	bne.n	800320c <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
		{
			unSettingModeRx.BY[0] = 0;
 800315c:	4b33      	ldr	r3, [pc, #204]	; (800322c <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 800315e:	2200      	movs	r2, #0
 8003160:	701a      	strb	r2, [r3, #0]
			unSettingModeRx.BY[1] = 0;
 8003162:	4b32      	ldr	r3, [pc, #200]	; (800322c <HAL_CAN_RxFifo0MsgPendingCallback+0x198>)
 8003164:	2200      	movs	r2, #0
 8003166:	705a      	strb	r2, [r3, #1]
			SettingmodeFlag = ON;
 8003168:	4b31      	ldr	r3, [pc, #196]	; (8003230 <HAL_CAN_RxFifo0MsgPendingCallback+0x19c>)
 800316a:	2201      	movs	r2, #1
 800316c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800316e:	e04d      	b.n	800320c <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
	case 0x3F1:
		for (i = 0; i < 2; i++)
 8003170:	2300      	movs	r3, #0
 8003172:	73fb      	strb	r3, [r7, #15]
 8003174:	e00c      	b.n	8003190 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
		{
			unSaveCMDRx.BY[i] = ucRxData[i];
 8003176:	7bfa      	ldrb	r2, [r7, #15]
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	4928      	ldr	r1, [pc, #160]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800317c:	5c89      	ldrb	r1, [r1, r2]
 800317e:	4a2d      	ldr	r2, [pc, #180]	; (8003234 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8003180:	54d1      	strb	r1, [r2, r3]
			ucRxData[i] = 0;
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	4a25      	ldr	r2, [pc, #148]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8003186:	2100      	movs	r1, #0
 8003188:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 2; i++)
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	3301      	adds	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d9ef      	bls.n	8003176 <HAL_CAN_RxFifo0MsgPendingCallback+0xe2>
		}
		if(unSaveCMDRx.BY[0] == 0xF0 && unSaveCMDRx.BY[1] == 0xF0)
 8003196:	4b27      	ldr	r3, [pc, #156]	; (8003234 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2bf0      	cmp	r3, #240	; 0xf0
 800319c:	d138      	bne.n	8003210 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>
 800319e:	4b25      	ldr	r3, [pc, #148]	; (8003234 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 80031a0:	785b      	ldrb	r3, [r3, #1]
 80031a2:	2bf0      	cmp	r3, #240	; 0xf0
 80031a4:	d134      	bne.n	8003210 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>
		{
			unSaveCMDRx.BY[0] = 0;
 80031a6:	4b23      	ldr	r3, [pc, #140]	; (8003234 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
			unSaveCMDRx.BY[1] = 0;
 80031ac:	4b21      	ldr	r3, [pc, #132]	; (8003234 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a0>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	705a      	strb	r2, [r3, #1]
			SavemodeFlag = ON;
 80031b2:	4b21      	ldr	r3, [pc, #132]	; (8003238 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	701a      	strb	r2, [r3, #0]
		}
		break;
 80031b8:	e02a      	b.n	8003210 <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>
	case 0x3F2:
		for (i = 0; i < 8; i++)
 80031ba:	2300      	movs	r3, #0
 80031bc:	73fb      	strb	r3, [r7, #15]
 80031be:	e00c      	b.n	80031da <HAL_CAN_RxFifo0MsgPendingCallback+0x146>
		{
			unSettingBit.BY[i] = ucRxData[i];
 80031c0:	7bfa      	ldrb	r2, [r7, #15]
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
 80031c4:	4915      	ldr	r1, [pc, #84]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80031c6:	5c89      	ldrb	r1, [r1, r2]
 80031c8:	4a1c      	ldr	r2, [pc, #112]	; (800323c <HAL_CAN_RxFifo0MsgPendingCallback+0x1a8>)
 80031ca:	54d1      	strb	r1, [r2, r3]
			ucRxData[i] = 0;
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	4a13      	ldr	r2, [pc, #76]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80031d0:	2100      	movs	r1, #0
 80031d2:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 8; i++)
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
 80031d6:	3301      	adds	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
 80031da:	7bfb      	ldrb	r3, [r7, #15]
 80031dc:	2b07      	cmp	r3, #7
 80031de:	d9ef      	bls.n	80031c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>
		}
	case 0x3F3:
		for (i = 0; i < 2; i++)
 80031e0:	2300      	movs	r3, #0
 80031e2:	73fb      	strb	r3, [r7, #15]
 80031e4:	e00c      	b.n	8003200 <HAL_CAN_RxFifo0MsgPendingCallback+0x16c>
		{
			unSettingUpDown.BY[i] = ucRxData[i];
 80031e6:	7bfa      	ldrb	r2, [r7, #15]
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	490c      	ldr	r1, [pc, #48]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80031ec:	5c89      	ldrb	r1, [r1, r2]
 80031ee:	4a14      	ldr	r2, [pc, #80]	; (8003240 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80031f0:	54d1      	strb	r1, [r2, r3]
			ucRxData[i] = 0;
 80031f2:	7bfb      	ldrb	r3, [r7, #15]
 80031f4:	4a09      	ldr	r2, [pc, #36]	; (800321c <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80031f6:	2100      	movs	r1, #0
 80031f8:	54d1      	strb	r1, [r2, r3]
		for (i = 0; i < 2; i++)
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
 80031fc:	3301      	adds	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
 8003200:	7bfb      	ldrb	r3, [r7, #15]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d9ef      	bls.n	80031e6 <HAL_CAN_RxFifo0MsgPendingCallback+0x152>
		}

		break;
 8003206:	e004      	b.n	8003212 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
	default:
		break;
 8003208:	bf00      	nop
 800320a:	e002      	b.n	8003212 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
		break;
 800320c:	bf00      	nop
 800320e:	e000      	b.n	8003212 <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
		break;
 8003210:	bf00      	nop
	}
}
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200007d8 	.word	0x200007d8
 8003220:	200007b4 	.word	0x200007b4
 8003224:	20000468 	.word	0x20000468
 8003228:	200004e6 	.word	0x200004e6
 800322c:	20001080 	.word	0x20001080
 8003230:	20001064 	.word	0x20001064
 8003234:	20001084 	.word	0x20001084
 8003238:	20001065 	.word	0x20001065
 800323c:	20001088 	.word	0x20001088
 8003240:	20001090 	.word	0x20001090

08003244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003248:	f002 fe8a 	bl	8005f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800324c:	f000 f86e 	bl	800332c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003250:	f000 fa42 	bl	80036d8 <MX_GPIO_Init>
  MX_CAN_Init();
 8003254:	f000 f906 	bl	8003464 <MX_CAN_Init>
  MX_ADC1_Init();
 8003258:	f000 f8c6 	bl	80033e8 <MX_ADC1_Init>
  MX_DMA_Init();
 800325c:	f000 fa1e 	bl	800369c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003260:	f000 f9f2 	bl	8003648 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8003264:	f000 f968 	bl	8003538 <MX_RTC_Init>
  MX_SPI1_Init();
 8003268:	f000 f982 	bl	8003570 <MX_SPI1_Init>
  MX_SPI2_Init();
 800326c:	f000 f9b6 	bl	80035dc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	User_Init();
 8003270:	f000 fecc 	bl	800400c <User_Init>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		Main_Loop();
 8003274:	f000 ffa0 	bl	80041b8 <Main_Loop>
		if(F_OFF)
 8003278:	4b26      	ldr	r3, [pc, #152]	; (8003314 <main+0xd0>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d100      	bne.n	8003282 <main+0x3e>
		Main_Loop();
 8003280:	e7f8      	b.n	8003274 <main+0x30>
			break;
 8003282:	bf00      	nop
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, OFF);
 8003284:	2200      	movs	r2, #0
 8003286:	2120      	movs	r1, #32
 8003288:	4823      	ldr	r0, [pc, #140]	; (8003318 <main+0xd4>)
 800328a:	f004 ffac 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, OFF);
 800328e:	2200      	movs	r2, #0
 8003290:	2180      	movs	r1, #128	; 0x80
 8003292:	4821      	ldr	r0, [pc, #132]	; (8003318 <main+0xd4>)
 8003294:	f004 ffa7 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, OFF);
 8003298:	2200      	movs	r2, #0
 800329a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800329e:	481e      	ldr	r0, [pc, #120]	; (8003318 <main+0xd4>)
 80032a0:	f004 ffa1 	bl	80081e6 <HAL_GPIO_WritePin>
	unRom.B.Hour = BCDtoDEC(sTime.Hours);
 80032a4:	4b1d      	ldr	r3, [pc, #116]	; (800331c <main+0xd8>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff fb6d 	bl	8002988 <BCDtoDEC>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461a      	mov	r2, r3
 80032b2:	4b1b      	ldr	r3, [pc, #108]	; (8003320 <main+0xdc>)
 80032b4:	77da      	strb	r2, [r3, #31]
	unRom.B.Minute = BCDtoDEC(sTime.Minutes);
 80032b6:	4b19      	ldr	r3, [pc, #100]	; (800331c <main+0xd8>)
 80032b8:	785b      	ldrb	r3, [r3, #1]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff fb64 	bl	8002988 <BCDtoDEC>
 80032c0:	4603      	mov	r3, r0
 80032c2:	461a      	mov	r2, r3
 80032c4:	4b16      	ldr	r3, [pc, #88]	; (8003320 <main+0xdc>)
 80032c6:	f883 2020 	strb.w	r2, [r3, #32]
	unRom.B.Month = BCDtoDEC(DateToUpdate.Month);
 80032ca:	4b16      	ldr	r3, [pc, #88]	; (8003324 <main+0xe0>)
 80032cc:	785b      	ldrb	r3, [r3, #1]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff fb5a 	bl	8002988 <BCDtoDEC>
 80032d4:	4603      	mov	r3, r0
 80032d6:	461a      	mov	r2, r3
 80032d8:	4b11      	ldr	r3, [pc, #68]	; (8003320 <main+0xdc>)
 80032da:	775a      	strb	r2, [r3, #29]
	unRom.B.Date = BCDtoDEC(DateToUpdate.Date);
 80032dc:	4b11      	ldr	r3, [pc, #68]	; (8003324 <main+0xe0>)
 80032de:	789b      	ldrb	r3, [r3, #2]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fb51 	bl	8002988 <BCDtoDEC>
 80032e6:	4603      	mov	r3, r0
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <main+0xdc>)
 80032ec:	779a      	strb	r2, [r3, #30]
	unRom.B.Year = BCDtoDEC(DateToUpdate.Year);
 80032ee:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <main+0xe0>)
 80032f0:	78db      	ldrb	r3, [r3, #3]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff fb48 	bl	8002988 <BCDtoDEC>
 80032f8:	4603      	mov	r3, r0
 80032fa:	461a      	mov	r2, r3
 80032fc:	4b08      	ldr	r3, [pc, #32]	; (8003320 <main+0xdc>)
 80032fe:	771a      	strb	r2, [r3, #28]
	WriteToFlash();
 8003300:	f7fe f948 	bl	8001594 <WriteToFlash>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, OFF);		 		//Power hold off
 8003304:	2200      	movs	r2, #0
 8003306:	2108      	movs	r1, #8
 8003308:	4807      	ldr	r0, [pc, #28]	; (8003328 <main+0xe4>)
 800330a:	f004 ff6c 	bl	80081e6 <HAL_GPIO_WritePin>
 800330e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8003310:	4618      	mov	r0, r3
 8003312:	bd80      	pop	{r7, pc}
 8003314:	200004a9 	.word	0x200004a9
 8003318:	40010c00 	.word	0x40010c00
 800331c:	2000106c 	.word	0x2000106c
 8003320:	20000a24 	.word	0x20000a24
 8003324:	20001068 	.word	0x20001068
 8003328:	40010800 	.word	0x40010800

0800332c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b096      	sub	sp, #88	; 0x58
 8003330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003332:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003336:	2228      	movs	r2, #40	; 0x28
 8003338:	2100      	movs	r1, #0
 800333a:	4618      	mov	r0, r3
 800333c:	f007 faac 	bl	800a898 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003340:	f107 031c 	add.w	r3, r7, #28
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	609a      	str	r2, [r3, #8]
 800334c:	60da      	str	r2, [r3, #12]
 800334e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003350:	1d3b      	adds	r3, r7, #4
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	605a      	str	r2, [r3, #4]
 8003358:	609a      	str	r2, [r3, #8]
 800335a:	60da      	str	r2, [r3, #12]
 800335c:	611a      	str	r2, [r3, #16]
 800335e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8003360:	2306      	movs	r3, #6
 8003362:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003364:	2301      	movs	r3, #1
 8003366:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003368:	2301      	movs	r3, #1
 800336a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800336c:	2310      	movs	r3, #16
 800336e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003370:	2302      	movs	r3, #2
 8003372:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003374:	2300      	movs	r3, #0
 8003376:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003378:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800337c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800337e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003382:	4618      	mov	r0, r3
 8003384:	f004 ff54 	bl	8008230 <HAL_RCC_OscConfig>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800338e:	f000 fa61 	bl	8003854 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003392:	230f      	movs	r3, #15
 8003394:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003396:	2302      	movs	r3, #2
 8003398:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800339a:	2300      	movs	r3, #0
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800339e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033a4:	2300      	movs	r3, #0
 80033a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80033a8:	f107 031c 	add.w	r3, r7, #28
 80033ac:	2102      	movs	r1, #2
 80033ae:	4618      	mov	r0, r3
 80033b0:	f005 f9be 	bl	8008730 <HAL_RCC_ClockConfig>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80033ba:	f000 fa4b 	bl	8003854 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80033be:	2303      	movs	r3, #3
 80033c0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80033c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033c6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80033c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033cc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ce:	1d3b      	adds	r3, r7, #4
 80033d0:	4618      	mov	r0, r3
 80033d2:	f005 fb45 	bl	8008a60 <HAL_RCCEx_PeriphCLKConfig>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80033dc:	f000 fa3a 	bl	8003854 <Error_Handler>
  }
}
 80033e0:	bf00      	nop
 80033e2:	3758      	adds	r7, #88	; 0x58
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	605a      	str	r2, [r3, #4]
 80033f6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80033f8:	4b18      	ldr	r3, [pc, #96]	; (800345c <MX_ADC1_Init+0x74>)
 80033fa:	4a19      	ldr	r2, [pc, #100]	; (8003460 <MX_ADC1_Init+0x78>)
 80033fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80033fe:	4b17      	ldr	r3, [pc, #92]	; (800345c <MX_ADC1_Init+0x74>)
 8003400:	2200      	movs	r2, #0
 8003402:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003404:	4b15      	ldr	r3, [pc, #84]	; (800345c <MX_ADC1_Init+0x74>)
 8003406:	2200      	movs	r2, #0
 8003408:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800340a:	4b14      	ldr	r3, [pc, #80]	; (800345c <MX_ADC1_Init+0x74>)
 800340c:	2200      	movs	r2, #0
 800340e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003410:	4b12      	ldr	r3, [pc, #72]	; (800345c <MX_ADC1_Init+0x74>)
 8003412:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003416:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003418:	4b10      	ldr	r3, [pc, #64]	; (800345c <MX_ADC1_Init+0x74>)
 800341a:	2200      	movs	r2, #0
 800341c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800341e:	4b0f      	ldr	r3, [pc, #60]	; (800345c <MX_ADC1_Init+0x74>)
 8003420:	2201      	movs	r2, #1
 8003422:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003424:	480d      	ldr	r0, [pc, #52]	; (800345c <MX_ADC1_Init+0x74>)
 8003426:	f002 fe21 	bl	800606c <HAL_ADC_Init>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003430:	f000 fa10 	bl	8003854 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003434:	230a      	movs	r3, #10
 8003436:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003438:	2301      	movs	r3, #1
 800343a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800343c:	2302      	movs	r3, #2
 800343e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003440:	1d3b      	adds	r3, r7, #4
 8003442:	4619      	mov	r1, r3
 8003444:	4805      	ldr	r0, [pc, #20]	; (800345c <MX_ADC1_Init+0x74>)
 8003446:	f003 f8e7 	bl	8006618 <HAL_ADC_ConfigChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003450:	f000 fa00 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003454:	bf00      	nop
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	2000028c 	.word	0x2000028c
 8003460:	40012400 	.word	0x40012400

08003464 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b08a      	sub	sp, #40	; 0x28
 8003468:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800346a:	4b31      	ldr	r3, [pc, #196]	; (8003530 <MX_CAN_Init+0xcc>)
 800346c:	4a31      	ldr	r2, [pc, #196]	; (8003534 <MX_CAN_Init+0xd0>)
 800346e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8003470:	4b2f      	ldr	r3, [pc, #188]	; (8003530 <MX_CAN_Init+0xcc>)
 8003472:	2210      	movs	r2, #16
 8003474:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003476:	4b2e      	ldr	r3, [pc, #184]	; (8003530 <MX_CAN_Init+0xcc>)
 8003478:	2200      	movs	r2, #0
 800347a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800347c:	4b2c      	ldr	r3, [pc, #176]	; (8003530 <MX_CAN_Init+0xcc>)
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 8003482:	4b2b      	ldr	r3, [pc, #172]	; (8003530 <MX_CAN_Init+0xcc>)
 8003484:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003488:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800348a:	4b29      	ldr	r3, [pc, #164]	; (8003530 <MX_CAN_Init+0xcc>)
 800348c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003490:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003492:	4b27      	ldr	r3, [pc, #156]	; (8003530 <MX_CAN_Init+0xcc>)
 8003494:	2200      	movs	r2, #0
 8003496:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8003498:	4b25      	ldr	r3, [pc, #148]	; (8003530 <MX_CAN_Init+0xcc>)
 800349a:	2201      	movs	r2, #1
 800349c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800349e:	4b24      	ldr	r3, [pc, #144]	; (8003530 <MX_CAN_Init+0xcc>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80034a4:	4b22      	ldr	r3, [pc, #136]	; (8003530 <MX_CAN_Init+0xcc>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80034aa:	4b21      	ldr	r3, [pc, #132]	; (8003530 <MX_CAN_Init+0xcc>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80034b0:	4b1f      	ldr	r3, [pc, #124]	; (8003530 <MX_CAN_Init+0xcc>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80034b6:	481e      	ldr	r0, [pc, #120]	; (8003530 <MX_CAN_Init+0xcc>)
 80034b8:	f003 faee 	bl	8006a98 <HAL_CAN_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80034c2:	f000 f9c7 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef sFilterConfig;

	/* Configure the CAN Filter */
	sFilterConfig.FilterBank = 0;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80034ca:	2300      	movs	r3, #0
 80034cc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80034ce:	2301      	movs	r3, #1
 80034d0:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 80034d2:	2300      	movs	r3, #0
 80034d4:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80034d6:	2300      	movs	r3, #0
 80034d8:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x07ff;
 80034de:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80034e2:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80034e8:	2301      	movs	r3, #1
 80034ea:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80034ec:	230e      	movs	r3, #14
 80034ee:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80034f0:	463b      	mov	r3, r7
 80034f2:	4619      	mov	r1, r3
 80034f4:	480e      	ldr	r0, [pc, #56]	; (8003530 <MX_CAN_Init+0xcc>)
 80034f6:	f003 fbca 	bl	8006c8e <HAL_CAN_ConfigFilter>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <MX_CAN_Init+0xa0>
	{
		/* Filter configuration Error */
		Error_Handler();
 8003500:	f000 f9a8 	bl	8003854 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK)
 8003504:	480a      	ldr	r0, [pc, #40]	; (8003530 <MX_CAN_Init+0xcc>)
 8003506:	f003 fc8b 	bl	8006e20 <HAL_CAN_Start>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <MX_CAN_Init+0xb0>
	{
		Error_Handler();
 8003510:	f000 f9a0 	bl	8003854 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8003514:	2102      	movs	r1, #2
 8003516:	4806      	ldr	r0, [pc, #24]	; (8003530 <MX_CAN_Init+0xcc>)
 8003518:	f003 feb1 	bl	800727e <HAL_CAN_ActivateNotification>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <MX_CAN_Init+0xc2>
	{
		Error_Handler();
 8003522:	f000 f997 	bl	8003854 <Error_Handler>
	}

  /* USER CODE END CAN_Init 2 */

}
 8003526:	bf00      	nop
 8003528:	3728      	adds	r7, #40	; 0x28
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000300 	.word	0x20000300
 8003534:	40006400 	.word	0x40006400

08003538 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800353c:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <MX_RTC_Init+0x30>)
 800353e:	4a0b      	ldr	r2, [pc, #44]	; (800356c <MX_RTC_Init+0x34>)
 8003540:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003542:	4b09      	ldr	r3, [pc, #36]	; (8003568 <MX_RTC_Init+0x30>)
 8003544:	f04f 32ff 	mov.w	r2, #4294967295
 8003548:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800354a:	4b07      	ldr	r3, [pc, #28]	; (8003568 <MX_RTC_Init+0x30>)
 800354c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003550:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003552:	4805      	ldr	r0, [pc, #20]	; (8003568 <MX_RTC_Init+0x30>)
 8003554:	f005 fc1c 	bl	8008d90 <HAL_RTC_Init>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800355e:	f000 f979 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000328 	.word	0x20000328
 800356c:	40002800 	.word	0x40002800

08003570 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003574:	4b17      	ldr	r3, [pc, #92]	; (80035d4 <MX_SPI1_Init+0x64>)
 8003576:	4a18      	ldr	r2, [pc, #96]	; (80035d8 <MX_SPI1_Init+0x68>)
 8003578:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800357a:	4b16      	ldr	r3, [pc, #88]	; (80035d4 <MX_SPI1_Init+0x64>)
 800357c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003580:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003582:	4b14      	ldr	r3, [pc, #80]	; (80035d4 <MX_SPI1_Init+0x64>)
 8003584:	2200      	movs	r2, #0
 8003586:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003588:	4b12      	ldr	r3, [pc, #72]	; (80035d4 <MX_SPI1_Init+0x64>)
 800358a:	2200      	movs	r2, #0
 800358c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800358e:	4b11      	ldr	r3, [pc, #68]	; (80035d4 <MX_SPI1_Init+0x64>)
 8003590:	2200      	movs	r2, #0
 8003592:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003594:	4b0f      	ldr	r3, [pc, #60]	; (80035d4 <MX_SPI1_Init+0x64>)
 8003596:	2200      	movs	r2, #0
 8003598:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800359a:	4b0e      	ldr	r3, [pc, #56]	; (80035d4 <MX_SPI1_Init+0x64>)
 800359c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80035a2:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035a4:	2228      	movs	r2, #40	; 0x28
 80035a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035a8:	4b0a      	ldr	r3, [pc, #40]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ae:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035b4:	4b07      	ldr	r3, [pc, #28]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80035ba:	4b06      	ldr	r3, [pc, #24]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035bc:	220a      	movs	r2, #10
 80035be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80035c0:	4804      	ldr	r0, [pc, #16]	; (80035d4 <MX_SPI1_Init+0x64>)
 80035c2:	f006 f997 	bl	80098f4 <HAL_SPI_Init>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80035cc:	f000 f942 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80035d0:	bf00      	nop
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	2000033c 	.word	0x2000033c
 80035d8:	40013000 	.word	0x40013000

080035dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80035e0:	4b17      	ldr	r3, [pc, #92]	; (8003640 <MX_SPI2_Init+0x64>)
 80035e2:	4a18      	ldr	r2, [pc, #96]	; (8003644 <MX_SPI2_Init+0x68>)
 80035e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80035e6:	4b16      	ldr	r3, [pc, #88]	; (8003640 <MX_SPI2_Init+0x64>)
 80035e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80035ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <MX_SPI2_Init+0x64>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80035f4:	4b12      	ldr	r3, [pc, #72]	; (8003640 <MX_SPI2_Init+0x64>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035fa:	4b11      	ldr	r3, [pc, #68]	; (8003640 <MX_SPI2_Init+0x64>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003600:	4b0f      	ldr	r3, [pc, #60]	; (8003640 <MX_SPI2_Init+0x64>)
 8003602:	2200      	movs	r2, #0
 8003604:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003606:	4b0e      	ldr	r3, [pc, #56]	; (8003640 <MX_SPI2_Init+0x64>)
 8003608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800360c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800360e:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <MX_SPI2_Init+0x64>)
 8003610:	2220      	movs	r2, #32
 8003612:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003614:	4b0a      	ldr	r3, [pc, #40]	; (8003640 <MX_SPI2_Init+0x64>)
 8003616:	2200      	movs	r2, #0
 8003618:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800361a:	4b09      	ldr	r3, [pc, #36]	; (8003640 <MX_SPI2_Init+0x64>)
 800361c:	2200      	movs	r2, #0
 800361e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003620:	4b07      	ldr	r3, [pc, #28]	; (8003640 <MX_SPI2_Init+0x64>)
 8003622:	2200      	movs	r2, #0
 8003624:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003626:	4b06      	ldr	r3, [pc, #24]	; (8003640 <MX_SPI2_Init+0x64>)
 8003628:	220a      	movs	r2, #10
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800362c:	4804      	ldr	r0, [pc, #16]	; (8003640 <MX_SPI2_Init+0x64>)
 800362e:	f006 f961 	bl	80098f4 <HAL_SPI_Init>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003638:	f000 f90c 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20000394 	.word	0x20000394
 8003644:	40003800 	.word	0x40003800

08003648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800364c:	4b11      	ldr	r3, [pc, #68]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 800364e:	4a12      	ldr	r2, [pc, #72]	; (8003698 <MX_USART1_UART_Init+0x50>)
 8003650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003652:	4b10      	ldr	r3, [pc, #64]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 8003654:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800365a:	4b0e      	ldr	r3, [pc, #56]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003660:	4b0c      	ldr	r3, [pc, #48]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 8003662:	2200      	movs	r2, #0
 8003664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 8003668:	2200      	movs	r2, #0
 800366a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800366c:	4b09      	ldr	r3, [pc, #36]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 800366e:	220c      	movs	r2, #12
 8003670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003672:	4b08      	ldr	r3, [pc, #32]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 8003674:	2200      	movs	r2, #0
 8003676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 800367a:	2200      	movs	r2, #0
 800367c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800367e:	4805      	ldr	r0, [pc, #20]	; (8003694 <MX_USART1_UART_Init+0x4c>)
 8003680:	f006 feb0 	bl	800a3e4 <HAL_UART_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800368a:	f000 f8e3 	bl	8003854 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200003ec 	.word	0x200003ec
 8003698:	40013800 	.word	0x40013800

0800369c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036a2:	4b0c      	ldr	r3, [pc, #48]	; (80036d4 <MX_DMA_Init+0x38>)
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	4a0b      	ldr	r2, [pc, #44]	; (80036d4 <MX_DMA_Init+0x38>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6153      	str	r3, [r2, #20]
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <MX_DMA_Init+0x38>)
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	607b      	str	r3, [r7, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80036ba:	2200      	movs	r2, #0
 80036bc:	2100      	movs	r1, #0
 80036be:	200b      	movs	r0, #11
 80036c0:	f004 f8fd 	bl	80078be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80036c4:	200b      	movs	r0, #11
 80036c6:	f004 f916 	bl	80078f6 <HAL_NVIC_EnableIRQ>

}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40021000 	.word	0x40021000

080036d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036de:	f107 0310 	add.w	r3, r7, #16
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	609a      	str	r2, [r3, #8]
 80036ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ec:	4b54      	ldr	r3, [pc, #336]	; (8003840 <MX_GPIO_Init+0x168>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	4a53      	ldr	r2, [pc, #332]	; (8003840 <MX_GPIO_Init+0x168>)
 80036f2:	f043 0310 	orr.w	r3, r3, #16
 80036f6:	6193      	str	r3, [r2, #24]
 80036f8:	4b51      	ldr	r3, [pc, #324]	; (8003840 <MX_GPIO_Init+0x168>)
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	f003 0310 	and.w	r3, r3, #16
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003704:	4b4e      	ldr	r3, [pc, #312]	; (8003840 <MX_GPIO_Init+0x168>)
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	4a4d      	ldr	r2, [pc, #308]	; (8003840 <MX_GPIO_Init+0x168>)
 800370a:	f043 0320 	orr.w	r3, r3, #32
 800370e:	6193      	str	r3, [r2, #24]
 8003710:	4b4b      	ldr	r3, [pc, #300]	; (8003840 <MX_GPIO_Init+0x168>)
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	f003 0320 	and.w	r3, r3, #32
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800371c:	4b48      	ldr	r3, [pc, #288]	; (8003840 <MX_GPIO_Init+0x168>)
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	4a47      	ldr	r2, [pc, #284]	; (8003840 <MX_GPIO_Init+0x168>)
 8003722:	f043 0304 	orr.w	r3, r3, #4
 8003726:	6193      	str	r3, [r2, #24]
 8003728:	4b45      	ldr	r3, [pc, #276]	; (8003840 <MX_GPIO_Init+0x168>)
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	607b      	str	r3, [r7, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003734:	4b42      	ldr	r3, [pc, #264]	; (8003840 <MX_GPIO_Init+0x168>)
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	4a41      	ldr	r2, [pc, #260]	; (8003840 <MX_GPIO_Init+0x168>)
 800373a:	f043 0308 	orr.w	r3, r3, #8
 800373e:	6193      	str	r3, [r2, #24]
 8003740:	4b3f      	ldr	r3, [pc, #252]	; (8003840 <MX_GPIO_Init+0x168>)
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	f003 0308 	and.w	r3, r3, #8
 8003748:	603b      	str	r3, [r7, #0]
 800374a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWR_HOLD_Pin|SPI1_CS_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 800374c:	2200      	movs	r2, #0
 800374e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8003752:	483c      	ldr	r0, [pc, #240]	; (8003844 <MX_GPIO_Init+0x16c>)
 8003754:	f004 fd47 	bl	80081e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|BAT_100p_Pin|HEATER_M_Pin|HEATER_P_Pin
 8003758:	2200      	movs	r2, #0
 800375a:	f241 31f8 	movw	r1, #5112	; 0x13f8
 800375e:	483a      	ldr	r0, [pc, #232]	; (8003848 <MX_GPIO_Init+0x170>)
 8003760:	f004 fd41 	bl	80081e6 <HAL_GPIO_WritePin>
                          |CHARGE_M_Pin|CHARGE_P_Pin|DISCHARGE_M_Pin|DISCHARGE_P_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_EN_Pin|ERR_LED_Pin|FULL_LED_Pin|ERR_BUZZ_Pin
 8003764:	2200      	movs	r2, #0
 8003766:	f44f 51fe 	mov.w	r1, #8128	; 0x1fc0
 800376a:	4838      	ldr	r0, [pc, #224]	; (800384c <MX_GPIO_Init+0x174>)
 800376c:	f004 fd3b 	bl	80081e6 <HAL_GPIO_WritePin>
                          |BAT_20p_Pin|BAT_40p_Pin|BAT_60p_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BAT_80p_GPIO_Port, BAT_80p_Pin, GPIO_PIN_RESET);
 8003770:	2200      	movs	r2, #0
 8003772:	2104      	movs	r1, #4
 8003774:	4836      	ldr	r0, [pc, #216]	; (8003850 <MX_GPIO_Init+0x178>)
 8003776:	f004 fd36 	bl	80081e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : POWER_ON_Pin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 800377a:	2304      	movs	r3, #4
 800377c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8003786:	f107 0310 	add.w	r3, r7, #16
 800378a:	4619      	mov	r1, r3
 800378c:	482d      	ldr	r0, [pc, #180]	; (8003844 <MX_GPIO_Init+0x16c>)
 800378e:	f004 fb7f 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_HOLD_Pin SPI1_CS_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = PWR_HOLD_Pin|SPI1_CS_Pin|BUZZER_Pin;
 8003792:	f44f 738c 	mov.w	r3, #280	; 0x118
 8003796:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003798:	2301      	movs	r3, #1
 800379a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379c:	2300      	movs	r3, #0
 800379e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037a0:	2302      	movs	r3, #2
 80037a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a4:	f107 0310 	add.w	r3, r7, #16
 80037a8:	4619      	mov	r1, r3
 80037aa:	4826      	ldr	r0, [pc, #152]	; (8003844 <MX_GPIO_Init+0x16c>)
 80037ac:	f004 fb70 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : BATT_SEL_Pin */
  GPIO_InitStruct.Pin = BATT_SEL_Pin;
 80037b0:	2310      	movs	r3, #16
 80037b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037b4:	2300      	movs	r3, #0
 80037b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BATT_SEL_GPIO_Port, &GPIO_InitStruct);
 80037bc:	f107 0310 	add.w	r3, r7, #16
 80037c0:	4619      	mov	r1, r3
 80037c2:	4822      	ldr	r0, [pc, #136]	; (800384c <MX_GPIO_Init+0x174>)
 80037c4:	f004 fb64 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : AC_ON_SIG_Pin KEY_ON_SIG_Pin */
  GPIO_InitStruct.Pin = AC_ON_SIG_Pin|KEY_ON_SIG_Pin;
 80037c8:	2303      	movs	r3, #3
 80037ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d0:	2300      	movs	r3, #0
 80037d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d4:	f107 0310 	add.w	r3, r7, #16
 80037d8:	4619      	mov	r1, r3
 80037da:	481b      	ldr	r0, [pc, #108]	; (8003848 <MX_GPIO_Init+0x170>)
 80037dc:	f004 fb58 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin BAT_100p_Pin HEATER_M_Pin HEATER_P_Pin
                           CHARGE_M_Pin CHARGE_P_Pin DISCHARGE_M_Pin DISCHARGE_P_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|BAT_100p_Pin|HEATER_M_Pin|HEATER_P_Pin
 80037e0:	f241 33f8 	movw	r3, #5112	; 0x13f8
 80037e4:	613b      	str	r3, [r7, #16]
                          |CHARGE_M_Pin|CHARGE_P_Pin|DISCHARGE_M_Pin|DISCHARGE_P_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e6:	2301      	movs	r3, #1
 80037e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ee:	2302      	movs	r3, #2
 80037f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037f2:	f107 0310 	add.w	r3, r7, #16
 80037f6:	4619      	mov	r1, r3
 80037f8:	4813      	ldr	r0, [pc, #76]	; (8003848 <MX_GPIO_Init+0x170>)
 80037fa:	f004 fb49 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_EN_Pin ERR_LED_Pin FULL_LED_Pin ERR_BUZZ_Pin
                           BAT_20p_Pin BAT_40p_Pin BAT_60p_Pin */
  GPIO_InitStruct.Pin = SPI2_EN_Pin|ERR_LED_Pin|FULL_LED_Pin|ERR_BUZZ_Pin
 80037fe:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 8003802:	613b      	str	r3, [r7, #16]
                          |BAT_20p_Pin|BAT_40p_Pin|BAT_60p_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003804:	2301      	movs	r3, #1
 8003806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003808:	2300      	movs	r3, #0
 800380a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800380c:	2302      	movs	r3, #2
 800380e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003810:	f107 0310 	add.w	r3, r7, #16
 8003814:	4619      	mov	r1, r3
 8003816:	480d      	ldr	r0, [pc, #52]	; (800384c <MX_GPIO_Init+0x174>)
 8003818:	f004 fb3a 	bl	8007e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : BAT_80p_Pin */
  GPIO_InitStruct.Pin = BAT_80p_Pin;
 800381c:	2304      	movs	r3, #4
 800381e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003820:	2301      	movs	r3, #1
 8003822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003824:	2300      	movs	r3, #0
 8003826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003828:	2302      	movs	r3, #2
 800382a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_80p_GPIO_Port, &GPIO_InitStruct);
 800382c:	f107 0310 	add.w	r3, r7, #16
 8003830:	4619      	mov	r1, r3
 8003832:	4807      	ldr	r0, [pc, #28]	; (8003850 <MX_GPIO_Init+0x178>)
 8003834:	f004 fb2c 	bl	8007e90 <HAL_GPIO_Init>

}
 8003838:	bf00      	nop
 800383a:	3720      	adds	r7, #32
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021000 	.word	0x40021000
 8003844:	40010800 	.word	0x40010800
 8003848:	40010c00 	.word	0x40010c00
 800384c:	40011000 	.word	0x40011000
 8003850:	40011400 	.word	0x40011400

08003854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
	 {
	 Uart1Transmit("Error_Handler\r\n");
	 }
	 */
  /* USER CODE END Error_Handler_Debug */
}
 8003858:	bf00      	nop
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <Read_IGN>:

/******************************************************************************/
/*          Read Key Input                                                    */
/******************************************************************************/
void Read_IGN(void)
{
 8003860:	b598      	push	{r3, r4, r7, lr}
 8003862:	af00      	add	r7, sp, #0
//****************Power ON signal************************************************
	if (POWER_ON == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2))
 8003864:	4b53      	ldr	r3, [pc, #332]	; (80039b4 <Read_IGN+0x154>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800386c:	b2db      	uxtb	r3, r3
 800386e:	461c      	mov	r4, r3
 8003870:	2104      	movs	r1, #4
 8003872:	4851      	ldr	r0, [pc, #324]	; (80039b8 <Read_IGN+0x158>)
 8003874:	f004 fca0 	bl	80081b8 <HAL_GPIO_ReadPin>
 8003878:	4603      	mov	r3, r0
 800387a:	429c      	cmp	r4, r3
 800387c:	d103      	bne.n	8003886 <Read_IGN+0x26>
		ucChtPower_On = 11;
 800387e:	4b4f      	ldr	r3, [pc, #316]	; (80039bc <Read_IGN+0x15c>)
 8003880:	220b      	movs	r2, #11
 8003882:	701a      	strb	r2, [r3, #0]
 8003884:	e019      	b.n	80038ba <Read_IGN+0x5a>
	else
	{
		if (!--ucChtPower_On)
 8003886:	4b4d      	ldr	r3, [pc, #308]	; (80039bc <Read_IGN+0x15c>)
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	3b01      	subs	r3, #1
 800388c:	b2da      	uxtb	r2, r3
 800388e:	4b4b      	ldr	r3, [pc, #300]	; (80039bc <Read_IGN+0x15c>)
 8003890:	701a      	strb	r2, [r3, #0]
 8003892:	4b4a      	ldr	r3, [pc, #296]	; (80039bc <Read_IGN+0x15c>)
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10f      	bne.n	80038ba <Read_IGN+0x5a>
		{
			ucChtPower_On = 11;
 800389a:	4b48      	ldr	r3, [pc, #288]	; (80039bc <Read_IGN+0x15c>)
 800389c:	220b      	movs	r2, #11
 800389e:	701a      	strb	r2, [r3, #0]
			POWER_ON = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80038a0:	2104      	movs	r1, #4
 80038a2:	4845      	ldr	r0, [pc, #276]	; (80039b8 <Read_IGN+0x158>)
 80038a4:	f004 fc88 	bl	80081b8 <HAL_GPIO_ReadPin>
 80038a8:	4603      	mov	r3, r0
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	b2d9      	uxtb	r1, r3
 80038b0:	4a40      	ldr	r2, [pc, #256]	; (80039b4 <Read_IGN+0x154>)
 80038b2:	7813      	ldrb	r3, [r2, #0]
 80038b4:	f361 0300 	bfi	r3, r1, #0, #1
 80038b8:	7013      	strb	r3, [r2, #0]
		}
	}

//*******************AC ON signal*********************************************
	if (AC_ON_SIG == HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0))
 80038ba:	4b3e      	ldr	r3, [pc, #248]	; (80039b4 <Read_IGN+0x154>)
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	461c      	mov	r4, r3
 80038c6:	2101      	movs	r1, #1
 80038c8:	483d      	ldr	r0, [pc, #244]	; (80039c0 <Read_IGN+0x160>)
 80038ca:	f004 fc75 	bl	80081b8 <HAL_GPIO_ReadPin>
 80038ce:	4603      	mov	r3, r0
 80038d0:	429c      	cmp	r4, r3
 80038d2:	d103      	bne.n	80038dc <Read_IGN+0x7c>
		ucChtAC_On_Signal = 11;
 80038d4:	4b3b      	ldr	r3, [pc, #236]	; (80039c4 <Read_IGN+0x164>)
 80038d6:	220b      	movs	r2, #11
 80038d8:	701a      	strb	r2, [r3, #0]
 80038da:	e019      	b.n	8003910 <Read_IGN+0xb0>
	else
	{
		if (!--ucChtAC_On_Signal)
 80038dc:	4b39      	ldr	r3, [pc, #228]	; (80039c4 <Read_IGN+0x164>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	4b37      	ldr	r3, [pc, #220]	; (80039c4 <Read_IGN+0x164>)
 80038e6:	701a      	strb	r2, [r3, #0]
 80038e8:	4b36      	ldr	r3, [pc, #216]	; (80039c4 <Read_IGN+0x164>)
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10f      	bne.n	8003910 <Read_IGN+0xb0>
		{
			ucChtAC_On_Signal = 11;
 80038f0:	4b34      	ldr	r3, [pc, #208]	; (80039c4 <Read_IGN+0x164>)
 80038f2:	220b      	movs	r2, #11
 80038f4:	701a      	strb	r2, [r3, #0]
			AC_ON_SIG = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 80038f6:	2101      	movs	r1, #1
 80038f8:	4831      	ldr	r0, [pc, #196]	; (80039c0 <Read_IGN+0x160>)
 80038fa:	f004 fc5d 	bl	80081b8 <HAL_GPIO_ReadPin>
 80038fe:	4603      	mov	r3, r0
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	b2d9      	uxtb	r1, r3
 8003906:	4a2b      	ldr	r2, [pc, #172]	; (80039b4 <Read_IGN+0x154>)
 8003908:	7813      	ldrb	r3, [r2, #0]
 800390a:	f361 0382 	bfi	r3, r1, #2, #1
 800390e:	7013      	strb	r3, [r2, #0]
		}
	}
	//******************Key ON signal*********************************************
		if (KEY_ON_SIG == HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1))
 8003910:	4b28      	ldr	r3, [pc, #160]	; (80039b4 <Read_IGN+0x154>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461c      	mov	r4, r3
 800391c:	2102      	movs	r1, #2
 800391e:	4828      	ldr	r0, [pc, #160]	; (80039c0 <Read_IGN+0x160>)
 8003920:	f004 fc4a 	bl	80081b8 <HAL_GPIO_ReadPin>
 8003924:	4603      	mov	r3, r0
 8003926:	429c      	cmp	r4, r3
 8003928:	d103      	bne.n	8003932 <Read_IGN+0xd2>
			ucChtKey_On_Signal = 11;
 800392a:	4b27      	ldr	r3, [pc, #156]	; (80039c8 <Read_IGN+0x168>)
 800392c:	220b      	movs	r2, #11
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e019      	b.n	8003966 <Read_IGN+0x106>
		else
		{
			if (!--ucChtKey_On_Signal)
 8003932:	4b25      	ldr	r3, [pc, #148]	; (80039c8 <Read_IGN+0x168>)
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	3b01      	subs	r3, #1
 8003938:	b2da      	uxtb	r2, r3
 800393a:	4b23      	ldr	r3, [pc, #140]	; (80039c8 <Read_IGN+0x168>)
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	4b22      	ldr	r3, [pc, #136]	; (80039c8 <Read_IGN+0x168>)
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10f      	bne.n	8003966 <Read_IGN+0x106>
			{
				ucChtKey_On_Signal = 11;
 8003946:	4b20      	ldr	r3, [pc, #128]	; (80039c8 <Read_IGN+0x168>)
 8003948:	220b      	movs	r2, #11
 800394a:	701a      	strb	r2, [r3, #0]
				KEY_ON_SIG = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 800394c:	2102      	movs	r1, #2
 800394e:	481c      	ldr	r0, [pc, #112]	; (80039c0 <Read_IGN+0x160>)
 8003950:	f004 fc32 	bl	80081b8 <HAL_GPIO_ReadPin>
 8003954:	4603      	mov	r3, r0
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	b2d9      	uxtb	r1, r3
 800395c:	4a15      	ldr	r2, [pc, #84]	; (80039b4 <Read_IGN+0x154>)
 800395e:	7813      	ldrb	r3, [r2, #0]
 8003960:	f361 03c3 	bfi	r3, r1, #3, #1
 8003964:	7013      	strb	r3, [r2, #0]
			}
		}
	//******************CAN signal*********************************************
		ST_PWRSW = POWER_ON;
 8003966:	4b13      	ldr	r3, [pc, #76]	; (80039b4 <Read_IGN+0x154>)
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800396e:	b2d9      	uxtb	r1, r3
 8003970:	4a16      	ldr	r2, [pc, #88]	; (80039cc <Read_IGN+0x16c>)
 8003972:	7853      	ldrb	r3, [r2, #1]
 8003974:	f361 0300 	bfi	r3, r1, #0, #1
 8003978:	7053      	strb	r3, [r2, #1]
		ST_KEYON = !KEY_ON_SIG;
 800397a:	4b0e      	ldr	r3, [pc, #56]	; (80039b4 <Read_IGN+0x154>)
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	f083 0301 	eor.w	r3, r3, #1
 8003988:	b2d9      	uxtb	r1, r3
 800398a:	4a10      	ldr	r2, [pc, #64]	; (80039cc <Read_IGN+0x16c>)
 800398c:	7853      	ldrb	r3, [r2, #1]
 800398e:	f361 0341 	bfi	r3, r1, #1, #1
 8003992:	7053      	strb	r3, [r2, #1]
		ST_ACON = !AC_ON_SIG;
 8003994:	4b07      	ldr	r3, [pc, #28]	; (80039b4 <Read_IGN+0x154>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800399c:	b2db      	uxtb	r3, r3
 800399e:	f083 0301 	eor.w	r3, r3, #1
 80039a2:	b2d9      	uxtb	r1, r3
 80039a4:	4a09      	ldr	r2, [pc, #36]	; (80039cc <Read_IGN+0x16c>)
 80039a6:	7853      	ldrb	r3, [r2, #1]
 80039a8:	f361 0382 	bfi	r3, r1, #2, #1
 80039ac:	7053      	strb	r3, [r2, #1]
}
 80039ae:	bf00      	nop
 80039b0:	bd98      	pop	{r3, r4, r7, pc}
 80039b2:	bf00      	nop
 80039b4:	200004ac 	.word	0x200004ac
 80039b8:	40010800 	.word	0x40010800
 80039bc:	200004ad 	.word	0x200004ad
 80039c0:	40010c00 	.word	0x40010c00
 80039c4:	200004af 	.word	0x200004af
 80039c8:	200004b0 	.word	0x200004b0
 80039cc:	20000438 	.word	0x20000438

080039d0 <Write_Port_Output>:
/******************************************************************************/
/*          Write Port Output                                                 */
/******************************************************************************/
void Write_Port_Output(void)			//m-BMS H/W ver3.1.
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, ERR_LED);					//AC-On led output
 80039d4:	4b6a      	ldr	r3, [pc, #424]	; (8003b80 <Write_Port_Output+0x1b0>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	461a      	mov	r2, r3
 80039e0:	2180      	movs	r1, #128	; 0x80
 80039e2:	4868      	ldr	r0, [pc, #416]	; (8003b84 <Write_Port_Output+0x1b4>)
 80039e4:	f004 fbff 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, FULL_LED);					//charge error led
 80039e8:	4b65      	ldr	r3, [pc, #404]	; (8003b80 <Write_Port_Output+0x1b0>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	461a      	mov	r2, r3
 80039f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039f8:	4862      	ldr	r0, [pc, #392]	; (8003b84 <Write_Port_Output+0x1b4>)
 80039fa:	f004 fbf4 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, ERR_BUZZ);
 80039fe:	4b60      	ldr	r3, [pc, #384]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	461a      	mov	r2, r3
 8003a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a0e:	485d      	ldr	r0, [pc, #372]	; (8003b84 <Write_Port_Output+0x1b4>)
 8003a10:	f004 fbe9 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, BUZZER);
 8003a14:	4b5a      	ldr	r3, [pc, #360]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a24:	4858      	ldr	r0, [pc, #352]	; (8003b88 <Write_Port_Output+0x1b8>)
 8003a26:	f004 fbde 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, BAT_20p);
 8003a2a:	4b55      	ldr	r3, [pc, #340]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a2c:	789b      	ldrb	r3, [r3, #2]
 8003a2e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	461a      	mov	r2, r3
 8003a36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a3a:	4852      	ldr	r0, [pc, #328]	; (8003b84 <Write_Port_Output+0x1b4>)
 8003a3c:	f004 fbd3 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, BAT_40p);
 8003a40:	4b4f      	ldr	r3, [pc, #316]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a42:	789b      	ldrb	r3, [r3, #2]
 8003a44:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a50:	484c      	ldr	r0, [pc, #304]	; (8003b84 <Write_Port_Output+0x1b4>)
 8003a52:	f004 fbc8 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, BAT_60p);
 8003a56:	4b4a      	ldr	r3, [pc, #296]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a58:	789b      	ldrb	r3, [r3, #2]
 8003a5a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	461a      	mov	r2, r3
 8003a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a66:	4847      	ldr	r0, [pc, #284]	; (8003b84 <Write_Port_Output+0x1b4>)
 8003a68:	f004 fbbd 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, BAT_80p);
 8003a6c:	4b44      	ldr	r3, [pc, #272]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a6e:	789b      	ldrb	r3, [r3, #2]
 8003a70:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	461a      	mov	r2, r3
 8003a78:	2104      	movs	r1, #4
 8003a7a:	4844      	ldr	r0, [pc, #272]	; (8003b8c <Write_Port_Output+0x1bc>)
 8003a7c:	f004 fbb3 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, BAT_100p);
 8003a80:	4b3f      	ldr	r3, [pc, #252]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a82:	789b      	ldrb	r3, [r3, #2]
 8003a84:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	2108      	movs	r1, #8
 8003a8e:	4840      	ldr	r0, [pc, #256]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003a90:	f004 fba9 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, HEATER_M);
 8003a94:	4b3a      	ldr	r3, [pc, #232]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003a96:	785b      	ldrb	r3, [r3, #1]
 8003a98:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	2110      	movs	r1, #16
 8003aa2:	483b      	ldr	r0, [pc, #236]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003aa4:	f004 fb9f 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, HEATER_P);
 8003aa8:	4b35      	ldr	r3, [pc, #212]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003aaa:	785b      	ldrb	r3, [r3, #1]
 8003aac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	2120      	movs	r1, #32
 8003ab6:	4836      	ldr	r0, [pc, #216]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003ab8:	f004 fb95 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, CHARGE_M);
 8003abc:	4b30      	ldr	r3, [pc, #192]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003abe:	785b      	ldrb	r3, [r3, #1]
 8003ac0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	2140      	movs	r1, #64	; 0x40
 8003aca:	4831      	ldr	r0, [pc, #196]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003acc:	f004 fb8b 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, CHARGE_P);
 8003ad0:	4b2b      	ldr	r3, [pc, #172]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003ad2:	785b      	ldrb	r3, [r3, #1]
 8003ad4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	461a      	mov	r2, r3
 8003adc:	2180      	movs	r1, #128	; 0x80
 8003ade:	482c      	ldr	r0, [pc, #176]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003ae0:	f004 fb81 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, DISCHARGE_M);
 8003ae4:	4b26      	ldr	r3, [pc, #152]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003ae6:	785b      	ldrb	r3, [r3, #1]
 8003ae8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003af4:	4826      	ldr	r0, [pc, #152]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003af6:	f004 fb76 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, DISCHARGE_P);
 8003afa:	4b21      	ldr	r3, [pc, #132]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003afc:	785b      	ldrb	r3, [r3, #1]
 8003afe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	461a      	mov	r2, r3
 8003b06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b0a:	4821      	ldr	r0, [pc, #132]	; (8003b90 <Write_Port_Output+0x1c0>)
 8003b0c:	f004 fb6b 	bl	80081e6 <HAL_GPIO_WritePin>

	//Output pin status to CAN bus
	if(CHARGE_P)
 8003b10:	4b1b      	ldr	r3, [pc, #108]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003b12:	785b      	ldrb	r3, [r3, #1]
 8003b14:	f003 0308 	and.w	r3, r3, #8
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <Write_Port_Output+0x15a>
		ST_CHGRELAY = ON;
 8003b1e:	4a1d      	ldr	r2, [pc, #116]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b20:	7813      	ldrb	r3, [r2, #0]
 8003b22:	f043 0308 	orr.w	r3, r3, #8
 8003b26:	7013      	strb	r3, [r2, #0]
 8003b28:	e004      	b.n	8003b34 <Write_Port_Output+0x164>
	else
		ST_CHGRELAY = OFF;
 8003b2a:	4a1a      	ldr	r2, [pc, #104]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b2c:	7813      	ldrb	r3, [r2, #0]
 8003b2e:	f36f 03c3 	bfc	r3, #3, #1
 8003b32:	7013      	strb	r3, [r2, #0]

	if(DISCHARGE_P)
 8003b34:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003b36:	785b      	ldrb	r3, [r3, #1]
 8003b38:	f003 0320 	and.w	r3, r3, #32
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d005      	beq.n	8003b4e <Write_Port_Output+0x17e>
		ST_DISCHRELAY = ON;
 8003b42:	4a14      	ldr	r2, [pc, #80]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b44:	7813      	ldrb	r3, [r2, #0]
 8003b46:	f043 0304 	orr.w	r3, r3, #4
 8003b4a:	7013      	strb	r3, [r2, #0]
 8003b4c:	e004      	b.n	8003b58 <Write_Port_Output+0x188>
	else
		ST_DISCHRELAY = OFF;
 8003b4e:	4a11      	ldr	r2, [pc, #68]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b50:	7813      	ldrb	r3, [r2, #0]
 8003b52:	f36f 0382 	bfc	r3, #2, #1
 8003b56:	7013      	strb	r3, [r2, #0]

	if(BUZZER)
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <Write_Port_Output+0x1b0>)
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <Write_Port_Output+0x1a2>
		ST_BUZZER = ON;
 8003b66:	4a0b      	ldr	r2, [pc, #44]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b68:	7813      	ldrb	r3, [r2, #0]
 8003b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b6e:	7013      	strb	r3, [r2, #0]
	else
		ST_BUZZER = OFF;
}
 8003b70:	e004      	b.n	8003b7c <Write_Port_Output+0x1ac>
		ST_BUZZER = OFF;
 8003b72:	4a08      	ldr	r2, [pc, #32]	; (8003b94 <Write_Port_Output+0x1c4>)
 8003b74:	7813      	ldrb	r3, [r2, #0]
 8003b76:	f36f 1386 	bfc	r3, #6, #1
 8003b7a:	7013      	strb	r3, [r2, #0]
}
 8003b7c:	bf00      	nop
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	200004b4 	.word	0x200004b4
 8003b84:	40011000 	.word	0x40011000
 8003b88:	40010800 	.word	0x40010800
 8003b8c:	40011400 	.word	0x40011400
 8003b90:	40010c00 	.word	0x40010c00
 8003b94:	20000438 	.word	0x20000438

08003b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003b9e:	4b15      	ldr	r3, [pc, #84]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	4a14      	ldr	r2, [pc, #80]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	6193      	str	r3, [r2, #24]
 8003baa:	4b12      	ldr	r3, [pc, #72]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	4a0e      	ldr	r2, [pc, #56]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc0:	61d3      	str	r3, [r2, #28]
 8003bc2:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <HAL_MspInit+0x5c>)
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bca:	607b      	str	r3, [r7, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003bce:	4b0a      	ldr	r3, [pc, #40]	; (8003bf8 <HAL_MspInit+0x60>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	4a04      	ldr	r2, [pc, #16]	; (8003bf8 <HAL_MspInit+0x60>)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bea:	bf00      	nop
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	40010000 	.word	0x40010000

08003bfc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c04:	f107 0310 	add.w	r3, r7, #16
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	609a      	str	r2, [r3, #8]
 8003c10:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a28      	ldr	r2, [pc, #160]	; (8003cb8 <HAL_ADC_MspInit+0xbc>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d149      	bne.n	8003cb0 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003c1c:	4b27      	ldr	r3, [pc, #156]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	4a26      	ldr	r2, [pc, #152]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c26:	6193      	str	r3, [r2, #24]
 8003c28:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c30:	60fb      	str	r3, [r7, #12]
 8003c32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c34:	4b21      	ldr	r3, [pc, #132]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	4a20      	ldr	r2, [pc, #128]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c3a:	f043 0310 	orr.w	r3, r3, #16
 8003c3e:	6193      	str	r3, [r2, #24]
 8003c40:	4b1e      	ldr	r3, [pc, #120]	; (8003cbc <HAL_ADC_MspInit+0xc0>)
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	f003 0310 	and.w	r3, r3, #16
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = DCC_P_Pin|DCC_M_Pin;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c50:	2303      	movs	r3, #3
 8003c52:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c54:	f107 0310 	add.w	r3, r7, #16
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4819      	ldr	r0, [pc, #100]	; (8003cc0 <HAL_ADC_MspInit+0xc4>)
 8003c5c:	f004 f918 	bl	8007e90 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003c60:	4b18      	ldr	r3, [pc, #96]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c62:	4a19      	ldr	r2, [pc, #100]	; (8003cc8 <HAL_ADC_MspInit+0xcc>)
 8003c64:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c66:	4b17      	ldr	r3, [pc, #92]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c6c:	4b15      	ldr	r3, [pc, #84]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003c72:	4b14      	ldr	r3, [pc, #80]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c74:	2280      	movs	r2, #128	; 0x80
 8003c76:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c78:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c7e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c80:	4b10      	ldr	r3, [pc, #64]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c86:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003c88:	4b0e      	ldr	r3, [pc, #56]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003c8e:	4b0d      	ldr	r3, [pc, #52]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c94:	480b      	ldr	r0, [pc, #44]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003c96:	f003 fe49 	bl	800792c <HAL_DMA_Init>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003ca0:	f7ff fdd8 	bl	8003854 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a07      	ldr	r2, [pc, #28]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003ca8:	621a      	str	r2, [r3, #32]
 8003caa:	4a06      	ldr	r2, [pc, #24]	; (8003cc4 <HAL_ADC_MspInit+0xc8>)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003cb0:	bf00      	nop
 8003cb2:	3720      	adds	r7, #32
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40012400 	.word	0x40012400
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40011000 	.word	0x40011000
 8003cc4:	200002bc 	.word	0x200002bc
 8003cc8:	40020008 	.word	0x40020008

08003ccc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b088      	sub	sp, #32
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cd4:	f107 0310 	add.w	r3, r7, #16
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	605a      	str	r2, [r3, #4]
 8003cde:	609a      	str	r2, [r3, #8]
 8003ce0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a20      	ldr	r2, [pc, #128]	; (8003d68 <HAL_CAN_MspInit+0x9c>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d139      	bne.n	8003d60 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003cec:	4b1f      	ldr	r3, [pc, #124]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	4a1e      	ldr	r2, [pc, #120]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003cf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003cf6:	61d3      	str	r3, [r2, #28]
 8003cf8:	4b1c      	ldr	r3, [pc, #112]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d04:	4b19      	ldr	r3, [pc, #100]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	4a18      	ldr	r2, [pc, #96]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003d0a:	f043 0304 	orr.w	r3, r3, #4
 8003d0e:	6193      	str	r3, [r2, #24]
 8003d10:	4b16      	ldr	r3, [pc, #88]	; (8003d6c <HAL_CAN_MspInit+0xa0>)
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003d1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d22:	2300      	movs	r3, #0
 8003d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d26:	2300      	movs	r3, #0
 8003d28:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d2a:	f107 0310 	add.w	r3, r7, #16
 8003d2e:	4619      	mov	r1, r3
 8003d30:	480f      	ldr	r0, [pc, #60]	; (8003d70 <HAL_CAN_MspInit+0xa4>)
 8003d32:	f004 f8ad 	bl	8007e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d40:	2303      	movs	r3, #3
 8003d42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d44:	f107 0310 	add.w	r3, r7, #16
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4809      	ldr	r0, [pc, #36]	; (8003d70 <HAL_CAN_MspInit+0xa4>)
 8003d4c:	f004 f8a0 	bl	8007e90 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003d50:	2200      	movs	r2, #0
 8003d52:	2100      	movs	r1, #0
 8003d54:	2014      	movs	r0, #20
 8003d56:	f003 fdb2 	bl	80078be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003d5a:	2014      	movs	r0, #20
 8003d5c:	f003 fdcb 	bl	80078f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003d60:	bf00      	nop
 8003d62:	3720      	adds	r7, #32
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40006400 	.word	0x40006400
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	40010800 	.word	0x40010800

08003d74 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a0b      	ldr	r2, [pc, #44]	; (8003db0 <HAL_RTC_MspInit+0x3c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d110      	bne.n	8003da8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003d86:	f004 fa47 	bl	8008218 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	; (8003db4 <HAL_RTC_MspInit+0x40>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	4a09      	ldr	r2, [pc, #36]	; (8003db4 <HAL_RTC_MspInit+0x40>)
 8003d90:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003d94:	61d3      	str	r3, [r2, #28]
 8003d96:	4b07      	ldr	r3, [pc, #28]	; (8003db4 <HAL_RTC_MspInit+0x40>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003da2:	4b05      	ldr	r3, [pc, #20]	; (8003db8 <HAL_RTC_MspInit+0x44>)
 8003da4:	2201      	movs	r2, #1
 8003da6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40002800 	.word	0x40002800
 8003db4:	40021000 	.word	0x40021000
 8003db8:	4242043c 	.word	0x4242043c

08003dbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	; 0x28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc4:	f107 0318 	add.w	r3, r7, #24
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a37      	ldr	r2, [pc, #220]	; (8003eb4 <HAL_SPI_MspInit+0xf8>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d130      	bne.n	8003e3e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ddc:	4b36      	ldr	r3, [pc, #216]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	4a35      	ldr	r2, [pc, #212]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003de2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003de6:	6193      	str	r3, [r2, #24]
 8003de8:	4b33      	ldr	r3, [pc, #204]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003df0:	617b      	str	r3, [r7, #20]
 8003df2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003df4:	4b30      	ldr	r3, [pc, #192]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	4a2f      	ldr	r2, [pc, #188]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003dfa:	f043 0304 	orr.w	r3, r3, #4
 8003dfe:	6193      	str	r3, [r2, #24]
 8003e00:	4b2d      	ldr	r3, [pc, #180]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003e0c:	23a0      	movs	r3, #160	; 0xa0
 8003e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e10:	2302      	movs	r3, #2
 8003e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e14:	2303      	movs	r3, #3
 8003e16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e18:	f107 0318 	add.w	r3, r7, #24
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	4827      	ldr	r0, [pc, #156]	; (8003ebc <HAL_SPI_MspInit+0x100>)
 8003e20:	f004 f836 	bl	8007e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e24:	2340      	movs	r3, #64	; 0x40
 8003e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e30:	f107 0318 	add.w	r3, r7, #24
 8003e34:	4619      	mov	r1, r3
 8003e36:	4821      	ldr	r0, [pc, #132]	; (8003ebc <HAL_SPI_MspInit+0x100>)
 8003e38:	f004 f82a 	bl	8007e90 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003e3c:	e036      	b.n	8003eac <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1f      	ldr	r2, [pc, #124]	; (8003ec0 <HAL_SPI_MspInit+0x104>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d131      	bne.n	8003eac <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e48:	4b1b      	ldr	r3, [pc, #108]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	4a1a      	ldr	r2, [pc, #104]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e52:	61d3      	str	r3, [r2, #28]
 8003e54:	4b18      	ldr	r3, [pc, #96]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e60:	4b15      	ldr	r3, [pc, #84]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	4a14      	ldr	r2, [pc, #80]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e66:	f043 0308 	orr.w	r3, r3, #8
 8003e6a:	6193      	str	r3, [r2, #24]
 8003e6c:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <HAL_SPI_MspInit+0xfc>)
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003e78:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7e:	2302      	movs	r3, #2
 8003e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e82:	2303      	movs	r3, #3
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e86:	f107 0318 	add.w	r3, r7, #24
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	480d      	ldr	r0, [pc, #52]	; (8003ec4 <HAL_SPI_MspInit+0x108>)
 8003e8e:	f003 ffff 	bl	8007e90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003e92:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ea0:	f107 0318 	add.w	r3, r7, #24
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4807      	ldr	r0, [pc, #28]	; (8003ec4 <HAL_SPI_MspInit+0x108>)
 8003ea8:	f003 fff2 	bl	8007e90 <HAL_GPIO_Init>
}
 8003eac:	bf00      	nop
 8003eae:	3728      	adds	r7, #40	; 0x28
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40013000 	.word	0x40013000
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40010800 	.word	0x40010800
 8003ec0:	40003800 	.word	0x40003800
 8003ec4:	40010c00 	.word	0x40010c00

08003ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed0:	f107 0310 	add.w	r3, r7, #16
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a1c      	ldr	r2, [pc, #112]	; (8003f54 <HAL_UART_MspInit+0x8c>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d131      	bne.n	8003f4c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ee8:	4b1b      	ldr	r3, [pc, #108]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003eea:	699b      	ldr	r3, [r3, #24]
 8003eec:	4a1a      	ldr	r2, [pc, #104]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003eee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ef2:	6193      	str	r3, [r2, #24]
 8003ef4:	4b18      	ldr	r3, [pc, #96]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003efc:	60fb      	str	r3, [r7, #12]
 8003efe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f00:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003f06:	f043 0304 	orr.w	r3, r3, #4
 8003f0a:	6193      	str	r3, [r2, #24]
 8003f0c:	4b12      	ldr	r3, [pc, #72]	; (8003f58 <HAL_UART_MspInit+0x90>)
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f22:	2303      	movs	r3, #3
 8003f24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f26:	f107 0310 	add.w	r3, r7, #16
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	480b      	ldr	r0, [pc, #44]	; (8003f5c <HAL_UART_MspInit+0x94>)
 8003f2e:	f003 ffaf 	bl	8007e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f40:	f107 0310 	add.w	r3, r7, #16
 8003f44:	4619      	mov	r1, r3
 8003f46:	4805      	ldr	r0, [pc, #20]	; (8003f5c <HAL_UART_MspInit+0x94>)
 8003f48:	f003 ffa2 	bl	8007e90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003f4c:	bf00      	nop
 8003f4e:	3720      	adds	r7, #32
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40013800 	.word	0x40013800
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40010800 	.word	0x40010800

08003f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f64:	bf00      	nop
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr

08003f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
//	 store_to_flash_the datetime();
//	 some_user_message_when_the_hardfault_has_occurred();
//    NVIC_SystemReset();
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f70:	e7fe      	b.n	8003f70 <HardFault_Handler+0x4>

08003f72 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f72:	b480      	push	{r7}
 8003f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f76:	e7fe      	b.n	8003f76 <MemManage_Handler+0x4>

08003f78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f7c:	e7fe      	b.n	8003f7c <BusFault_Handler+0x4>

08003f7e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f82:	e7fe      	b.n	8003f82 <UsageFault_Handler+0x4>

08003f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f88:	bf00      	nop
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bc80      	pop	{r7}
 8003f8e:	4770      	bx	lr

08003f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f94:	bf00      	nop
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr

08003f9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003fa0:	bf00      	nop
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr

08003fa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
 uint32_t	ulN_Interval_timer;

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fae:	f002 f81d 	bl	8005fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  ulN_Interval_timer = HAL_GetTick();
 8003fb2:	f002 f82d 	bl	8006010 <HAL_GetTick>
 8003fb6:	6078      	str	r0, [r7, #4]
  if(ulN_Interval_timer - ulP_Interval_timer == 10)
 8003fb8:	4b08      	ldr	r3, [pc, #32]	; (8003fdc <SysTick_Handler+0x34>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b0a      	cmp	r3, #10
 8003fc2:	d107      	bne.n	8003fd4 <SysTick_Handler+0x2c>
  {
	  F_T10MS = ON;
 8003fc4:	4a06      	ldr	r2, [pc, #24]	; (8003fe0 <SysTick_Handler+0x38>)
 8003fc6:	7813      	ldrb	r3, [r2, #0]
 8003fc8:	f043 0302 	orr.w	r3, r3, #2
 8003fcc:	7013      	strb	r3, [r2, #0]
	  ulP_Interval_timer = ulN_Interval_timer;
 8003fce:	4a03      	ldr	r2, [pc, #12]	; (8003fdc <SysTick_Handler+0x34>)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8003fd4:	bf00      	nop
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	200004c8 	.word	0x200004c8
 8003fe0:	200004a8 	.word	0x200004a8

08003fe4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003fe8:	4802      	ldr	r0, [pc, #8]	; (8003ff4 <DMA1_Channel1_IRQHandler+0x10>)
 8003fea:	f003 fd15 	bl	8007a18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003fee:	bf00      	nop
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	200002bc 	.word	0x200002bc

08003ff8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003ffc:	4802      	ldr	r0, [pc, #8]	; (8004008 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003ffe:	f003 f963 	bl	80072c8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000300 	.word	0x20000300

0800400c <User_Init>:
#include "extref.h"

/******************** APIs ********************/

void User_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, ON); // Power enable hold
 8004012:	2201      	movs	r2, #1
 8004014:	2108      	movs	r1, #8
 8004016:	4850      	ldr	r0, [pc, #320]	; (8004158 <User_Init+0x14c>)
 8004018:	f004 f8e5 	bl	80081e6 <HAL_GPIO_WritePin>

	//battery voltage select
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4))
 800401c:	2110      	movs	r1, #16
 800401e:	484f      	ldr	r0, [pc, #316]	; (800415c <User_Init+0x150>)
 8004020:	f004 f8ca 	bl	80081b8 <HAL_GPIO_ReadPin>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <User_Init+0x26>
	{
		CELL_COUNT = 7;
 800402a:	4b4d      	ldr	r3, [pc, #308]	; (8004160 <User_Init+0x154>)
 800402c:	2207      	movs	r2, #7
 800402e:	801a      	strh	r2, [r3, #0]
 8004030:	e002      	b.n	8004038 <User_Init+0x2c>
	}
	else
	{
		CELL_COUNT = 10;
 8004032:	4b4b      	ldr	r3, [pc, #300]	; (8004160 <User_Init+0x154>)
 8004034:	220a      	movs	r2, #10
 8004036:	801a      	strh	r2, [r3, #0]
	}
		TOT_CELLS = TOTAL_IC * CELL_COUNT;			//20S
 8004038:	4b49      	ldr	r3, [pc, #292]	; (8004160 <User_Init+0x154>)
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	b2da      	uxtb	r2, r3
 8004042:	4b48      	ldr	r3, [pc, #288]	; (8004164 <User_Init+0x158>)
 8004044:	701a      	strb	r2, [r3, #0]


	uint32_t i;

	ReadFromFlash();
 8004046:	f7fd fc0d 	bl	8001864 <ReadFromFlash>

	//////////////////////////////////////////////////////////////////////////////
	CAN_BASE = 0x300;
 800404a:	4b47      	ldr	r3, [pc, #284]	; (8004168 <User_Init+0x15c>)
 800404c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004050:	605a      	str	r2, [r3, #4]

	ucChtPower_On = 11;
 8004052:	4b46      	ldr	r3, [pc, #280]	; (800416c <User_Init+0x160>)
 8004054:	220b      	movs	r2, #11
 8004056:	701a      	strb	r2, [r3, #0]
	ucChtPower_Enalbe = 11;
 8004058:	4b45      	ldr	r3, [pc, #276]	; (8004170 <User_Init+0x164>)
 800405a:	220b      	movs	r2, #11
 800405c:	701a      	strb	r2, [r3, #0]
	ucChtAC_On_Signal = 11;
 800405e:	4b45      	ldr	r3, [pc, #276]	; (8004174 <User_Init+0x168>)
 8004060:	220b      	movs	r2, #11
 8004062:	701a      	strb	r2, [r3, #0]
	ucChtKey_On_Signal = 11;
 8004064:	4b44      	ldr	r3, [pc, #272]	; (8004178 <User_Init+0x16c>)
 8004066:	220b      	movs	r2, #11
 8004068:	701a      	strb	r2, [r3, #0]

	//0x201_TxData
	ST_BMS_READY = ON;
 800406a:	4a44      	ldr	r2, [pc, #272]	; (800417c <User_Init+0x170>)
 800406c:	7813      	ldrb	r3, [r2, #0]
 800406e:	f043 0310 	orr.w	r3, r3, #16
 8004072:	7013      	strb	r3, [r2, #0]

	//0x208_TxData
	TOT_CELLS = TOTAL_IC * CELL_COUNT;      					// cTotalCells
 8004074:	4b3a      	ldr	r3, [pc, #232]	; (8004160 <User_Init+0x154>)
 8004076:	881b      	ldrh	r3, [r3, #0]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4b39      	ldr	r3, [pc, #228]	; (8004164 <User_Init+0x158>)
 8004080:	701a      	strb	r2, [r3, #0]
	TOT_PLACE = TOTAL_IC * 2;               					// cTotalPlace
 8004082:	4b38      	ldr	r3, [pc, #224]	; (8004164 <User_Init+0x158>)
 8004084:	2204      	movs	r2, #4
 8004086:	705a      	strb	r2, [r3, #1]

	//uc202_TxData
//	V_MIN_DISCHARGE = (int16_t)(VOL_LOW * TOT_CELLS / 100); 				// vMinDischarge, 0.1V scale
//	V_MAX_CHARGE = (int16_t)(VOL_HIGH * TOT_CELLS / 100); 				// vMaxCharge, 0.1V scale
	I_MAX_DISCHARGE = (int16_t)DSC_OVER_CURR_WARN;      			// iMaxDischarge, 0.1A scale
 8004088:	4b3d      	ldr	r3, [pc, #244]	; (8004180 <User_Init+0x174>)
 800408a:	881a      	ldrh	r2, [r3, #0]
 800408c:	4b3d      	ldr	r3, [pc, #244]	; (8004184 <User_Init+0x178>)
 800408e:	805a      	strh	r2, [r3, #2]
	I_MAX_CHARGE = (int16_t)CHG_OVER_CURR_WARN;      				// iMaxCharge, 0.1A scale
 8004090:	4b3d      	ldr	r3, [pc, #244]	; (8004188 <User_Init+0x17c>)
 8004092:	881a      	ldrh	r2, [r3, #0]
 8004094:	4b3b      	ldr	r3, [pc, #236]	; (8004184 <User_Init+0x178>)
 8004096:	80da      	strh	r2, [r3, #6]


	if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)    		// ADC Calibration Start
 8004098:	483c      	ldr	r0, [pc, #240]	; (800418c <User_Init+0x180>)
 800409a:	f002 fc51 	bl	8006940 <HAL_ADCEx_Calibration_Start>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <User_Init+0x9e>
	{
		ErrorHandler(2);
 80040a4:	2002      	movs	r0, #2
 80040a6:	f001 fad7 	bl	8005658 <ErrorHandler>
	}

	if (HAL_UART_Receive_IT(&huart1, (uint8_t*) ucpUartRx1Buf, 16) != HAL_OK)
 80040aa:	2210      	movs	r2, #16
 80040ac:	4938      	ldr	r1, [pc, #224]	; (8004190 <User_Init+0x184>)
 80040ae:	4839      	ldr	r0, [pc, #228]	; (8004194 <User_Init+0x188>)
 80040b0:	f006 fa77 	bl	800a5a2 <HAL_UART_Receive_IT>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <User_Init+0xb4>
	{
		ErrorHandler(4);
 80040ba:	2004      	movs	r0, #4
 80040bc:	f001 facc 	bl	8005658 <ErrorHandler>
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, ON); //LTC 6820 power enable
 80040c0:	2201      	movs	r2, #1
 80040c2:	2140      	movs	r1, #64	; 0x40
 80040c4:	4825      	ldr	r0, [pc, #148]	; (800415c <User_Init+0x150>)
 80040c6:	f004 f88e 	bl	80081e6 <HAL_GPIO_WritePin>
	LTC6811_init_cfg(bms_ic);             						// intialize CFG variables
 80040ca:	4833      	ldr	r0, [pc, #204]	; (8004198 <User_Init+0x18c>)
 80040cc:	f7fd f894 	bl	80011f8 <LTC6811_init_cfg>
	LTC6811_reset_crc_count(bms_ic);      						// reset PEC counters
 80040d0:	4831      	ldr	r0, [pc, #196]	; (8004198 <User_Init+0x18c>)
 80040d2:	f7fd f823 	bl	800111c <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(bms_ic);      						//
 80040d6:	4830      	ldr	r0, [pc, #192]	; (8004198 <User_Init+0x18c>)
 80040d8:	f7fc f9ae 	bl	8000438 <LTC6811_init_reg_limits>
	wakeup_sleep();                      						// wake the LTC6811 from the sleep state
 80040dc:	f7fc fa1c 	bl	8000518 <wakeup_sleep>
	LTC6811_wrcfg(bms_ic);                						//
 80040e0:	482d      	ldr	r0, [pc, #180]	; (8004198 <User_Init+0x18c>)
 80040e2:	f7fc fdd3 	bl	8000c8c <LTC6811_wrcfg>
//	REM_AH = (uint32_t) SOC * (uint16_t)AMPERE_HOUR / 100;
//	lRemAsec = REM_AH *3600;

//	CAN_Tx_Process(CAN_BASE + 2, un202_TxData.BY);
//	CAN_Tx_Process(CAN_BASE + 8, un202_TxData.BY);
	for(i=0;i<8;i++)			//cell data initialize
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]
 80040ea:	e020      	b.n	800412e <User_Init+0x122>
	{
		un511_TxData.BY[i]=0x00;
 80040ec:	4a2b      	ldr	r2, [pc, #172]	; (800419c <User_Init+0x190>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]
		un512_TxData.BY[i]=0x00;
 80040f6:	4a2a      	ldr	r2, [pc, #168]	; (80041a0 <User_Init+0x194>)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4413      	add	r3, r2
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
		un513_TxData.BY[i]=0x00;
 8004100:	4a28      	ldr	r2, [pc, #160]	; (80041a4 <User_Init+0x198>)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4413      	add	r3, r2
 8004106:	2200      	movs	r2, #0
 8004108:	701a      	strb	r2, [r3, #0]
		un514_TxData.BY[i]=0x00;
 800410a:	4a27      	ldr	r2, [pc, #156]	; (80041a8 <User_Init+0x19c>)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4413      	add	r3, r2
 8004110:	2200      	movs	r2, #0
 8004112:	701a      	strb	r2, [r3, #0]
		un515_TxData.BY[i]=0x00;
 8004114:	4a25      	ldr	r2, [pc, #148]	; (80041ac <User_Init+0x1a0>)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4413      	add	r3, r2
 800411a:	2200      	movs	r2, #0
 800411c:	701a      	strb	r2, [r3, #0]
		un517_TxData.BY[i]=0x00;
 800411e:	4a24      	ldr	r2, [pc, #144]	; (80041b0 <User_Init+0x1a4>)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4413      	add	r3, r2
 8004124:	2200      	movs	r2, #0
 8004126:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)			//cell data initialize
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3301      	adds	r3, #1
 800412c:	607b      	str	r3, [r7, #4]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b07      	cmp	r3, #7
 8004132:	d9db      	bls.n	80040ec <User_Init+0xe0>
	}

	CHARGE_M = 0;
 8004134:	4a1f      	ldr	r2, [pc, #124]	; (80041b4 <User_Init+0x1a8>)
 8004136:	7853      	ldrb	r3, [r2, #1]
 8004138:	f36f 0382 	bfc	r3, #2, #1
 800413c:	7053      	strb	r3, [r2, #1]
	DISCHARGE_M = 0;
 800413e:	4a1d      	ldr	r2, [pc, #116]	; (80041b4 <User_Init+0x1a8>)
 8004140:	7853      	ldrb	r3, [r2, #1]
 8004142:	f36f 1304 	bfc	r3, #4, #1
 8004146:	7053      	strb	r3, [r2, #1]

	SW_VER = 23;
 8004148:	4b0c      	ldr	r3, [pc, #48]	; (800417c <User_Init+0x170>)
 800414a:	2217      	movs	r2, #23
 800414c:	709a      	strb	r2, [r3, #2]
}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40010800 	.word	0x40010800
 800415c:	40011000 	.word	0x40011000
 8004160:	200009f8 	.word	0x200009f8
 8004164:	20000460 	.word	0x20000460
 8004168:	200009b4 	.word	0x200009b4
 800416c:	200004ad 	.word	0x200004ad
 8004170:	200004ae 	.word	0x200004ae
 8004174:	200004af 	.word	0x200004af
 8004178:	200004b0 	.word	0x200004b0
 800417c:	20000438 	.word	0x20000438
 8004180:	20000a18 	.word	0x20000a18
 8004184:	20000440 	.word	0x20000440
 8004188:	20000a14 	.word	0x20000a14
 800418c:	2000028c 	.word	0x2000028c
 8004190:	200007e4 	.word	0x200007e4
 8004194:	200003ec 	.word	0x200003ec
 8004198:	200007f4 	.word	0x200007f4
 800419c:	20000478 	.word	0x20000478
 80041a0:	20000480 	.word	0x20000480
 80041a4:	20000488 	.word	0x20000488
 80041a8:	20000490 	.word	0x20000490
 80041ac:	20000498 	.word	0x20000498
 80041b0:	200004a0 	.word	0x200004a0
 80041b4:	200004b4 	.word	0x200004b4

080041b8 <Main_Loop>:

void Main_Loop(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
	while (F_T10MS == OFF)
 80041bc:	bf00      	nop
 80041be:	4b72      	ldr	r3, [pc, #456]	; (8004388 <Main_Loop+0x1d0>)
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f8      	beq.n	80041be <Main_Loop+0x6>
		;																// 10msec interval wait
	F_T10MS = OFF;
 80041cc:	4a6e      	ldr	r2, [pc, #440]	; (8004388 <Main_Loop+0x1d0>)
 80041ce:	7813      	ldrb	r3, [r2, #0]
 80041d0:	f36f 0341 	bfc	r3, #1, #1
 80041d4:	7013      	strb	r3, [r2, #0]

	Ad_Conversion();
 80041d6:	f000 f8f3 	bl	80043c0 <Ad_Conversion>

	if(++ucLTC_WAIT_Count == TMR50MS_100HZ)
 80041da:	4b6c      	ldr	r3, [pc, #432]	; (800438c <Main_Loop+0x1d4>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	3301      	adds	r3, #1
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4b6a      	ldr	r3, [pc, #424]	; (800438c <Main_Loop+0x1d4>)
 80041e4:	701a      	strb	r2, [r3, #0]
 80041e6:	4b69      	ldr	r3, [pc, #420]	; (800438c <Main_Loop+0x1d4>)
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b05      	cmp	r3, #5
 80041ec:	d104      	bne.n	80041f8 <Main_Loop+0x40>
	{
		ucLTC_WAIT_Count = 0;
 80041ee:	4b67      	ldr	r3, [pc, #412]	; (800438c <Main_Loop+0x1d4>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	701a      	strb	r2, [r3, #0]
		Read_CellData();
 80041f4:	f000 f9f6 	bl	80045e4 <Read_CellData>
	}
	Read_IGN();
 80041f8:	f7ff fb32 	bl	8003860 <Read_IGN>

	if (++ucSocTimerCnt == TMR1S_100HZ)
 80041fc:	4b64      	ldr	r3, [pc, #400]	; (8004390 <Main_Loop+0x1d8>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	3301      	adds	r3, #1
 8004202:	b2da      	uxtb	r2, r3
 8004204:	4b62      	ldr	r3, [pc, #392]	; (8004390 <Main_Loop+0x1d8>)
 8004206:	701a      	strb	r2, [r3, #0]
 8004208:	4b61      	ldr	r3, [pc, #388]	; (8004390 <Main_Loop+0x1d8>)
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	2b64      	cmp	r3, #100	; 0x64
 800420e:	d10c      	bne.n	800422a <Main_Loop+0x72>
	{
		ucSocTimerCnt = 0;
 8004210:	4b5f      	ldr	r3, [pc, #380]	; (8004390 <Main_Loop+0x1d8>)
 8004212:	2200      	movs	r2, #0
 8004214:	701a      	strb	r2, [r3, #0]
		Errorlog();
 8004216:	f7fe fc19 	bl	8002a4c <Errorlog>
		Calculate_SOC();
 800421a:	f001 f853 	bl	80052c4 <Calculate_SOC>
		Cell_Balancing();
 800421e:	f000 fc07 	bl	8004a30 <Cell_Balancing>
		CAN_Celldata_Assign();
 8004222:	f000 fd4b 	bl	8004cbc <CAN_Celldata_Assign>
		Read_TempData();
 8004226:	f000 fb7f 	bl	8004928 <Read_TempData>
	}

	SettingMode();
 800422a:	f7fd fb63 	bl	80018f4 <SettingMode>

	if(VCU_RELAY_ON)
 800422e:	4b59      	ldr	r3, [pc, #356]	; (8004394 <Main_Loop+0x1dc>)
 8004230:	785b      	ldrb	r3, [r3, #1]
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <Main_Loop+0x8c>
	{
		Relays_Control(ON);
 800423c:	2001      	movs	r0, #1
 800423e:	f001 f823 	bl	8005288 <Relays_Control>
 8004242:	e011      	b.n	8004268 <Main_Loop+0xb0>
	}
	else
	{
		if(!ERR_FAULTFLAG)
 8004244:	4b54      	ldr	r3, [pc, #336]	; (8004398 <Main_Loop+0x1e0>)
 8004246:	791b      	ldrb	r3, [r3, #4]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b00      	cmp	r3, #0
 8004250:	d108      	bne.n	8004264 <Main_Loop+0xac>
		{
			Relays_Control(ON);
 8004252:	2001      	movs	r0, #1
 8004254:	f001 f818 	bl	8005288 <Relays_Control>
			VCU_RELAY_ON = 0;
 8004258:	4a4e      	ldr	r2, [pc, #312]	; (8004394 <Main_Loop+0x1dc>)
 800425a:	7853      	ldrb	r3, [r2, #1]
 800425c:	f36f 0300 	bfc	r3, #0, #1
 8004260:	7053      	strb	r3, [r2, #1]
 8004262:	e001      	b.n	8004268 <Main_Loop+0xb0>
		}
		else
		{
			Shutdown_Process();
 8004264:	f000 ff94 	bl	8005190 <Shutdown_Process>
		}
	}

	Warn_Error_Process();
 8004268:	f001 fa76 	bl	8005758 <Warn_Error_Process>
	if(ST_CHARGE)
 800426c:	4b4b      	ldr	r3, [pc, #300]	; (800439c <Main_Loop+0x1e4>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <Main_Loop+0xc8>
		CHG_Warn_Error_Process();
 800427a:	f001 fd25 	bl	8005cc8 <CHG_Warn_Error_Process>
 800427e:	e001      	b.n	8004284 <Main_Loop+0xcc>
	else
		DCHG_Warn_Error_Process();
 8004280:	f001 fbdc 	bl	8005a3c <DCHG_Warn_Error_Process>

	if(I_TOT_ACTUAL > 5 && I_TOT_ACTUAL <= 200 )				//Charge current 0.5~20A? (distinguish charging/discharging(Regen))
 8004284:	4b45      	ldr	r3, [pc, #276]	; (800439c <Main_Loop+0x1e4>)
 8004286:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800428a:	2b05      	cmp	r3, #5
 800428c:	dd2a      	ble.n	80042e4 <Main_Loop+0x12c>
 800428e:	4b43      	ldr	r3, [pc, #268]	; (800439c <Main_Loop+0x1e4>)
 8004290:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004294:	2bc8      	cmp	r3, #200	; 0xc8
 8004296:	dc25      	bgt.n	80042e4 <Main_Loop+0x12c>
	{
		if(++usChgModeTimerCnt >= TMR60S_100HZ)
 8004298:	4b41      	ldr	r3, [pc, #260]	; (80043a0 <Main_Loop+0x1e8>)
 800429a:	881b      	ldrh	r3, [r3, #0]
 800429c:	3301      	adds	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	4b3f      	ldr	r3, [pc, #252]	; (80043a0 <Main_Loop+0x1e8>)
 80042a2:	801a      	strh	r2, [r3, #0]
 80042a4:	4b3e      	ldr	r3, [pc, #248]	; (80043a0 <Main_Loop+0x1e8>)
 80042a6:	881b      	ldrh	r3, [r3, #0]
 80042a8:	f241 726f 	movw	r2, #5999	; 0x176f
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d908      	bls.n	80042c2 <Main_Loop+0x10a>
		{
			ST_CHARGE = 1;
 80042b0:	4a3a      	ldr	r2, [pc, #232]	; (800439c <Main_Loop+0x1e4>)
 80042b2:	7813      	ldrb	r3, [r2, #0]
 80042b4:	f043 0301 	orr.w	r3, r3, #1
 80042b8:	7013      	strb	r3, [r2, #0]
			usChgModeTimerCnt = TMR60S_100HZ;
 80042ba:	4b39      	ldr	r3, [pc, #228]	; (80043a0 <Main_Loop+0x1e8>)
 80042bc:	f241 7270 	movw	r2, #6000	; 0x1770
 80042c0:	801a      	strh	r2, [r3, #0]
		}
		if(!AC_ON_SIG)
 80042c2:	4b38      	ldr	r3, [pc, #224]	; (80043a4 <Main_Loop+0x1ec>)
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d111      	bne.n	80042f4 <Main_Loop+0x13c>
		{
			ST_CHARGE = 1;
 80042d0:	4a32      	ldr	r2, [pc, #200]	; (800439c <Main_Loop+0x1e4>)
 80042d2:	7813      	ldrb	r3, [r2, #0]
 80042d4:	f043 0301 	orr.w	r3, r3, #1
 80042d8:	7013      	strb	r3, [r2, #0]
			usChgModeTimerCnt = TMR60S_100HZ;
 80042da:	4b31      	ldr	r3, [pc, #196]	; (80043a0 <Main_Loop+0x1e8>)
 80042dc:	f241 7270 	movw	r2, #6000	; 0x1770
 80042e0:	801a      	strh	r2, [r3, #0]
		if(!AC_ON_SIG)
 80042e2:	e007      	b.n	80042f4 <Main_Loop+0x13c>
		}
	}
	else
	{
		usChgModeTimerCnt = 0;
 80042e4:	4b2e      	ldr	r3, [pc, #184]	; (80043a0 <Main_Loop+0x1e8>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	801a      	strh	r2, [r3, #0]
		ST_CHARGE = 0;
 80042ea:	4a2c      	ldr	r2, [pc, #176]	; (800439c <Main_Loop+0x1e4>)
 80042ec:	7813      	ldrb	r3, [r2, #0]
 80042ee:	f36f 0300 	bfc	r3, #0, #1
 80042f2:	7013      	strb	r3, [r2, #0]
	}

	if(++CAN_100ms_Count >= TMR01S_100HZ )
 80042f4:	4b2c      	ldr	r3, [pc, #176]	; (80043a8 <Main_Loop+0x1f0>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	3301      	adds	r3, #1
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	4b2a      	ldr	r3, [pc, #168]	; (80043a8 <Main_Loop+0x1f0>)
 80042fe:	701a      	strb	r2, [r3, #0]
 8004300:	4b29      	ldr	r3, [pc, #164]	; (80043a8 <Main_Loop+0x1f0>)
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	2b09      	cmp	r3, #9
 8004306:	d91b      	bls.n	8004340 <Main_Loop+0x188>
	{
		CAN_Send_Process();
 8004308:	f000 fe02 	bl	8004f10 <CAN_Send_Process>
		CAN_100ms_Count = 0;
 800430c:	4b26      	ldr	r3, [pc, #152]	; (80043a8 <Main_Loop+0x1f0>)
 800430e:	2200      	movs	r2, #0
 8004310:	701a      	strb	r2, [r3, #0]
		if(CMD_ERRLOG_CALL || CMD_ERRUP || CMD_ERRDOWN)
 8004312:	4b26      	ldr	r3, [pc, #152]	; (80043ac <Main_Loop+0x1f4>)
 8004314:	795b      	ldrb	r3, [r3, #5]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10d      	bne.n	800433c <Main_Loop+0x184>
 8004320:	4b23      	ldr	r3, [pc, #140]	; (80043b0 <Main_Loop+0x1f8>)
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d106      	bne.n	800433c <Main_Loop+0x184>
 800432e:	4b20      	ldr	r3, [pc, #128]	; (80043b0 <Main_Loop+0x1f8>)
 8004330:	785b      	ldrb	r3, [r3, #1]
 8004332:	f003 0310 	and.w	r3, r3, #16
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	d001      	beq.n	8004340 <Main_Loop+0x188>
			ErrorDisplay();
 800433c:	f7fe fd42 	bl	8002dc4 <ErrorDisplay>
	}

	CAN_Timeout();														//CAN Command recognize(10min timeout)
 8004340:	f000 fed0 	bl	80050e4 <CAN_Timeout>
	if(!AC_ON_SIG)
 8004344:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <Main_Loop+0x1ec>)
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d102      	bne.n	8004358 <Main_Loop+0x1a0>
	{
		ChargeProcess();
 8004352:	f7fb ff6f 	bl	8000234 <ChargeProcess>
 8004356:	e00f      	b.n	8004378 <Main_Loop+0x1c0>
	}
	else
	{
		FULL_LED = OFF;
 8004358:	4a16      	ldr	r2, [pc, #88]	; (80043b4 <Main_Loop+0x1fc>)
 800435a:	7813      	ldrb	r3, [r2, #0]
 800435c:	f36f 0382 	bfc	r3, #2, #1
 8004360:	7013      	strb	r3, [r2, #0]
		ERR_LED = OFF;
 8004362:	4a14      	ldr	r2, [pc, #80]	; (80043b4 <Main_Loop+0x1fc>)
 8004364:	7813      	ldrb	r3, [r2, #0]
 8004366:	f36f 0341 	bfc	r3, #1, #1
 800436a:	7013      	strb	r3, [r2, #0]
		ucChargeStep = 0;
 800436c:	4b12      	ldr	r3, [pc, #72]	; (80043b8 <Main_Loop+0x200>)
 800436e:	2200      	movs	r2, #0
 8004370:	701a      	strb	r2, [r3, #0]
		Charge_Restart_cnt = 0;
 8004372:	4b12      	ldr	r3, [pc, #72]	; (80043bc <Main_Loop+0x204>)
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
	}

	Write_Port_Output();
 8004378:	f7ff fb2a 	bl	80039d0 <Write_Port_Output>

	Buzzer_Output();
 800437c:	f000 ffee 	bl	800535c <Buzzer_Output>

	PwrOff_Process();
 8004380:	f000 ff2c 	bl	80051dc <PwrOff_Process>
}
 8004384:	bf00      	nop
 8004386:	bd80      	pop	{r7, pc}
 8004388:	200004a8 	.word	0x200004a8
 800438c:	200004b7 	.word	0x200004b7
 8004390:	200004c5 	.word	0x200004c5
 8004394:	20000468 	.word	0x20000468
 8004398:	20000430 	.word	0x20000430
 800439c:	20000438 	.word	0x20000438
 80043a0:	200004d0 	.word	0x200004d0
 80043a4:	200004ac 	.word	0x200004ac
 80043a8:	200004ce 	.word	0x200004ce
 80043ac:	20001088 	.word	0x20001088
 80043b0:	20001090 	.word	0x20001090
 80043b4:	200004b4 	.word	0x200004b4
 80043b8:	200004ee 	.word	0x200004ee
 80043bc:	200004bc 	.word	0x200004bc

080043c0 <Ad_Conversion>:
/*          A/D Conversion                                                    */
/******************************************************************************/

void Ad_Conversion(void)

{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ulTmp1;
	int32_t lTmp1;
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80043c6:	463b      	mov	r3, r7
 80043c8:	2200      	movs	r2, #0
 80043ca:	601a      	str	r2, [r3, #0]
 80043cc:	605a      	str	r2, [r3, #4]
 80043ce:	609a      	str	r2, [r3, #8]

	sConfig.Channel = ADC_CHANNEL_10;
 80043d0:	230a      	movs	r3, #10
 80043d2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80043d4:	2301      	movs	r3, #1
 80043d6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80043d8:	2300      	movs	r3, #0
 80043da:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043dc:	463b      	mov	r3, r7
 80043de:	4619      	mov	r1, r3
 80043e0:	4874      	ldr	r0, [pc, #464]	; (80045b4 <Ad_Conversion+0x1f4>)
 80043e2:	f002 f919 	bl	8006618 <HAL_ADC_ConfigChannel>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <Ad_Conversion+0x30>
	{
		Error_Handler();
 80043ec:	f7ff fa32 	bl	8003854 <Error_Handler>
	}
	HAL_ADC_Start(&hadc1);
 80043f0:	4870      	ldr	r0, [pc, #448]	; (80045b4 <Ad_Conversion+0x1f4>)
 80043f2:	f001 ff25 	bl	8006240 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0);
 80043f6:	2100      	movs	r1, #0
 80043f8:	486e      	ldr	r0, [pc, #440]	; (80045b4 <Ad_Conversion+0x1f4>)
 80043fa:	f001 fffb 	bl	80063f4 <HAL_ADC_PollForConversion>

	ulChargeCurrAdcBuf[8] = HAL_ADC_GetValue(&hadc1);
 80043fe:	486d      	ldr	r0, [pc, #436]	; (80045b4 <Ad_Conversion+0x1f4>)
 8004400:	f002 f8fe 	bl	8006600 <HAL_ADC_GetValue>
 8004404:	4603      	mov	r3, r0
 8004406:	b29a      	uxth	r2, r3
 8004408:	4b6b      	ldr	r3, [pc, #428]	; (80045b8 <Ad_Conversion+0x1f8>)
 800440a:	821a      	strh	r2, [r3, #16]
	ulChargeCurrAdcTot -= ulChargeCurrAdcBuf[0];
 800440c:	4b6b      	ldr	r3, [pc, #428]	; (80045bc <Ad_Conversion+0x1fc>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a69      	ldr	r2, [pc, #420]	; (80045b8 <Ad_Conversion+0x1f8>)
 8004412:	8812      	ldrh	r2, [r2, #0]
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	4a69      	ldr	r2, [pc, #420]	; (80045bc <Ad_Conversion+0x1fc>)
 8004418:	6013      	str	r3, [r2, #0]
	ulChargeCurrAdcTot += ulChargeCurrAdcBuf[8];
 800441a:	4b67      	ldr	r3, [pc, #412]	; (80045b8 <Ad_Conversion+0x1f8>)
 800441c:	8a1b      	ldrh	r3, [r3, #16]
 800441e:	461a      	mov	r2, r3
 8004420:	4b66      	ldr	r3, [pc, #408]	; (80045bc <Ad_Conversion+0x1fc>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4413      	add	r3, r2
 8004426:	4a65      	ldr	r2, [pc, #404]	; (80045bc <Ad_Conversion+0x1fc>)
 8004428:	6013      	str	r3, [r2, #0]
	ulChargeCurrAdcAvg = ulChargeCurrAdcTot >> 3;
 800442a:	4b64      	ldr	r3, [pc, #400]	; (80045bc <Ad_Conversion+0x1fc>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	08db      	lsrs	r3, r3, #3
 8004430:	4a63      	ldr	r2, [pc, #396]	; (80045c0 <Ad_Conversion+0x200>)
 8004432:	6013      	str	r3, [r2, #0]
	for (i = 0; i < 8; i++)
 8004434:	2300      	movs	r3, #0
 8004436:	82fb      	strh	r3, [r7, #22]
 8004438:	e00b      	b.n	8004452 <Ad_Conversion+0x92>
		ulChargeCurrAdcBuf[i] = ulChargeCurrAdcBuf[i + 1];
 800443a:	8afb      	ldrh	r3, [r7, #22]
 800443c:	1c5a      	adds	r2, r3, #1
 800443e:	8afb      	ldrh	r3, [r7, #22]
 8004440:	495d      	ldr	r1, [pc, #372]	; (80045b8 <Ad_Conversion+0x1f8>)
 8004442:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8004446:	4a5c      	ldr	r2, [pc, #368]	; (80045b8 <Ad_Conversion+0x1f8>)
 8004448:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 8; i++)
 800444c:	8afb      	ldrh	r3, [r7, #22]
 800444e:	3301      	adds	r3, #1
 8004450:	82fb      	strh	r3, [r7, #22]
 8004452:	8afb      	ldrh	r3, [r7, #22]
 8004454:	2b07      	cmp	r3, #7
 8004456:	d9f0      	bls.n	800443a <Ad_Conversion+0x7a>

	HAL_ADC_Stop(&hadc1);
 8004458:	4856      	ldr	r0, [pc, #344]	; (80045b4 <Ad_Conversion+0x1f4>)
 800445a:	f001 ff9f 	bl	800639c <HAL_ADC_Stop>

	sConfig.Channel = ADC_CHANNEL_11;
 800445e:	230b      	movs	r3, #11
 8004460:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004462:	2301      	movs	r3, #1
 8004464:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004466:	2300      	movs	r3, #0
 8004468:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800446a:	463b      	mov	r3, r7
 800446c:	4619      	mov	r1, r3
 800446e:	4851      	ldr	r0, [pc, #324]	; (80045b4 <Ad_Conversion+0x1f4>)
 8004470:	f002 f8d2 	bl	8006618 <HAL_ADC_ConfigChannel>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <Ad_Conversion+0xbe>
	{
		Error_Handler();
 800447a:	f7ff f9eb 	bl	8003854 <Error_Handler>
	}
	HAL_ADC_Start(&hadc1);
 800447e:	484d      	ldr	r0, [pc, #308]	; (80045b4 <Ad_Conversion+0x1f4>)
 8004480:	f001 fede 	bl	8006240 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 0);
 8004484:	2100      	movs	r1, #0
 8004486:	484b      	ldr	r0, [pc, #300]	; (80045b4 <Ad_Conversion+0x1f4>)
 8004488:	f001 ffb4 	bl	80063f4 <HAL_ADC_PollForConversion>

	ulDischargeCurrAdcBuf[8] = HAL_ADC_GetValue(&hadc1);
 800448c:	4849      	ldr	r0, [pc, #292]	; (80045b4 <Ad_Conversion+0x1f4>)
 800448e:	f002 f8b7 	bl	8006600 <HAL_ADC_GetValue>
 8004492:	4603      	mov	r3, r0
 8004494:	b29a      	uxth	r2, r3
 8004496:	4b4b      	ldr	r3, [pc, #300]	; (80045c4 <Ad_Conversion+0x204>)
 8004498:	821a      	strh	r2, [r3, #16]
	ulDischargeCurrAdcTot -= ulDischargeCurrAdcBuf[0];
 800449a:	4b4b      	ldr	r3, [pc, #300]	; (80045c8 <Ad_Conversion+0x208>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a49      	ldr	r2, [pc, #292]	; (80045c4 <Ad_Conversion+0x204>)
 80044a0:	8812      	ldrh	r2, [r2, #0]
 80044a2:	1a9b      	subs	r3, r3, r2
 80044a4:	4a48      	ldr	r2, [pc, #288]	; (80045c8 <Ad_Conversion+0x208>)
 80044a6:	6013      	str	r3, [r2, #0]
	ulDischargeCurrAdcTot += ulDischargeCurrAdcBuf[8];
 80044a8:	4b46      	ldr	r3, [pc, #280]	; (80045c4 <Ad_Conversion+0x204>)
 80044aa:	8a1b      	ldrh	r3, [r3, #16]
 80044ac:	461a      	mov	r2, r3
 80044ae:	4b46      	ldr	r3, [pc, #280]	; (80045c8 <Ad_Conversion+0x208>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	4a44      	ldr	r2, [pc, #272]	; (80045c8 <Ad_Conversion+0x208>)
 80044b6:	6013      	str	r3, [r2, #0]
	ulDischargeCurrAdcAvg = ulDischargeCurrAdcTot >> 3;
 80044b8:	4b43      	ldr	r3, [pc, #268]	; (80045c8 <Ad_Conversion+0x208>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	08db      	lsrs	r3, r3, #3
 80044be:	4a43      	ldr	r2, [pc, #268]	; (80045cc <Ad_Conversion+0x20c>)
 80044c0:	6013      	str	r3, [r2, #0]
	for (i = 0; i < 8; i++)
 80044c2:	2300      	movs	r3, #0
 80044c4:	82fb      	strh	r3, [r7, #22]
 80044c6:	e00b      	b.n	80044e0 <Ad_Conversion+0x120>
		ulDischargeCurrAdcBuf[i] = ulDischargeCurrAdcBuf[i + 1];
 80044c8:	8afb      	ldrh	r3, [r7, #22]
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	8afb      	ldrh	r3, [r7, #22]
 80044ce:	493d      	ldr	r1, [pc, #244]	; (80045c4 <Ad_Conversion+0x204>)
 80044d0:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80044d4:	4a3b      	ldr	r2, [pc, #236]	; (80045c4 <Ad_Conversion+0x204>)
 80044d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i = 0; i < 8; i++)
 80044da:	8afb      	ldrh	r3, [r7, #22]
 80044dc:	3301      	adds	r3, #1
 80044de:	82fb      	strh	r3, [r7, #22]
 80044e0:	8afb      	ldrh	r3, [r7, #22]
 80044e2:	2b07      	cmp	r3, #7
 80044e4:	d9f0      	bls.n	80044c8 <Ad_Conversion+0x108>

	HAL_ADC_Stop(&hadc1);
 80044e6:	4833      	ldr	r0, [pc, #204]	; (80045b4 <Ad_Conversion+0x1f4>)
 80044e8:	f001 ff58 	bl	800639c <HAL_ADC_Stop>

	if(ulChargeCurrAdcAvg >= 15)
 80044ec:	4b34      	ldr	r3, [pc, #208]	; (80045c0 <Ad_Conversion+0x200>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b0e      	cmp	r3, #14
 80044f2:	d91f      	bls.n	8004534 <Ad_Conversion+0x174>
	{
		ulTmp1 = (uint32_t)(ulChargeCurrAdcAvg);
 80044f4:	4b32      	ldr	r3, [pc, #200]	; (80045c0 <Ad_Conversion+0x200>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	60fb      	str	r3, [r7, #12]
		ulTmp1 *= 33000;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f248 02e8 	movw	r2, #33000	; 0x80e8
 8004500:	fb02 f303 	mul.w	r3, r2, r3
 8004504:	60fb      	str	r3, [r7, #12]
		ulTmp1 /= 4095;
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	4b31      	ldr	r3, [pc, #196]	; (80045d0 <Ad_Conversion+0x210>)
 800450a:	fba3 1302 	umull	r1, r3, r3, r2
 800450e:	1ad2      	subs	r2, r2, r3
 8004510:	0852      	lsrs	r2, r2, #1
 8004512:	4413      	add	r3, r2
 8004514:	0adb      	lsrs	r3, r3, #11
 8004516:	60fb      	str	r3, [r7, #12]
		lTmp1 = (uint32_t)(ulTmp1*200/1500);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	22c8      	movs	r2, #200	; 0xc8
 800451c:	fb02 f303 	mul.w	r3, r2, r3
 8004520:	4a2c      	ldr	r2, [pc, #176]	; (80045d4 <Ad_Conversion+0x214>)
 8004522:	fba2 2303 	umull	r2, r3, r2, r3
 8004526:	095b      	lsrs	r3, r3, #5
 8004528:	613b      	str	r3, [r7, #16]

		I_TOT_ACTUAL = (int16_t) lTmp1;
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	b21a      	sxth	r2, r3
 800452e:	4b2a      	ldr	r3, [pc, #168]	; (80045d8 <Ad_Conversion+0x218>)
 8004530:	80da      	strh	r2, [r3, #6]
 8004532:	e026      	b.n	8004582 <Ad_Conversion+0x1c2>
	}
	else
	{
		ulTmp1 = (uint32_t)(ulDischargeCurrAdcAvg);
 8004534:	4b25      	ldr	r3, [pc, #148]	; (80045cc <Ad_Conversion+0x20c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60fb      	str	r3, [r7, #12]
		ulTmp1 *= 33000;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f248 02e8 	movw	r2, #33000	; 0x80e8
 8004540:	fb02 f303 	mul.w	r3, r2, r3
 8004544:	60fb      	str	r3, [r7, #12]
		ulTmp1 /= 4095;
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	4b21      	ldr	r3, [pc, #132]	; (80045d0 <Ad_Conversion+0x210>)
 800454a:	fba3 1302 	umull	r1, r3, r3, r2
 800454e:	1ad2      	subs	r2, r2, r3
 8004550:	0852      	lsrs	r2, r2, #1
 8004552:	4413      	add	r3, r2
 8004554:	0adb      	lsrs	r3, r3, #11
 8004556:	60fb      	str	r3, [r7, #12]
		lTmp1 = (uint32_t)(ulTmp1*200/1500);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	22c8      	movs	r2, #200	; 0xc8
 800455c:	fb02 f303 	mul.w	r3, r2, r3
 8004560:	4a1c      	ldr	r2, [pc, #112]	; (80045d4 <Ad_Conversion+0x214>)
 8004562:	fba2 2303 	umull	r2, r3, r2, r3
 8004566:	095b      	lsrs	r3, r3, #5
 8004568:	613b      	str	r3, [r7, #16]
		if(lTmp1 <= 10)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b0a      	cmp	r3, #10
 800456e:	dc01      	bgt.n	8004574 <Ad_Conversion+0x1b4>
			lTmp1 = 0;								//
 8004570:	2300      	movs	r3, #0
 8004572:	613b      	str	r3, [r7, #16]
		I_TOT_ACTUAL = (int16_t) (-lTmp1);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	b29b      	uxth	r3, r3
 8004578:	425b      	negs	r3, r3
 800457a:	b29b      	uxth	r3, r3
 800457c:	b21a      	sxth	r2, r3
 800457e:	4b16      	ldr	r3, [pc, #88]	; (80045d8 <Ad_Conversion+0x218>)
 8004580:	80da      	strh	r2, [r3, #6]
	lTmp1 = (uint32_t)(ulTmp1*200/1500);

	I_TOT_ACTUAL = (int16_t) lTmp1;				// 0x201 48,16,iTotalActual "Actual current of the battery pack (:+, :-)"
	lSumAh += I_TOT_ACTUAL * 10;
*/
	if (lTmp1 > 0)
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	dd07      	ble.n	8004598 <Ad_Conversion+0x1d8>
	{
		usChargeCurrent = (uint16_t) lTmp1;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	b29a      	uxth	r2, r3
 800458c:	4b13      	ldr	r3, [pc, #76]	; (80045dc <Ad_Conversion+0x21c>)
 800458e:	801a      	strh	r2, [r3, #0]
		usDischargeCurrent = 0;
 8004590:	4b13      	ldr	r3, [pc, #76]	; (80045e0 <Ad_Conversion+0x220>)
 8004592:	2200      	movs	r2, #0
 8004594:	801a      	strh	r2, [r3, #0]
	{
		usChargeCurrent = 0;
		usDischargeCurrent = (uint16_t) (-lTmp1);
	}

}
 8004596:	e008      	b.n	80045aa <Ad_Conversion+0x1ea>
		usChargeCurrent = 0;
 8004598:	4b10      	ldr	r3, [pc, #64]	; (80045dc <Ad_Conversion+0x21c>)
 800459a:	2200      	movs	r2, #0
 800459c:	801a      	strh	r2, [r3, #0]
		usDischargeCurrent = (uint16_t) (-lTmp1);
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	425b      	negs	r3, r3
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	4b0e      	ldr	r3, [pc, #56]	; (80045e0 <Ad_Conversion+0x220>)
 80045a8:	801a      	strh	r2, [r3, #0]
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	2000028c 	.word	0x2000028c
 80045b8:	2000075c 	.word	0x2000075c
 80045bc:	20000770 	.word	0x20000770
 80045c0:	20000774 	.word	0x20000774
 80045c4:	20000778 	.word	0x20000778
 80045c8:	2000078c 	.word	0x2000078c
 80045cc:	20000790 	.word	0x20000790
 80045d0:	00100101 	.word	0x00100101
 80045d4:	057619f1 	.word	0x057619f1
 80045d8:	20000438 	.word	0x20000438
 80045dc:	20000794 	.word	0x20000794
 80045e0:	20000796 	.word	0x20000796

080045e4 <Read_CellData>:
/******************************************************************************/
/*          LTC6811-1 cell data read                                          */
/******************************************************************************/
void Read_CellData(void)
{
 80045e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, ON);	//LTC 6820 ON
 80045ea:	2201      	movs	r2, #1
 80045ec:	2140      	movs	r1, #64	; 0x40
 80045ee:	485a      	ldr	r0, [pc, #360]	; (8004758 <Read_CellData+0x174>)
 80045f0:	f003 fdf9 	bl	80081e6 <HAL_GPIO_WritePin>
	uint8_t n, i, j;
	uint32_t ulSum = 0;
 80045f4:	2300      	movs	r3, #0
 80045f6:	613b      	str	r3, [r7, #16]
	uint16_t usMax = 0, usMin = 0xffff;
 80045f8:	2300      	movs	r3, #0
 80045fa:	81fb      	strh	r3, [r7, #14]
 80045fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004600:	81bb      	strh	r3, [r7, #12]
	wakeup_idle();
 8004602:	f7fb ff73 	bl	80004ec <wakeup_idle>

	LTC6811_rdcv(0, bms_ic);
 8004606:	4955      	ldr	r1, [pc, #340]	; (800475c <Read_CellData+0x178>)
 8004608:	2000      	movs	r0, #0
 800460a:	f7fc f9ee 	bl	80009ea <LTC6811_rdcv>
	LTC6811_rdaux(2, bms_ic);
 800460e:	4953      	ldr	r1, [pc, #332]	; (800475c <Read_CellData+0x178>)
 8004610:	2002      	movs	r0, #2
 8004612:	f7fc fa98 	bl	8000b46 <LTC6811_rdaux>

	/******** Cell Voltage Read / Calculate Sum & Average *************************/
	for (n = 0; n < TOTAL_IC; n++)
 8004616:	2300      	movs	r3, #0
 8004618:	75fb      	strb	r3, [r7, #23]
 800461a:	e118      	b.n	800484e <Read_CellData+0x26a>
	{
		for (i = 0; i < bms_ic[0].ic_reg.cell_channels; i++)
 800461c:	2300      	movs	r3, #0
 800461e:	75bb      	strb	r3, [r7, #22]
 8004620:	e10b      	b.n	800483a <Read_CellData+0x256>
		{
			if (bms_ic[n].cells.c_codes[i] == 0xffff)
 8004622:	7dfa      	ldrb	r2, [r7, #23]
 8004624:	7db9      	ldrb	r1, [r7, #22]
 8004626:	484d      	ldr	r0, [pc, #308]	; (800475c <Read_CellData+0x178>)
 8004628:	4613      	mov	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	440b      	add	r3, r1
 8004632:	330c      	adds	r3, #12
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	4403      	add	r3, r0
 8004638:	88db      	ldrh	r3, [r3, #6]
 800463a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800463e:	4293      	cmp	r3, r2
 8004640:	d10f      	bne.n	8004662 <Read_CellData+0x7e>
				usCellVolBuf[n][i][8] = 0;
 8004642:	7df9      	ldrb	r1, [r7, #23]
 8004644:	7dba      	ldrb	r2, [r7, #22]
 8004646:	4846      	ldr	r0, [pc, #280]	; (8004760 <Read_CellData+0x17c>)
 8004648:	4613      	mov	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	4413      	add	r3, r2
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	22d8      	movs	r2, #216	; 0xd8
 8004652:	fb01 f202 	mul.w	r2, r1, r2
 8004656:	4413      	add	r3, r2
 8004658:	4403      	add	r3, r0
 800465a:	3310      	adds	r3, #16
 800465c:	2200      	movs	r2, #0
 800465e:	801a      	strh	r2, [r3, #0]
 8004660:	e01a      	b.n	8004698 <Read_CellData+0xb4>
			else
				usCellVolBuf[n][i][8] = bms_ic[n].cells.c_codes[i];
 8004662:	7df9      	ldrb	r1, [r7, #23]
 8004664:	7dbc      	ldrb	r4, [r7, #22]
 8004666:	7df8      	ldrb	r0, [r7, #23]
 8004668:	7dba      	ldrb	r2, [r7, #22]
 800466a:	4d3c      	ldr	r5, [pc, #240]	; (800475c <Read_CellData+0x178>)
 800466c:	460b      	mov	r3, r1
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	1a5b      	subs	r3, r3, r1
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	4423      	add	r3, r4
 8004676:	330c      	adds	r3, #12
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	442b      	add	r3, r5
 800467c:	88dc      	ldrh	r4, [r3, #6]
 800467e:	4938      	ldr	r1, [pc, #224]	; (8004760 <Read_CellData+0x17c>)
 8004680:	4613      	mov	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	4413      	add	r3, r2
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	22d8      	movs	r2, #216	; 0xd8
 800468a:	fb00 f202 	mul.w	r2, r0, r2
 800468e:	4413      	add	r3, r2
 8004690:	440b      	add	r3, r1
 8004692:	3310      	adds	r3, #16
 8004694:	4622      	mov	r2, r4
 8004696:	801a      	strh	r2, [r3, #0]
			ulCellVolTot[n][i] -= usCellVolBuf[n][i][0];
 8004698:	7dfa      	ldrb	r2, [r7, #23]
 800469a:	7db9      	ldrb	r1, [r7, #22]
 800469c:	4831      	ldr	r0, [pc, #196]	; (8004764 <Read_CellData+0x180>)
 800469e:	4613      	mov	r3, r2
 80046a0:	005b      	lsls	r3, r3, #1
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80046ac:	7df8      	ldrb	r0, [r7, #23]
 80046ae:	7dba      	ldrb	r2, [r7, #22]
 80046b0:	4c2b      	ldr	r4, [pc, #172]	; (8004760 <Read_CellData+0x17c>)
 80046b2:	4613      	mov	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4413      	add	r3, r2
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	22d8      	movs	r2, #216	; 0xd8
 80046bc:	fb00 f202 	mul.w	r2, r0, r2
 80046c0:	4413      	add	r3, r2
 80046c2:	4423      	add	r3, r4
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	7dfa      	ldrb	r2, [r7, #23]
 80046c8:	7db8      	ldrb	r0, [r7, #22]
 80046ca:	1ac9      	subs	r1, r1, r3
 80046cc:	4c25      	ldr	r4, [pc, #148]	; (8004764 <Read_CellData+0x180>)
 80046ce:	4613      	mov	r3, r2
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	4413      	add	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4403      	add	r3, r0
 80046d8:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
			ulCellVolTot[n][i] += usCellVolBuf[n][i][8];
 80046dc:	7dfa      	ldrb	r2, [r7, #23]
 80046de:	7db9      	ldrb	r1, [r7, #22]
 80046e0:	4820      	ldr	r0, [pc, #128]	; (8004764 <Read_CellData+0x180>)
 80046e2:	4613      	mov	r3, r2
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	4413      	add	r3, r2
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	440b      	add	r3, r1
 80046ec:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80046f0:	7df8      	ldrb	r0, [r7, #23]
 80046f2:	7dba      	ldrb	r2, [r7, #22]
 80046f4:	4c1a      	ldr	r4, [pc, #104]	; (8004760 <Read_CellData+0x17c>)
 80046f6:	4613      	mov	r3, r2
 80046f8:	00db      	lsls	r3, r3, #3
 80046fa:	4413      	add	r3, r2
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	22d8      	movs	r2, #216	; 0xd8
 8004700:	fb00 f202 	mul.w	r2, r0, r2
 8004704:	4413      	add	r3, r2
 8004706:	4423      	add	r3, r4
 8004708:	3310      	adds	r3, #16
 800470a:	881b      	ldrh	r3, [r3, #0]
 800470c:	7dfa      	ldrb	r2, [r7, #23]
 800470e:	7db8      	ldrb	r0, [r7, #22]
 8004710:	4419      	add	r1, r3
 8004712:	4c14      	ldr	r4, [pc, #80]	; (8004764 <Read_CellData+0x180>)
 8004714:	4613      	mov	r3, r2
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4403      	add	r3, r0
 800471e:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
			usCellVolAvg[n][i] = (uint16_t) (ulCellVolTot[n][i] >> 3);
 8004722:	7dfa      	ldrb	r2, [r7, #23]
 8004724:	7db9      	ldrb	r1, [r7, #22]
 8004726:	480f      	ldr	r0, [pc, #60]	; (8004764 <Read_CellData+0x180>)
 8004728:	4613      	mov	r3, r2
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004736:	08db      	lsrs	r3, r3, #3
 8004738:	7dfa      	ldrb	r2, [r7, #23]
 800473a:	7db9      	ldrb	r1, [r7, #22]
 800473c:	b29c      	uxth	r4, r3
 800473e:	480a      	ldr	r0, [pc, #40]	; (8004768 <Read_CellData+0x184>)
 8004740:	4613      	mov	r3, r2
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	4413      	add	r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	440b      	add	r3, r1
 800474a:	4622      	mov	r2, r4
 800474c:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]

			for (j = 0; j < 8; j++)
 8004750:	2300      	movs	r3, #0
 8004752:	757b      	strb	r3, [r7, #21]
 8004754:	e02d      	b.n	80047b2 <Read_CellData+0x1ce>
 8004756:	bf00      	nop
 8004758:	40011000 	.word	0x40011000
 800475c:	200007f4 	.word	0x200007f4
 8004760:	200004f0 	.word	0x200004f0
 8004764:	200006a0 	.word	0x200006a0
 8004768:	20000700 	.word	0x20000700
				usCellVolBuf[n][i][j] = usCellVolBuf[n][i][j + 1];
 800476c:	7dfe      	ldrb	r6, [r7, #23]
 800476e:	7db9      	ldrb	r1, [r7, #22]
 8004770:	7d7b      	ldrb	r3, [r7, #21]
 8004772:	1c5d      	adds	r5, r3, #1
 8004774:	7dfc      	ldrb	r4, [r7, #23]
 8004776:	7dba      	ldrb	r2, [r7, #22]
 8004778:	7d78      	ldrb	r0, [r7, #21]
 800477a:	4b5f      	ldr	r3, [pc, #380]	; (80048f8 <Read_CellData+0x314>)
 800477c:	607b      	str	r3, [r7, #4]
 800477e:	460b      	mov	r3, r1
 8004780:	00db      	lsls	r3, r3, #3
 8004782:	440b      	add	r3, r1
 8004784:	216c      	movs	r1, #108	; 0x6c
 8004786:	fb06 f101 	mul.w	r1, r6, r1
 800478a:	440b      	add	r3, r1
 800478c:	442b      	add	r3, r5
 800478e:	6879      	ldr	r1, [r7, #4]
 8004790:	f831 5013 	ldrh.w	r5, [r1, r3, lsl #1]
 8004794:	4958      	ldr	r1, [pc, #352]	; (80048f8 <Read_CellData+0x314>)
 8004796:	4613      	mov	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	4413      	add	r3, r2
 800479c:	226c      	movs	r2, #108	; 0x6c
 800479e:	fb04 f202 	mul.w	r2, r4, r2
 80047a2:	4413      	add	r3, r2
 80047a4:	4403      	add	r3, r0
 80047a6:	462a      	mov	r2, r5
 80047a8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			for (j = 0; j < 8; j++)
 80047ac:	7d7b      	ldrb	r3, [r7, #21]
 80047ae:	3301      	adds	r3, #1
 80047b0:	757b      	strb	r3, [r7, #21]
 80047b2:	7d7b      	ldrb	r3, [r7, #21]
 80047b4:	2b07      	cmp	r3, #7
 80047b6:	d9d9      	bls.n	800476c <Read_CellData+0x188>

			ulSum += usCellVolAvg[n][i];
 80047b8:	7dfa      	ldrb	r2, [r7, #23]
 80047ba:	7db9      	ldrb	r1, [r7, #22]
 80047bc:	484f      	ldr	r0, [pc, #316]	; (80048fc <Read_CellData+0x318>)
 80047be:	4613      	mov	r3, r2
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	4413      	add	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80047cc:	461a      	mov	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4413      	add	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]

			if (usCellVolAvg[n][i] > usMax)
 80047d4:	7dfa      	ldrb	r2, [r7, #23]
 80047d6:	7db9      	ldrb	r1, [r7, #22]
 80047d8:	4848      	ldr	r0, [pc, #288]	; (80048fc <Read_CellData+0x318>)
 80047da:	4613      	mov	r3, r2
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	4413      	add	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	440b      	add	r3, r1
 80047e4:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80047e8:	89fa      	ldrh	r2, [r7, #14]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d20a      	bcs.n	8004804 <Read_CellData+0x220>
				usMax = usCellVolAvg[n][i];
 80047ee:	7dfa      	ldrb	r2, [r7, #23]
 80047f0:	7db9      	ldrb	r1, [r7, #22]
 80047f2:	4842      	ldr	r0, [pc, #264]	; (80048fc <Read_CellData+0x318>)
 80047f4:	4613      	mov	r3, r2
 80047f6:	005b      	lsls	r3, r3, #1
 80047f8:	4413      	add	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8004802:	81fb      	strh	r3, [r7, #14]

			if (usCellVolAvg[n][i] < usMin)
 8004804:	7dfa      	ldrb	r2, [r7, #23]
 8004806:	7db9      	ldrb	r1, [r7, #22]
 8004808:	483c      	ldr	r0, [pc, #240]	; (80048fc <Read_CellData+0x318>)
 800480a:	4613      	mov	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4413      	add	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	440b      	add	r3, r1
 8004814:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8004818:	89ba      	ldrh	r2, [r7, #12]
 800481a:	429a      	cmp	r2, r3
 800481c:	d90a      	bls.n	8004834 <Read_CellData+0x250>
				usMin = usCellVolAvg[n][i];
 800481e:	7dfa      	ldrb	r2, [r7, #23]
 8004820:	7db9      	ldrb	r1, [r7, #22]
 8004822:	4836      	ldr	r0, [pc, #216]	; (80048fc <Read_CellData+0x318>)
 8004824:	4613      	mov	r3, r2
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	4413      	add	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8004832:	81bb      	strh	r3, [r7, #12]
		for (i = 0; i < bms_ic[0].ic_reg.cell_channels; i++)
 8004834:	7dbb      	ldrb	r3, [r7, #22]
 8004836:	3301      	adds	r3, #1
 8004838:	75bb      	strb	r3, [r7, #22]
 800483a:	4b31      	ldr	r3, [pc, #196]	; (8004900 <Read_CellData+0x31c>)
 800483c:	f893 30d6 	ldrb.w	r3, [r3, #214]	; 0xd6
 8004840:	7dba      	ldrb	r2, [r7, #22]
 8004842:	429a      	cmp	r2, r3
 8004844:	f4ff aeed 	bcc.w	8004622 <Read_CellData+0x3e>
	for (n = 0; n < TOTAL_IC; n++)
 8004848:	7dfb      	ldrb	r3, [r7, #23]
 800484a:	3301      	adds	r3, #1
 800484c:	75fb      	strb	r3, [r7, #23]
 800484e:	7dfb      	ldrb	r3, [r7, #23]
 8004850:	2b01      	cmp	r3, #1
 8004852:	f67f aee3 	bls.w	800461c <Read_CellData+0x38>
		}
	}

	if (usMin == 0xffff)
 8004856:	89bb      	ldrh	r3, [r7, #12]
 8004858:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800485c:	4293      	cmp	r3, r2
 800485e:	d101      	bne.n	8004864 <Read_CellData+0x280>
		usMin = 0;
 8004860:	2300      	movs	r3, #0
 8004862:	81bb      	strh	r3, [r7, #12]

	ulSum_Vol = ulSum / 10;          							// divide by 10 to change mV scale
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	4a27      	ldr	r2, [pc, #156]	; (8004904 <Read_CellData+0x320>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	08db      	lsrs	r3, r3, #3
 800486e:	4a26      	ldr	r2, [pc, #152]	; (8004908 <Read_CellData+0x324>)
 8004870:	6013      	str	r3, [r2, #0]
	CELL_V_HIGH = usMax / 10;									// 0x206 0,16,vHighCell "Highest voltage among battery cells"
 8004872:	89fb      	ldrh	r3, [r7, #14]
 8004874:	4a23      	ldr	r2, [pc, #140]	; (8004904 <Read_CellData+0x320>)
 8004876:	fba2 2303 	umull	r2, r3, r2, r3
 800487a:	08db      	lsrs	r3, r3, #3
 800487c:	b29b      	uxth	r3, r3
 800487e:	b21a      	sxth	r2, r3
 8004880:	4b22      	ldr	r3, [pc, #136]	; (800490c <Read_CellData+0x328>)
 8004882:	801a      	strh	r2, [r3, #0]
	CELL_V_LOW = usMin / 10;          							// 0x206 16,16,vLowCell "Lowest voltage among battery cells"
 8004884:	89bb      	ldrh	r3, [r7, #12]
 8004886:	4a1f      	ldr	r2, [pc, #124]	; (8004904 <Read_CellData+0x320>)
 8004888:	fba2 2303 	umull	r2, r3, r2, r3
 800488c:	08db      	lsrs	r3, r3, #3
 800488e:	b29b      	uxth	r3, r3
 8004890:	b21a      	sxth	r2, r3
 8004892:	4b1e      	ldr	r3, [pc, #120]	; (800490c <Read_CellData+0x328>)
 8004894:	805a      	strh	r2, [r3, #2]
	CELL_V_AVG = (uint16_t) (ulSum / TOT_CELLS) / 10;			// 0x206 32,16,vAverageCell "Average voltage of battery cells"
 8004896:	4b1e      	ldr	r3, [pc, #120]	; (8004910 <Read_CellData+0x32c>)
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	fbb3 f3f2 	udiv	r3, r3, r2
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	4a17      	ldr	r2, [pc, #92]	; (8004904 <Read_CellData+0x320>)
 80048a6:	fba2 2303 	umull	r2, r3, r2, r3
 80048aa:	08db      	lsrs	r3, r3, #3
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	b21a      	sxth	r2, r3
 80048b0:	4b16      	ldr	r3, [pc, #88]	; (800490c <Read_CellData+0x328>)
 80048b2:	809a      	strh	r2, [r3, #4]
	CELL_V_DEVI = (usMax - usMin) / 10;  						// 0x206 48,16,vDeviationCell "Deviation voltage of battery cells"
 80048b4:	89fa      	ldrh	r2, [r7, #14]
 80048b6:	89bb      	ldrh	r3, [r7, #12]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	4a16      	ldr	r2, [pc, #88]	; (8004914 <Read_CellData+0x330>)
 80048bc:	fb82 1203 	smull	r1, r2, r2, r3
 80048c0:	1092      	asrs	r2, r2, #2
 80048c2:	17db      	asrs	r3, r3, #31
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	b21a      	sxth	r2, r3
 80048c8:	4b10      	ldr	r3, [pc, #64]	; (800490c <Read_CellData+0x328>)
 80048ca:	80da      	strh	r2, [r3, #6]
	V_TOT_ACTUAL = (int16_t) (ulSum_Vol / 100);					// 0x201 32,16,vTotalActual "Actual voltage of the battery pack"
 80048cc:	4b0e      	ldr	r3, [pc, #56]	; (8004908 <Read_CellData+0x324>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a11      	ldr	r2, [pc, #68]	; (8004918 <Read_CellData+0x334>)
 80048d2:	fba2 2303 	umull	r2, r3, r2, r3
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	b29a      	uxth	r2, r3
 80048da:	4b10      	ldr	r3, [pc, #64]	; (800491c <Read_CellData+0x338>)
 80048dc:	809a      	strh	r2, [r3, #4]

	LTC6811_adcvax(ADC_CONVERSION_MODE, ADC_DCP);				// AD Conversion Start for all cells & temp sensors
 80048de:	4b10      	ldr	r3, [pc, #64]	; (8004920 <Read_CellData+0x33c>)
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	4a10      	ldr	r2, [pc, #64]	; (8004924 <Read_CellData+0x340>)
 80048e4:	7812      	ldrb	r2, [r2, #0]
 80048e6:	4611      	mov	r1, r2
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7fb ff11 	bl	8000710 <LTC6811_adcvax>

}
 80048ee:	bf00      	nop
 80048f0:	371c      	adds	r7, #28
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048f6:	bf00      	nop
 80048f8:	200004f0 	.word	0x200004f0
 80048fc:	20000700 	.word	0x20000700
 8004900:	200007f4 	.word	0x200007f4
 8004904:	cccccccd 	.word	0xcccccccd
 8004908:	20000750 	.word	0x20000750
 800490c:	20000450 	.word	0x20000450
 8004910:	20000460 	.word	0x20000460
 8004914:	66666667 	.word	0x66666667
 8004918:	51eb851f 	.word	0x51eb851f
 800491c:	20000438 	.word	0x20000438
 8004920:	20000798 	.word	0x20000798
 8004924:	20000799 	.word	0x20000799

08004928 <Read_TempData>:
/******************************************************************************/
/*          LTC6811-1 temp data read                                          */
/******************************************************************************/
void Read_TempData(void)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
	int16_t sTemp;
	wakeup_idle();
 800492e:	f7fb fddd 	bl	80004ec <wakeup_idle>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, OFF); //LTC 6820 power enable
 8004932:	2200      	movs	r2, #0
 8004934:	2140      	movs	r1, #64	; 0x40
 8004936:	4836      	ldr	r0, [pc, #216]	; (8004a10 <Read_TempData+0xe8>)
 8004938:	f003 fc55 	bl	80081e6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800493c:	2014      	movs	r0, #20
 800493e:	f001 fb71 	bl	8006024 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, ON);
 8004942:	2201      	movs	r2, #1
 8004944:	2140      	movs	r1, #64	; 0x40
 8004946:	4832      	ldr	r0, [pc, #200]	; (8004a10 <Read_TempData+0xe8>)
 8004948:	f003 fc4d 	bl	80081e6 <HAL_GPIO_WritePin>
	LTC6811_adcvax(ADC_CONVERSION_MODE, ADC_DCP);
 800494c:	4b31      	ldr	r3, [pc, #196]	; (8004a14 <Read_TempData+0xec>)
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	4a31      	ldr	r2, [pc, #196]	; (8004a18 <Read_TempData+0xf0>)
 8004952:	7812      	ldrb	r2, [r2, #0]
 8004954:	4611      	mov	r1, r2
 8004956:	4618      	mov	r0, r3
 8004958:	f7fb feda 	bl	8000710 <LTC6811_adcvax>
	LTC6811_adax(ADC_CONVERSION_MODE, 5);
 800495c:	4b2d      	ldr	r3, [pc, #180]	; (8004a14 <Read_TempData+0xec>)
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2105      	movs	r1, #5
 8004962:	4618      	mov	r0, r3
 8004964:	f7fb ff02 	bl	800076c <LTC6811_adax>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, OFF);
 8004968:	2200      	movs	r2, #0
 800496a:	2140      	movs	r1, #64	; 0x40
 800496c:	4828      	ldr	r0, [pc, #160]	; (8004a10 <Read_TempData+0xe8>)
 800496e:	f003 fc3a 	bl	80081e6 <HAL_GPIO_WritePin>
	usCellTempBuf[0][0][4] = bms_ic[0].aux.a_codes[4];			//LTC6811 GPIO5
 8004972:	4b2a      	ldr	r3, [pc, #168]	; (8004a1c <Read_TempData+0xf4>)
 8004974:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8004978:	4b29      	ldr	r3, [pc, #164]	; (8004a20 <Read_TempData+0xf8>)
 800497a:	811a      	strh	r2, [r3, #8]
	if(usCellTempBuf[0][0][0]==0)
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <Read_TempData+0xf8>)
 800497e:	881b      	ldrh	r3, [r3, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d107      	bne.n	8004994 <Read_TempData+0x6c>
	{
		sTemp = Vol2Temp(usCellTempBuf[0][0][4]);
 8004984:	4b26      	ldr	r3, [pc, #152]	; (8004a20 <Read_TempData+0xf8>)
 8004986:	891b      	ldrh	r3, [r3, #8]
 8004988:	4618      	mov	r0, r3
 800498a:	f000 fd37 	bl	80053fc <Vol2Temp>
 800498e:	4603      	mov	r3, r0
 8004990:	80fb      	strh	r3, [r7, #6]
 8004992:	e006      	b.n	80049a2 <Read_TempData+0x7a>
	}
	else
	{
		sTemp = Vol2Temp(usCellTempAvg[0][0]);
 8004994:	4b23      	ldr	r3, [pc, #140]	; (8004a24 <Read_TempData+0xfc>)
 8004996:	881b      	ldrh	r3, [r3, #0]
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fd2f 	bl	80053fc <Vol2Temp>
 800499e:	4603      	mov	r3, r0
 80049a0:	80fb      	strh	r3, [r7, #6]
	}
	ulCellTempTot[0][0] -= usCellTempBuf[0][0][0];
 80049a2:	4b21      	ldr	r3, [pc, #132]	; (8004a28 <Read_TempData+0x100>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a1e      	ldr	r2, [pc, #120]	; (8004a20 <Read_TempData+0xf8>)
 80049a8:	8812      	ldrh	r2, [r2, #0]
 80049aa:	1a9b      	subs	r3, r3, r2
 80049ac:	4a1e      	ldr	r2, [pc, #120]	; (8004a28 <Read_TempData+0x100>)
 80049ae:	6013      	str	r3, [r2, #0]
	ulCellTempTot[0][0] += usCellTempBuf[0][0][4];
 80049b0:	4b1d      	ldr	r3, [pc, #116]	; (8004a28 <Read_TempData+0x100>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a1a      	ldr	r2, [pc, #104]	; (8004a20 <Read_TempData+0xf8>)
 80049b6:	8912      	ldrh	r2, [r2, #8]
 80049b8:	4413      	add	r3, r2
 80049ba:	4a1b      	ldr	r2, [pc, #108]	; (8004a28 <Read_TempData+0x100>)
 80049bc:	6013      	str	r3, [r2, #0]
	usCellTempAvg[0][0] = (uint16_t) (ulCellTempTot[0][0] >> 2);
 80049be:	4b1a      	ldr	r3, [pc, #104]	; (8004a28 <Read_TempData+0x100>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	089b      	lsrs	r3, r3, #2
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	4b17      	ldr	r3, [pc, #92]	; (8004a24 <Read_TempData+0xfc>)
 80049c8:	801a      	strh	r2, [r3, #0]

	for (int j = 0; j < 4; j++)
 80049ca:	2300      	movs	r3, #0
 80049cc:	603b      	str	r3, [r7, #0]
 80049ce:	e00b      	b.n	80049e8 <Read_TempData+0xc0>
		usCellTempBuf[0][0][j] = usCellTempBuf[0][0][j + 1];
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	3301      	adds	r3, #1
 80049d4:	4a12      	ldr	r2, [pc, #72]	; (8004a20 <Read_TempData+0xf8>)
 80049d6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80049da:	4a11      	ldr	r2, [pc, #68]	; (8004a20 <Read_TempData+0xf8>)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int j = 0; j < 4; j++)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	3301      	adds	r3, #1
 80049e6:	603b      	str	r3, [r7, #0]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	ddf0      	ble.n	80049d0 <Read_TempData+0xa8>

	CELL_T_HIGH = sTemp;											// 0x207 0,16,tHighPlace "Highest temperature among battery cells"
 80049ee:	4a0f      	ldr	r2, [pc, #60]	; (8004a2c <Read_TempData+0x104>)
 80049f0:	88fb      	ldrh	r3, [r7, #6]
 80049f2:	8013      	strh	r3, [r2, #0]
	CELL_T_LOW = sTemp;											// 0x207 16,16,tLowPlace "Lowest temperature among battery cells"
 80049f4:	4a0d      	ldr	r2, [pc, #52]	; (8004a2c <Read_TempData+0x104>)
 80049f6:	88fb      	ldrh	r3, [r7, #6]
 80049f8:	8053      	strh	r3, [r2, #2]
	CELL_T_AVG = sTemp;											// 0x207 32,16,tAveragePlace "Average temperature of battery cells"
 80049fa:	4a0c      	ldr	r2, [pc, #48]	; (8004a2c <Read_TempData+0x104>)
 80049fc:	88fb      	ldrh	r3, [r7, #6]
 80049fe:	8093      	strh	r3, [r2, #4]
	CELL_T_DEVI = 0;
 8004a00:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <Read_TempData+0x104>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	80da      	strh	r2, [r3, #6]
}
 8004a06:	bf00      	nop
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	40011000 	.word	0x40011000
 8004a14:	20000798 	.word	0x20000798
 8004a18:	20000799 	.word	0x20000799
 8004a1c:	200007f4 	.word	0x200007f4
 8004a20:	20000730 	.word	0x20000730
 8004a24:	2000074c 	.word	0x2000074c
 8004a28:	20000744 	.word	0x20000744
 8004a2c:	20000458 	.word	0x20000458

08004a30 <Cell_Balancing>:
//////////////////////////////////////////////////////////////////////////////
//		Cell Balancing
//////////////////////////////////////////////////////////////////////////////
void Cell_Balancing(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
	ST_CB = F_CB; //signal can display
 8004a36:	4b99      	ldr	r3, [pc, #612]	; (8004c9c <Cell_Balancing+0x26c>)
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004a3e:	b2d9      	uxtb	r1, r3
 8004a40:	4a97      	ldr	r2, [pc, #604]	; (8004ca0 <Cell_Balancing+0x270>)
 8004a42:	7813      	ldrb	r3, [r2, #0]
 8004a44:	f361 13c7 	bfi	r3, r1, #7, #1
 8004a48:	7013      	strb	r3, [r2, #0]

	if(++usCellBalanceCnt == TMR10S_1HZ)						//        off    
 8004a4a:	4b96      	ldr	r3, [pc, #600]	; (8004ca4 <Cell_Balancing+0x274>)
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	4b94      	ldr	r3, [pc, #592]	; (8004ca4 <Cell_Balancing+0x274>)
 8004a54:	801a      	strh	r2, [r3, #0]
 8004a56:	4b93      	ldr	r3, [pc, #588]	; (8004ca4 <Cell_Balancing+0x274>)
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	2b0a      	cmp	r3, #10
 8004a5c:	d136      	bne.n	8004acc <Cell_Balancing+0x9c>
	{
		usCellBalanceCnt = 0;
 8004a5e:	4b91      	ldr	r3, [pc, #580]	; (8004ca4 <Cell_Balancing+0x274>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	801a      	strh	r2, [r3, #0]
		for (int n=0; n<TOTAL_IC; n++)
 8004a64:	2300      	movs	r3, #0
 8004a66:	60fb      	str	r3, [r7, #12]
 8004a68:	e028      	b.n	8004abc <Cell_Balancing+0x8c>
		{
			bms_ic[TOTAL_IC-n-1].configa.tx_data[4]  = 0;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f1c3 0201 	rsb	r2, r3, #1
 8004a70:	498d      	ldr	r1, [pc, #564]	; (8004ca8 <Cell_Balancing+0x278>)
 8004a72:	4613      	mov	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	015b      	lsls	r3, r3, #5
 8004a7a:	440b      	add	r3, r1
 8004a7c:	3304      	adds	r3, #4
 8004a7e:	2200      	movs	r2, #0
 8004a80:	701a      	strb	r2, [r3, #0]
			bms_ic[TOTAL_IC-n-1].configa.tx_data[5] &= 0xf0;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f1c3 0201 	rsb	r2, r3, #1
 8004a88:	4987      	ldr	r1, [pc, #540]	; (8004ca8 <Cell_Balancing+0x278>)
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	1a9b      	subs	r3, r3, r2
 8004a90:	015b      	lsls	r3, r3, #5
 8004a92:	440b      	add	r3, r1
 8004a94:	3305      	adds	r3, #5
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	f1c2 0201 	rsb	r2, r2, #1
 8004a9e:	f023 030f 	bic.w	r3, r3, #15
 8004aa2:	b2d8      	uxtb	r0, r3
 8004aa4:	4980      	ldr	r1, [pc, #512]	; (8004ca8 <Cell_Balancing+0x278>)
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	1a9b      	subs	r3, r3, r2
 8004aac:	015b      	lsls	r3, r3, #5
 8004aae:	440b      	add	r3, r1
 8004ab0:	3305      	adds	r3, #5
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	701a      	strb	r2, [r3, #0]
		for (int n=0; n<TOTAL_IC; n++)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	ddd3      	ble.n	8004a6a <Cell_Balancing+0x3a>
		}
		wakeup_sleep();
 8004ac2:	f7fb fd29 	bl	8000518 <wakeup_sleep>
		LTC6811_wrcfg(bms_ic);
 8004ac6:	4878      	ldr	r0, [pc, #480]	; (8004ca8 <Cell_Balancing+0x278>)
 8004ac8:	f7fc f8e0 	bl	8000c8c <LTC6811_wrcfg>
	}
	if(V_TOT_ACTUAL > 650)
 8004acc:	4b74      	ldr	r3, [pc, #464]	; (8004ca0 <Cell_Balancing+0x270>)
 8004ace:	889b      	ldrh	r3, [r3, #4]
 8004ad0:	f240 228a 	movw	r2, #650	; 0x28a
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d917      	bls.n	8004b08 <Cell_Balancing+0xd8>
	{
		if (usDischargeCurrent < 15) 								// balancing only not discharging
 8004ad8:	4b74      	ldr	r3, [pc, #464]	; (8004cac <Cell_Balancing+0x27c>)
 8004ada:	881b      	ldrh	r3, [r3, #0]
 8004adc:	2b0e      	cmp	r3, #14
 8004ade:	d80d      	bhi.n	8004afc <Cell_Balancing+0xcc>
		{
			if (CELL_V_DEVI > BALANCE_RANGE)
 8004ae0:	4b73      	ldr	r3, [pc, #460]	; (8004cb0 <Cell_Balancing+0x280>)
 8004ae2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	4b72      	ldr	r3, [pc, #456]	; (8004cb4 <Cell_Balancing+0x284>)
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	dd10      	ble.n	8004b12 <Cell_Balancing+0xe2>
			{
				F_CB = 1;
 8004af0:	4a6a      	ldr	r2, [pc, #424]	; (8004c9c <Cell_Balancing+0x26c>)
 8004af2:	7813      	ldrb	r3, [r2, #0]
 8004af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004af8:	7013      	strb	r3, [r2, #0]
 8004afa:	e00a      	b.n	8004b12 <Cell_Balancing+0xe2>
			}

		}
		else
			F_CB = 0;
 8004afc:	4a67      	ldr	r2, [pc, #412]	; (8004c9c <Cell_Balancing+0x26c>)
 8004afe:	7813      	ldrb	r3, [r2, #0]
 8004b00:	f36f 1386 	bfc	r3, #6, #1
 8004b04:	7013      	strb	r3, [r2, #0]
 8004b06:	e004      	b.n	8004b12 <Cell_Balancing+0xe2>
	}
	else
		F_CB = 0;
 8004b08:	4a64      	ldr	r2, [pc, #400]	; (8004c9c <Cell_Balancing+0x26c>)
 8004b0a:	7813      	ldrb	r3, [r2, #0]
 8004b0c:	f36f 1386 	bfc	r3, #6, #1
 8004b10:	7013      	strb	r3, [r2, #0]

	if(F_CB)
 8004b12:	4b62      	ldr	r3, [pc, #392]	; (8004c9c <Cell_Balancing+0x26c>)
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	f000 80b9 	beq.w	8004c94 <Cell_Balancing+0x264>
	{
		for (int n=0; n<TOTAL_IC; n++)
 8004b22:	2300      	movs	r3, #0
 8004b24:	60bb      	str	r3, [r7, #8]
 8004b26:	e071      	b.n	8004c0c <Cell_Balancing+0x1dc>
		{
			for (int i=0; i<bms_ic[n].ic_reg.cell_channels; i++)
 8004b28:	2300      	movs	r3, #0
 8004b2a:	607b      	str	r3, [r7, #4]
 8004b2c:	e05e      	b.n	8004bec <Cell_Balancing+0x1bc>
			{

				if (bms_ic[n].cells.c_codes[i] > CELL_V_HIGH * 10 - 10)
 8004b2e:	495e      	ldr	r1, [pc, #376]	; (8004ca8 <Cell_Balancing+0x278>)
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	4613      	mov	r3, r2
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	330c      	adds	r3, #12
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	440b      	add	r3, r1
 8004b44:	88db      	ldrh	r3, [r3, #6]
 8004b46:	4619      	mov	r1, r3
 8004b48:	4b59      	ldr	r3, [pc, #356]	; (8004cb0 <Cell_Balancing+0x280>)
 8004b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b4e:	1e5a      	subs	r2, r3, #1
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	4299      	cmp	r1, r3
 8004b5a:	dd44      	ble.n	8004be6 <Cell_Balancing+0x1b6>
				{
					if (i<8)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b07      	cmp	r3, #7
 8004b60:	dc20      	bgt.n	8004ba4 <Cell_Balancing+0x174>
					{
						bms_ic[TOTAL_IC-n-1].configa.tx_data[4] |= 1<<(i);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	f1c3 0201 	rsb	r2, r3, #1
 8004b68:	494f      	ldr	r1, [pc, #316]	; (8004ca8 <Cell_Balancing+0x278>)
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	1a9b      	subs	r3, r3, r2
 8004b70:	015b      	lsls	r3, r3, #5
 8004b72:	440b      	add	r3, r1
 8004b74:	3304      	adds	r3, #4
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	b25a      	sxtb	r2, r3
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b82:	b25b      	sxtb	r3, r3
 8004b84:	4313      	orrs	r3, r2
 8004b86:	b259      	sxtb	r1, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f1c3 0201 	rsb	r2, r3, #1
 8004b8e:	b2c8      	uxtb	r0, r1
 8004b90:	4945      	ldr	r1, [pc, #276]	; (8004ca8 <Cell_Balancing+0x278>)
 8004b92:	4613      	mov	r3, r2
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	015b      	lsls	r3, r3, #5
 8004b9a:	440b      	add	r3, r1
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	e020      	b.n	8004be6 <Cell_Balancing+0x1b6>
					}
					else
					{
						bms_ic[TOTAL_IC-n-1].configa.tx_data[5] |= 1<<(i-8);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f1c3 0201 	rsb	r2, r3, #1
 8004baa:	493f      	ldr	r1, [pc, #252]	; (8004ca8 <Cell_Balancing+0x278>)
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	015b      	lsls	r3, r3, #5
 8004bb4:	440b      	add	r3, r1
 8004bb6:	3305      	adds	r3, #5
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	b25a      	sxtb	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	3b08      	subs	r3, #8
 8004bc0:	2101      	movs	r1, #1
 8004bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc6:	b25b      	sxtb	r3, r3
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	b259      	sxtb	r1, r3
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f1c3 0201 	rsb	r2, r3, #1
 8004bd2:	b2c8      	uxtb	r0, r1
 8004bd4:	4934      	ldr	r1, [pc, #208]	; (8004ca8 <Cell_Balancing+0x278>)
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	1a9b      	subs	r3, r3, r2
 8004bdc:	015b      	lsls	r3, r3, #5
 8004bde:	440b      	add	r3, r1
 8004be0:	3305      	adds	r3, #5
 8004be2:	4602      	mov	r2, r0
 8004be4:	701a      	strb	r2, [r3, #0]
			for (int i=0; i<bms_ic[n].ic_reg.cell_channels; i++)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	3301      	adds	r3, #1
 8004bea:	607b      	str	r3, [r7, #4]
 8004bec:	492e      	ldr	r1, [pc, #184]	; (8004ca8 <Cell_Balancing+0x278>)
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	1a9b      	subs	r3, r3, r2
 8004bf6:	015b      	lsls	r3, r3, #5
 8004bf8:	440b      	add	r3, r1
 8004bfa:	33d6      	adds	r3, #214	; 0xd6
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4293      	cmp	r3, r2
 8004c04:	db93      	blt.n	8004b2e <Cell_Balancing+0xfe>
		for (int n=0; n<TOTAL_IC; n++)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	3301      	adds	r3, #1
 8004c0a:	60bb      	str	r3, [r7, #8]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	dd8a      	ble.n	8004b28 <Cell_Balancing+0xf8>
					}
				}
			}
		}
		wakeup_sleep();
 8004c12:	f7fb fc81 	bl	8000518 <wakeup_sleep>
		LTC6811_wrcfg(bms_ic);
 8004c16:	4824      	ldr	r0, [pc, #144]	; (8004ca8 <Cell_Balancing+0x278>)
 8004c18:	f7fc f838 	bl	8000c8c <LTC6811_wrcfg>
		if(CELL_V_DEVI < Balancing_Hysteresis)
 8004c1c:	4b24      	ldr	r3, [pc, #144]	; (8004cb0 <Cell_Balancing+0x280>)
 8004c1e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004c22:	461a      	mov	r2, r3
 8004c24:	4b24      	ldr	r3, [pc, #144]	; (8004cb8 <Cell_Balancing+0x288>)
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	da33      	bge.n	8004c94 <Cell_Balancing+0x264>
		{
			F_CB = 0;
 8004c2c:	4a1b      	ldr	r2, [pc, #108]	; (8004c9c <Cell_Balancing+0x26c>)
 8004c2e:	7813      	ldrb	r3, [r2, #0]
 8004c30:	f36f 1386 	bfc	r3, #6, #1
 8004c34:	7013      	strb	r3, [r2, #0]
			for (int n=0; n<TOTAL_IC; n++)
 8004c36:	2300      	movs	r3, #0
 8004c38:	603b      	str	r3, [r7, #0]
 8004c3a:	e028      	b.n	8004c8e <Cell_Balancing+0x25e>
			{
				bms_ic[TOTAL_IC-n-1].configa.tx_data[4]  = 0;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	f1c3 0201 	rsb	r2, r3, #1
 8004c42:	4919      	ldr	r1, [pc, #100]	; (8004ca8 <Cell_Balancing+0x278>)
 8004c44:	4613      	mov	r3, r2
 8004c46:	00db      	lsls	r3, r3, #3
 8004c48:	1a9b      	subs	r3, r3, r2
 8004c4a:	015b      	lsls	r3, r3, #5
 8004c4c:	440b      	add	r3, r1
 8004c4e:	3304      	adds	r3, #4
 8004c50:	2200      	movs	r2, #0
 8004c52:	701a      	strb	r2, [r3, #0]
				bms_ic[TOTAL_IC-n-1].configa.tx_data[5] &= 0xf0;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	f1c3 0201 	rsb	r2, r3, #1
 8004c5a:	4913      	ldr	r1, [pc, #76]	; (8004ca8 <Cell_Balancing+0x278>)
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	00db      	lsls	r3, r3, #3
 8004c60:	1a9b      	subs	r3, r3, r2
 8004c62:	015b      	lsls	r3, r3, #5
 8004c64:	440b      	add	r3, r1
 8004c66:	3305      	adds	r3, #5
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	683a      	ldr	r2, [r7, #0]
 8004c6c:	f1c2 0201 	rsb	r2, r2, #1
 8004c70:	f023 030f 	bic.w	r3, r3, #15
 8004c74:	b2d8      	uxtb	r0, r3
 8004c76:	490c      	ldr	r1, [pc, #48]	; (8004ca8 <Cell_Balancing+0x278>)
 8004c78:	4613      	mov	r3, r2
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	015b      	lsls	r3, r3, #5
 8004c80:	440b      	add	r3, r1
 8004c82:	3305      	adds	r3, #5
 8004c84:	4602      	mov	r2, r0
 8004c86:	701a      	strb	r2, [r3, #0]
			for (int n=0; n<TOTAL_IC; n++)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	603b      	str	r3, [r7, #0]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	ddd3      	ble.n	8004c3c <Cell_Balancing+0x20c>
			}
		}
	}
}
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	200004a8 	.word	0x200004a8
 8004ca0:	20000438 	.word	0x20000438
 8004ca4:	200004cc 	.word	0x200004cc
 8004ca8:	200007f4 	.word	0x200007f4
 8004cac:	20000796 	.word	0x20000796
 8004cb0:	20000450 	.word	0x20000450
 8004cb4:	20000a20 	.word	0x20000a20
 8004cb8:	20000a22 	.word	0x20000a22

08004cbc <CAN_Celldata_Assign>:


void CAN_Celldata_Assign(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0

	switch(DataAssign_step)
 8004cc0:	4b89      	ldr	r3, [pc, #548]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	2b06      	cmp	r3, #6
 8004cc6:	f200 8109 	bhi.w	8004edc <CAN_Celldata_Assign+0x220>
 8004cca:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <CAN_Celldata_Assign+0x14>)
 8004ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd0:	08004ced 	.word	0x08004ced
 8004cd4:	08004d3f 	.word	0x08004d3f
 8004cd8:	08004d77 	.word	0x08004d77
 8004cdc:	08004dbd 	.word	0x08004dbd
 8004ce0:	08004e09 	.word	0x08004e09
 8004ce4:	08004e41 	.word	0x08004e41
 8004ce8:	08004e93 	.word	0x08004e93
	{
	case 0 :
		//0x517
		CELLT_1 = Vol2Temp(usCellTempAvg[0][0]) * 10;
 8004cec:	4b7f      	ldr	r3, [pc, #508]	; (8004eec <CAN_Celldata_Assign+0x230>)
 8004cee:	881b      	ldrh	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fb83 	bl	80053fc <Vol2Temp>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	0092      	lsls	r2, r2, #2
 8004cfe:	4413      	add	r3, r2
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	4b7a      	ldr	r3, [pc, #488]	; (8004ef0 <CAN_Celldata_Assign+0x234>)
 8004d06:	801a      	strh	r2, [r3, #0]
		CELLT_2 = Vol2Temp(usCellTempAvg[0][1]) * 10;
 8004d08:	4b78      	ldr	r3, [pc, #480]	; (8004eec <CAN_Celldata_Assign+0x230>)
 8004d0a:	885b      	ldrh	r3, [r3, #2]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 fb75 	bl	80053fc <Vol2Temp>
 8004d12:	4603      	mov	r3, r0
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	461a      	mov	r2, r3
 8004d18:	0092      	lsls	r2, r2, #2
 8004d1a:	4413      	add	r3, r2
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	b21a      	sxth	r2, r3
 8004d22:	4b73      	ldr	r3, [pc, #460]	; (8004ef0 <CAN_Celldata_Assign+0x234>)
 8004d24:	805a      	strh	r2, [r3, #2]
		DataAssign_step++;
 8004d26:	4b70      	ldr	r3, [pc, #448]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	4b6e      	ldr	r3, [pc, #440]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004d30:	701a      	strb	r2, [r3, #0]
		CAN_Tx_Process(0x30A, un517_TxData.BY);
 8004d32:	496f      	ldr	r1, [pc, #444]	; (8004ef0 <CAN_Celldata_Assign+0x234>)
 8004d34:	f240 300a 	movw	r0, #778	; 0x30a
 8004d38:	f000 f990 	bl	800505c <CAN_Tx_Process>
		break;
 8004d3c:	e0d2      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 1 :
		//0x511
		CELLV_01 = usCellVolAvg[0][0];
 8004d3e:	4b6d      	ldr	r3, [pc, #436]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d40:	881a      	ldrh	r2, [r3, #0]
 8004d42:	4b6d      	ldr	r3, [pc, #436]	; (8004ef8 <CAN_Celldata_Assign+0x23c>)
 8004d44:	801a      	strh	r2, [r3, #0]
		CELLV_02 = usCellVolAvg[0][1];
 8004d46:	4b6b      	ldr	r3, [pc, #428]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d48:	885a      	ldrh	r2, [r3, #2]
 8004d4a:	4b6b      	ldr	r3, [pc, #428]	; (8004ef8 <CAN_Celldata_Assign+0x23c>)
 8004d4c:	805a      	strh	r2, [r3, #2]
		CELLV_03 = usCellVolAvg[0][2];
 8004d4e:	4b69      	ldr	r3, [pc, #420]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d50:	889a      	ldrh	r2, [r3, #4]
 8004d52:	4b69      	ldr	r3, [pc, #420]	; (8004ef8 <CAN_Celldata_Assign+0x23c>)
 8004d54:	809a      	strh	r2, [r3, #4]
		CELLV_04 = usCellVolAvg[0][3];
 8004d56:	4b67      	ldr	r3, [pc, #412]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d58:	88da      	ldrh	r2, [r3, #6]
 8004d5a:	4b67      	ldr	r3, [pc, #412]	; (8004ef8 <CAN_Celldata_Assign+0x23c>)
 8004d5c:	80da      	strh	r2, [r3, #6]
		DataAssign_step++;
 8004d5e:	4b62      	ldr	r3, [pc, #392]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	3301      	adds	r3, #1
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	4b60      	ldr	r3, [pc, #384]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004d68:	701a      	strb	r2, [r3, #0]
		CAN_Tx_Process(0x30B, un511_TxData.BY);
 8004d6a:	4963      	ldr	r1, [pc, #396]	; (8004ef8 <CAN_Celldata_Assign+0x23c>)
 8004d6c:	f240 300b 	movw	r0, #779	; 0x30b
 8004d70:	f000 f974 	bl	800505c <CAN_Tx_Process>
		if(CELL_COUNT==4 && TOTAL_IC==1)
		{
			DataAssign_step = 0;
		}
		break;
 8004d74:	e0b6      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 2 :
		//0x512
		CELLV_05 = usCellVolAvg[0][4];
 8004d76:	4b5f      	ldr	r3, [pc, #380]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d78:	891a      	ldrh	r2, [r3, #8]
 8004d7a:	4b60      	ldr	r3, [pc, #384]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004d7c:	801a      	strh	r2, [r3, #0]
		CELLV_06 = usCellVolAvg[0][5];
 8004d7e:	4b5d      	ldr	r3, [pc, #372]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d80:	895a      	ldrh	r2, [r3, #10]
 8004d82:	4b5e      	ldr	r3, [pc, #376]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004d84:	805a      	strh	r2, [r3, #2]
		CELLV_07 = usCellVolAvg[0][6];
 8004d86:	4b5b      	ldr	r3, [pc, #364]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d88:	899a      	ldrh	r2, [r3, #12]
 8004d8a:	4b5c      	ldr	r3, [pc, #368]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004d8c:	809a      	strh	r2, [r3, #4]
		CELLV_08 = usCellVolAvg[0][7];
 8004d8e:	4b59      	ldr	r3, [pc, #356]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004d90:	89da      	ldrh	r2, [r3, #14]
 8004d92:	4b5a      	ldr	r3, [pc, #360]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004d94:	80da      	strh	r2, [r3, #6]
		DataAssign_step++;
 8004d96:	4b54      	ldr	r3, [pc, #336]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	b2da      	uxtb	r2, r3
 8004d9e:	4b52      	ldr	r3, [pc, #328]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004da0:	701a      	strb	r2, [r3, #0]
		if(CELL_COUNT==7 && TOTAL_IC==1)
		{
			DataAssign_step = 0;
			CELLV_08 = 0;
		}
		if(CELL_COUNT==7 && TOTAL_IC==2)
 8004da2:	4b57      	ldr	r3, [pc, #348]	; (8004f00 <CAN_Celldata_Assign+0x244>)
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	2b07      	cmp	r3, #7
 8004da8:	d102      	bne.n	8004db0 <CAN_Celldata_Assign+0xf4>
		{
			CELLV_08 = 0;
 8004daa:	4b54      	ldr	r3, [pc, #336]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	80da      	strh	r2, [r3, #6]
		}
		CAN_Tx_Process(0x30C, un512_TxData.BY);
 8004db0:	4952      	ldr	r1, [pc, #328]	; (8004efc <CAN_Celldata_Assign+0x240>)
 8004db2:	f44f 7043 	mov.w	r0, #780	; 0x30c
 8004db6:	f000 f951 	bl	800505c <CAN_Tx_Process>
		break;
 8004dba:	e093      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 3 :
		//0x513
		CELLV_09 = usCellVolAvg[0][8];
 8004dbc:	4b4d      	ldr	r3, [pc, #308]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004dbe:	8a1a      	ldrh	r2, [r3, #16]
 8004dc0:	4b50      	ldr	r3, [pc, #320]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004dc2:	801a      	strh	r2, [r3, #0]
		CELLV_10 = usCellVolAvg[0][9];
 8004dc4:	4b4b      	ldr	r3, [pc, #300]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004dc6:	8a5a      	ldrh	r2, [r3, #18]
 8004dc8:	4b4e      	ldr	r3, [pc, #312]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004dca:	805a      	strh	r2, [r3, #2]
		CELLV_11 = usCellVolAvg[1][0];
 8004dcc:	4b49      	ldr	r3, [pc, #292]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004dce:	8b1a      	ldrh	r2, [r3, #24]
 8004dd0:	4b4c      	ldr	r3, [pc, #304]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004dd2:	809a      	strh	r2, [r3, #4]
		CELLV_12 = usCellVolAvg[1][1];
 8004dd4:	4b47      	ldr	r3, [pc, #284]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004dd6:	8b5a      	ldrh	r2, [r3, #26]
 8004dd8:	4b4a      	ldr	r3, [pc, #296]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004dda:	80da      	strh	r2, [r3, #6]
		DataAssign_step++;
 8004ddc:	4b42      	ldr	r3, [pc, #264]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	3301      	adds	r3, #1
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	4b40      	ldr	r3, [pc, #256]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004de6:	701a      	strb	r2, [r3, #0]
		if(CELL_COUNT==7 && TOTAL_IC==2)
 8004de8:	4b45      	ldr	r3, [pc, #276]	; (8004f00 <CAN_Celldata_Assign+0x244>)
 8004dea:	881b      	ldrh	r3, [r3, #0]
 8004dec:	2b07      	cmp	r3, #7
 8004dee:	d105      	bne.n	8004dfc <CAN_Celldata_Assign+0x140>
		{

			CELLV_09 = 0;
 8004df0:	4b44      	ldr	r3, [pc, #272]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	801a      	strh	r2, [r3, #0]
			CELLV_10 = 0;
 8004df6:	4b43      	ldr	r3, [pc, #268]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	805a      	strh	r2, [r3, #2]
		}
		CAN_Tx_Process(0x30D, un513_TxData.BY);
 8004dfc:	4941      	ldr	r1, [pc, #260]	; (8004f04 <CAN_Celldata_Assign+0x248>)
 8004dfe:	f240 300d 	movw	r0, #781	; 0x30d
 8004e02:	f000 f92b 	bl	800505c <CAN_Tx_Process>
		break;
 8004e06:	e06d      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 4 :
		//0x514
		CELLV_13 = usCellVolAvg[1][2];
 8004e08:	4b3a      	ldr	r3, [pc, #232]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e0a:	8b9a      	ldrh	r2, [r3, #28]
 8004e0c:	4b3e      	ldr	r3, [pc, #248]	; (8004f08 <CAN_Celldata_Assign+0x24c>)
 8004e0e:	801a      	strh	r2, [r3, #0]
		CELLV_14 = usCellVolAvg[1][3];
 8004e10:	4b38      	ldr	r3, [pc, #224]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e12:	8bda      	ldrh	r2, [r3, #30]
 8004e14:	4b3c      	ldr	r3, [pc, #240]	; (8004f08 <CAN_Celldata_Assign+0x24c>)
 8004e16:	805a      	strh	r2, [r3, #2]
		CELLV_15 = usCellVolAvg[1][4];
 8004e18:	4b36      	ldr	r3, [pc, #216]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e1a:	8c1a      	ldrh	r2, [r3, #32]
 8004e1c:	4b3a      	ldr	r3, [pc, #232]	; (8004f08 <CAN_Celldata_Assign+0x24c>)
 8004e1e:	809a      	strh	r2, [r3, #4]
		CELLV_16 = usCellVolAvg[1][5];
 8004e20:	4b34      	ldr	r3, [pc, #208]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e22:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8004e24:	4b38      	ldr	r3, [pc, #224]	; (8004f08 <CAN_Celldata_Assign+0x24c>)
 8004e26:	80da      	strh	r2, [r3, #6]
		DataAssign_step++;
 8004e28:	4b2f      	ldr	r3, [pc, #188]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	4b2d      	ldr	r3, [pc, #180]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004e32:	701a      	strb	r2, [r3, #0]
		CAN_Tx_Process(0x30E, un514_TxData.BY);
 8004e34:	4934      	ldr	r1, [pc, #208]	; (8004f08 <CAN_Celldata_Assign+0x24c>)
 8004e36:	f240 300e 	movw	r0, #782	; 0x30e
 8004e3a:	f000 f90f 	bl	800505c <CAN_Tx_Process>
		break;
 8004e3e:	e051      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 5 :
		//0x515
		CELLV_17 = usCellVolAvg[1][6];
 8004e40:	4b2c      	ldr	r3, [pc, #176]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e42:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8004e44:	4b31      	ldr	r3, [pc, #196]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e46:	801a      	strh	r2, [r3, #0]
		CELLV_18 = usCellVolAvg[1][7];
 8004e48:	4b2a      	ldr	r3, [pc, #168]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e4a:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 8004e4c:	4b2f      	ldr	r3, [pc, #188]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e4e:	805a      	strh	r2, [r3, #2]
		CELLV_19 = usCellVolAvg[1][8];
 8004e50:	4b28      	ldr	r3, [pc, #160]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e52:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8004e54:	4b2d      	ldr	r3, [pc, #180]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e56:	809a      	strh	r2, [r3, #4]
		CELLV_20 = usCellVolAvg[1][9];
 8004e58:	4b26      	ldr	r3, [pc, #152]	; (8004ef4 <CAN_Celldata_Assign+0x238>)
 8004e5a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8004e5c:	4b2b      	ldr	r3, [pc, #172]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e5e:	80da      	strh	r2, [r3, #6]
		DataAssign_step++;
 8004e60:	4b21      	ldr	r3, [pc, #132]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	3301      	adds	r3, #1
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	4b1f      	ldr	r3, [pc, #124]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004e6a:	701a      	strb	r2, [r3, #0]
		if(CELL_COUNT==7 && TOTAL_IC==2)
 8004e6c:	4b24      	ldr	r3, [pc, #144]	; (8004f00 <CAN_Celldata_Assign+0x244>)
 8004e6e:	881b      	ldrh	r3, [r3, #0]
 8004e70:	2b07      	cmp	r3, #7
 8004e72:	d108      	bne.n	8004e86 <CAN_Celldata_Assign+0x1ca>
		{
			CELLV_18 = 0;
 8004e74:	4b25      	ldr	r3, [pc, #148]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	805a      	strh	r2, [r3, #2]
			CELLV_19 = 0;
 8004e7a:	4b24      	ldr	r3, [pc, #144]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	809a      	strh	r2, [r3, #4]
			CELLV_20 = 0;
 8004e80:	4b22      	ldr	r3, [pc, #136]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	80da      	strh	r2, [r3, #6]
		}
		CAN_Tx_Process(0x30F, un515_TxData.BY);
 8004e86:	4921      	ldr	r1, [pc, #132]	; (8004f0c <CAN_Celldata_Assign+0x250>)
 8004e88:	f240 300f 	movw	r0, #783	; 0x30f
 8004e8c:	f000 f8e6 	bl	800505c <CAN_Tx_Process>
		break;
 8004e90:	e028      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	case 6 :

		CELLT_3 = Vol2Temp(usCellTempAvg[1][0]) * 10;
 8004e92:	4b16      	ldr	r3, [pc, #88]	; (8004eec <CAN_Celldata_Assign+0x230>)
 8004e94:	885b      	ldrh	r3, [r3, #2]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 fab0 	bl	80053fc <Vol2Temp>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	0092      	lsls	r2, r2, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	b21a      	sxth	r2, r3
 8004eac:	4b10      	ldr	r3, [pc, #64]	; (8004ef0 <CAN_Celldata_Assign+0x234>)
 8004eae:	809a      	strh	r2, [r3, #4]
		CELLT_4 = Vol2Temp(usCellTempAvg[1][1]) * 10;
 8004eb0:	4b0e      	ldr	r3, [pc, #56]	; (8004eec <CAN_Celldata_Assign+0x230>)
 8004eb2:	889b      	ldrh	r3, [r3, #4]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 faa1 	bl	80053fc <Vol2Temp>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	0092      	lsls	r2, r2, #2
 8004ec2:	4413      	add	r3, r2
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	b21a      	sxth	r2, r3
 8004eca:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <CAN_Celldata_Assign+0x234>)
 8004ecc:	80da      	strh	r2, [r3, #6]

		DataAssign_step++;
 8004ece:	4b06      	ldr	r3, [pc, #24]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	3301      	adds	r3, #1
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	4b04      	ldr	r3, [pc, #16]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004ed8:	701a      	strb	r2, [r3, #0]

		break;
 8004eda:	e003      	b.n	8004ee4 <CAN_Celldata_Assign+0x228>
	default :
		DataAssign_step = 0;
 8004edc:	4b02      	ldr	r3, [pc, #8]	; (8004ee8 <CAN_Celldata_Assign+0x22c>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	701a      	strb	r2, [r3, #0]
		break;
 8004ee2:	bf00      	nop
	}

}
 8004ee4:	bf00      	nop
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	200007e0 	.word	0x200007e0
 8004eec:	2000074c 	.word	0x2000074c
 8004ef0:	200004a0 	.word	0x200004a0
 8004ef4:	20000700 	.word	0x20000700
 8004ef8:	20000478 	.word	0x20000478
 8004efc:	20000480 	.word	0x20000480
 8004f00:	200009f8 	.word	0x200009f8
 8004f04:	20000488 	.word	0x20000488
 8004f08:	20000490 	.word	0x20000490
 8004f0c:	20000498 	.word	0x20000498

08004f10 <CAN_Send_Process>:


void CAN_Send_Process(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
	CAN_Tx_Process(CAN_BASE + 1, un201_TxData.BY);
 8004f14:	4b4a      	ldr	r3, [pc, #296]	; (8005040 <CAN_Send_Process+0x130>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	4949      	ldr	r1, [pc, #292]	; (8005044 <CAN_Send_Process+0x134>)
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 f89b 	bl	800505c <CAN_Tx_Process>
	switch (ucCanTxTimer)
 8004f26:	4b48      	ldr	r3, [pc, #288]	; (8005048 <CAN_Send_Process+0x138>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b09      	cmp	r3, #9
 8004f2c:	d87e      	bhi.n	800502c <CAN_Send_Process+0x11c>
 8004f2e:	a201      	add	r2, pc, #4	; (adr r2, 8004f34 <CAN_Send_Process+0x24>)
 8004f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f34:	08004f5d 	.word	0x08004f5d
 8004f38:	08004f79 	.word	0x08004f79
 8004f3c:	08004f87 	.word	0x08004f87
 8004f40:	08004f95 	.word	0x08004f95
 8004f44:	08004fb5 	.word	0x08004fb5
 8004f48:	08004fd5 	.word	0x08004fd5
 8004f4c:	08004ff5 	.word	0x08004ff5
 8004f50:	08005003 	.word	0x08005003
 8004f54:	08005011 	.word	0x08005011
 8004f58:	0800501f 	.word	0x0800501f
	{
	case 0:
		CAN_Tx_Process(CAN_BASE, un200_TxData.BY);
 8004f5c:	4b38      	ldr	r3, [pc, #224]	; (8005040 <CAN_Send_Process+0x130>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	493a      	ldr	r1, [pc, #232]	; (800504c <CAN_Send_Process+0x13c>)
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 f879 	bl	800505c <CAN_Tx_Process>
		++ucCanTxTimer;
 8004f6a:	4b37      	ldr	r3, [pc, #220]	; (8005048 <CAN_Send_Process+0x138>)
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	4b35      	ldr	r3, [pc, #212]	; (8005048 <CAN_Send_Process+0x138>)
 8004f74:	701a      	strb	r2, [r3, #0]

		break;
 8004f76:	e05a      	b.n	800502e <CAN_Send_Process+0x11e>

	case 1:
	               //for BMS 1,2,3
		++ucCanTxTimer;
 8004f78:	4b33      	ldr	r3, [pc, #204]	; (8005048 <CAN_Send_Process+0x138>)
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	4b31      	ldr	r3, [pc, #196]	; (8005048 <CAN_Send_Process+0x138>)
 8004f82:	701a      	strb	r2, [r3, #0]
		break;
 8004f84:	e053      	b.n	800502e <CAN_Send_Process+0x11e>

	case 2:

		++ucCanTxTimer;
 8004f86:	4b30      	ldr	r3, [pc, #192]	; (8005048 <CAN_Send_Process+0x138>)
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	4b2e      	ldr	r3, [pc, #184]	; (8005048 <CAN_Send_Process+0x138>)
 8004f90:	701a      	strb	r2, [r3, #0]
		break;
 8004f92:	e04c      	b.n	800502e <CAN_Send_Process+0x11e>

	case 3:
		CAN_Tx_Process(CAN_BASE + 5, un205_TxData.BY);
 8004f94:	4b2a      	ldr	r3, [pc, #168]	; (8005040 <CAN_Send_Process+0x130>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	3305      	adds	r3, #5
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	492c      	ldr	r1, [pc, #176]	; (8005050 <CAN_Send_Process+0x140>)
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 f85b 	bl	800505c <CAN_Tx_Process>
		++ucCanTxTimer;
 8004fa6:	4b28      	ldr	r3, [pc, #160]	; (8005048 <CAN_Send_Process+0x138>)
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	3301      	adds	r3, #1
 8004fac:	b2da      	uxtb	r2, r3
 8004fae:	4b26      	ldr	r3, [pc, #152]	; (8005048 <CAN_Send_Process+0x138>)
 8004fb0:	701a      	strb	r2, [r3, #0]
		break;
 8004fb2:	e03c      	b.n	800502e <CAN_Send_Process+0x11e>

	case 4:
		CAN_Tx_Process(CAN_BASE + 6, un206_TxData.BY);
 8004fb4:	4b22      	ldr	r3, [pc, #136]	; (8005040 <CAN_Send_Process+0x130>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	3306      	adds	r3, #6
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	4925      	ldr	r1, [pc, #148]	; (8005054 <CAN_Send_Process+0x144>)
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f84b 	bl	800505c <CAN_Tx_Process>
		++ucCanTxTimer;
 8004fc6:	4b20      	ldr	r3, [pc, #128]	; (8005048 <CAN_Send_Process+0x138>)
 8004fc8:	781b      	ldrb	r3, [r3, #0]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	b2da      	uxtb	r2, r3
 8004fce:	4b1e      	ldr	r3, [pc, #120]	; (8005048 <CAN_Send_Process+0x138>)
 8004fd0:	701a      	strb	r2, [r3, #0]
		break;
 8004fd2:	e02c      	b.n	800502e <CAN_Send_Process+0x11e>

	case 5:
		CAN_Tx_Process(CAN_BASE + 7, un207_TxData.BY);
 8004fd4:	4b1a      	ldr	r3, [pc, #104]	; (8005040 <CAN_Send_Process+0x130>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	3307      	adds	r3, #7
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	491e      	ldr	r1, [pc, #120]	; (8005058 <CAN_Send_Process+0x148>)
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 f83b 	bl	800505c <CAN_Tx_Process>
		++ucCanTxTimer;
 8004fe6:	4b18      	ldr	r3, [pc, #96]	; (8005048 <CAN_Send_Process+0x138>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	4b16      	ldr	r3, [pc, #88]	; (8005048 <CAN_Send_Process+0x138>)
 8004ff0:	701a      	strb	r2, [r3, #0]
		break;
 8004ff2:	e01c      	b.n	800502e <CAN_Send_Process+0x11e>

	case 6:

		++ucCanTxTimer;
 8004ff4:	4b14      	ldr	r3, [pc, #80]	; (8005048 <CAN_Send_Process+0x138>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	4b12      	ldr	r3, [pc, #72]	; (8005048 <CAN_Send_Process+0x138>)
 8004ffe:	701a      	strb	r2, [r3, #0]
		break;
 8005000:	e015      	b.n	800502e <CAN_Send_Process+0x11e>

	case 7:

		++ucCanTxTimer;
 8005002:	4b11      	ldr	r3, [pc, #68]	; (8005048 <CAN_Send_Process+0x138>)
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	3301      	adds	r3, #1
 8005008:	b2da      	uxtb	r2, r3
 800500a:	4b0f      	ldr	r3, [pc, #60]	; (8005048 <CAN_Send_Process+0x138>)
 800500c:	701a      	strb	r2, [r3, #0]
		break;
 800500e:	e00e      	b.n	800502e <CAN_Send_Process+0x11e>

	case 8:
		++ucCanTxTimer;
 8005010:	4b0d      	ldr	r3, [pc, #52]	; (8005048 <CAN_Send_Process+0x138>)
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	3301      	adds	r3, #1
 8005016:	b2da      	uxtb	r2, r3
 8005018:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <CAN_Send_Process+0x138>)
 800501a:	701a      	strb	r2, [r3, #0]
		break;
 800501c:	e007      	b.n	800502e <CAN_Send_Process+0x11e>

	case 9:
		++ucCanTxTimer;
 800501e:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <CAN_Send_Process+0x138>)
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	3301      	adds	r3, #1
 8005024:	b2da      	uxtb	r2, r3
 8005026:	4b08      	ldr	r3, [pc, #32]	; (8005048 <CAN_Send_Process+0x138>)
 8005028:	701a      	strb	r2, [r3, #0]

		break;
 800502a:	e000      	b.n	800502e <CAN_Send_Process+0x11e>

	default:
		break;
 800502c:	bf00      	nop
	}

	if (ucCanTxTimer > 9)
 800502e:	4b06      	ldr	r3, [pc, #24]	; (8005048 <CAN_Send_Process+0x138>)
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	2b09      	cmp	r3, #9
 8005034:	d902      	bls.n	800503c <CAN_Send_Process+0x12c>
		ucCanTxTimer = 0;
 8005036:	4b04      	ldr	r3, [pc, #16]	; (8005048 <CAN_Send_Process+0x138>)
 8005038:	2200      	movs	r2, #0
 800503a:	701a      	strb	r2, [r3, #0]

}
 800503c:	bf00      	nop
 800503e:	bd80      	pop	{r7, pc}
 8005040:	200009b4 	.word	0x200009b4
 8005044:	20000438 	.word	0x20000438
 8005048:	200004de 	.word	0x200004de
 800504c:	20000430 	.word	0x20000430
 8005050:	20000448 	.word	0x20000448
 8005054:	20000450 	.word	0x20000450
 8005058:	20000458 	.word	0x20000458

0800505c <CAN_Tx_Process>:

void CAN_Tx_Process(uint16_t id, uint8_t data[8])
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	6039      	str	r1, [r7, #0]
 8005066:	80fb      	strh	r3, [r7, #6]
	uint8_t i;

	TxHeader.StdId = id;
 8005068:	88fb      	ldrh	r3, [r7, #6]
 800506a:	4a1a      	ldr	r2, [pc, #104]	; (80050d4 <CAN_Tx_Process+0x78>)
 800506c:	6013      	str	r3, [r2, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 800506e:	4b19      	ldr	r3, [pc, #100]	; (80050d4 <CAN_Tx_Process+0x78>)
 8005070:	2200      	movs	r2, #0
 8005072:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8005074:	4b17      	ldr	r3, [pc, #92]	; (80050d4 <CAN_Tx_Process+0x78>)
 8005076:	2200      	movs	r2, #0
 8005078:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 800507a:	4b16      	ldr	r3, [pc, #88]	; (80050d4 <CAN_Tx_Process+0x78>)
 800507c:	2208      	movs	r2, #8
 800507e:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8005080:	4b14      	ldr	r3, [pc, #80]	; (80050d4 <CAN_Tx_Process+0x78>)
 8005082:	2200      	movs	r2, #0
 8005084:	751a      	strb	r2, [r3, #20]

	for (i = 0; i < 8; i++)
 8005086:	2300      	movs	r3, #0
 8005088:	73fb      	strb	r3, [r7, #15]
 800508a:	e009      	b.n	80050a0 <CAN_Tx_Process+0x44>
	{
		ucTxData[i] = data[i];
 800508c:	7bfb      	ldrb	r3, [r7, #15]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	441a      	add	r2, r3
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	7811      	ldrb	r1, [r2, #0]
 8005096:	4a10      	ldr	r2, [pc, #64]	; (80050d8 <CAN_Tx_Process+0x7c>)
 8005098:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < 8; i++)
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	3301      	adds	r3, #1
 800509e:	73fb      	strb	r3, [r7, #15]
 80050a0:	7bfb      	ldrb	r3, [r7, #15]
 80050a2:	2b07      	cmp	r3, #7
 80050a4:	d9f2      	bls.n	800508c <CAN_Tx_Process+0x30>
	}

	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, ucTxData, &unTxMailbox) != HAL_OK)
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <CAN_Tx_Process+0x80>)
 80050a8:	4a0b      	ldr	r2, [pc, #44]	; (80050d8 <CAN_Tx_Process+0x7c>)
 80050aa:	490a      	ldr	r1, [pc, #40]	; (80050d4 <CAN_Tx_Process+0x78>)
 80050ac:	480c      	ldr	r0, [pc, #48]	; (80050e0 <CAN_Tx_Process+0x84>)
 80050ae:	f001 fefb 	bl	8006ea8 <HAL_CAN_AddTxMessage>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d009      	beq.n	80050cc <CAN_Tx_Process+0x70>
	{
		uint32_t errorcode = hcan.ErrorCode;
 80050b8:	4b09      	ldr	r3, [pc, #36]	; (80050e0 <CAN_Tx_Process+0x84>)
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	60bb      	str	r3, [r7, #8]
		if(errorcode == HAL_CAN_ERROR_NOT_INITIALIZED)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80050c4:	d102      	bne.n	80050cc <CAN_Tx_Process+0x70>
			HAL_CAN_Init(&hcan);
 80050c6:	4806      	ldr	r0, [pc, #24]	; (80050e0 <CAN_Tx_Process+0x84>)
 80050c8:	f001 fce6 	bl	8006a98 <HAL_CAN_Init>
	}
}
 80050cc:	bf00      	nop
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	2000079c 	.word	0x2000079c
 80050d8:	200007d0 	.word	0x200007d0
 80050dc:	200004e0 	.word	0x200004e0
 80050e0:	20000300 	.word	0x20000300

080050e4 <CAN_Timeout>:

void CAN_Timeout(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
	if(++usVCU_RelayCommandCnt == TMR2MIN_100HZ)
 80050ea:	4b25      	ldr	r3, [pc, #148]	; (8005180 <CAN_Timeout+0x9c>)
 80050ec:	881b      	ldrh	r3, [r3, #0]
 80050ee:	3301      	adds	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	4b23      	ldr	r3, [pc, #140]	; (8005180 <CAN_Timeout+0x9c>)
 80050f4:	801a      	strh	r2, [r3, #0]
 80050f6:	4b22      	ldr	r3, [pc, #136]	; (8005180 <CAN_Timeout+0x9c>)
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80050fe:	4293      	cmp	r3, r2
 8005100:	d139      	bne.n	8005176 <CAN_Timeout+0x92>
	{
		usVCU_RelayCommandCnt = 0;
 8005102:	4b1f      	ldr	r3, [pc, #124]	; (8005180 <CAN_Timeout+0x9c>)
 8005104:	2200      	movs	r2, #0
 8005106:	801a      	strh	r2, [r3, #0]
		ucVCU_RelayCommandBuf[5] = VCU_RelayCommandFlag;
 8005108:	4b1e      	ldr	r3, [pc, #120]	; (8005184 <CAN_Timeout+0xa0>)
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	461a      	mov	r2, r3
 800510e:	4b1e      	ldr	r3, [pc, #120]	; (8005188 <CAN_Timeout+0xa4>)
 8005110:	715a      	strb	r2, [r3, #5]
		for (int v = 0; v < 5; v++)
 8005112:	2300      	movs	r3, #0
 8005114:	607b      	str	r3, [r7, #4]
 8005116:	e00b      	b.n	8005130 <CAN_Timeout+0x4c>
		{
			ucVCU_RelayCommandBuf[v] = ucVCU_RelayCommandBuf[v + 1];
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	3301      	adds	r3, #1
 800511c:	4a1a      	ldr	r2, [pc, #104]	; (8005188 <CAN_Timeout+0xa4>)
 800511e:	5cd1      	ldrb	r1, [r2, r3]
 8005120:	4a19      	ldr	r2, [pc, #100]	; (8005188 <CAN_Timeout+0xa4>)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4413      	add	r3, r2
 8005126:	460a      	mov	r2, r1
 8005128:	701a      	strb	r2, [r3, #0]
		for (int v = 0; v < 5; v++)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	3301      	adds	r3, #1
 800512e:	607b      	str	r3, [r7, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b04      	cmp	r3, #4
 8005134:	ddf0      	ble.n	8005118 <CAN_Timeout+0x34>
		}
		VCU_RelayCommandFlag = 0;
 8005136:	4b13      	ldr	r3, [pc, #76]	; (8005184 <CAN_Timeout+0xa0>)
 8005138:	2200      	movs	r2, #0
 800513a:	701a      	strb	r2, [r3, #0]
		if(!ucVCU_RelayCommandBuf[0]
 800513c:	4b12      	ldr	r3, [pc, #72]	; (8005188 <CAN_Timeout+0xa4>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d118      	bne.n	8005176 <CAN_Timeout+0x92>
		&& !ucVCU_RelayCommandBuf[1]
 8005144:	4b10      	ldr	r3, [pc, #64]	; (8005188 <CAN_Timeout+0xa4>)
 8005146:	785b      	ldrb	r3, [r3, #1]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d114      	bne.n	8005176 <CAN_Timeout+0x92>
		&& !ucVCU_RelayCommandBuf[2]
 800514c:	4b0e      	ldr	r3, [pc, #56]	; (8005188 <CAN_Timeout+0xa4>)
 800514e:	789b      	ldrb	r3, [r3, #2]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d110      	bne.n	8005176 <CAN_Timeout+0x92>
		&& !ucVCU_RelayCommandBuf[3]
 8005154:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <CAN_Timeout+0xa4>)
 8005156:	78db      	ldrb	r3, [r3, #3]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10c      	bne.n	8005176 <CAN_Timeout+0x92>
		&& !ucVCU_RelayCommandBuf[4]
 800515c:	4b0a      	ldr	r3, [pc, #40]	; (8005188 <CAN_Timeout+0xa4>)
 800515e:	791b      	ldrb	r3, [r3, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d108      	bne.n	8005176 <CAN_Timeout+0x92>
	    && !ucVCU_RelayCommandBuf[5])
 8005164:	4b08      	ldr	r3, [pc, #32]	; (8005188 <CAN_Timeout+0xa4>)
 8005166:	795b      	ldrb	r3, [r3, #5]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d104      	bne.n	8005176 <CAN_Timeout+0x92>
		{
			VCU_RELAY_ON = OFF;
 800516c:	4a07      	ldr	r2, [pc, #28]	; (800518c <CAN_Timeout+0xa8>)
 800516e:	7853      	ldrb	r3, [r2, #1]
 8005170:	f36f 0300 	bfc	r3, #0, #1
 8005174:	7053      	strb	r3, [r2, #1]
		}
	}
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr
 8005180:	200004e4 	.word	0x200004e4
 8005184:	200004e6 	.word	0x200004e6
 8005188:	200004e8 	.word	0x200004e8
 800518c:	20000468 	.word	0x20000468

08005190 <Shutdown_Process>:

void Shutdown_Process(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
	HEATER_M = OFF;
 8005194:	4a10      	ldr	r2, [pc, #64]	; (80051d8 <Shutdown_Process+0x48>)
 8005196:	7853      	ldrb	r3, [r2, #1]
 8005198:	f36f 0300 	bfc	r3, #0, #1
 800519c:	7053      	strb	r3, [r2, #1]
	HEATER_P = OFF;
 800519e:	4a0e      	ldr	r2, [pc, #56]	; (80051d8 <Shutdown_Process+0x48>)
 80051a0:	7853      	ldrb	r3, [r2, #1]
 80051a2:	f36f 0341 	bfc	r3, #1, #1
 80051a6:	7053      	strb	r3, [r2, #1]
	CHARGE_M = OFF;
 80051a8:	4a0b      	ldr	r2, [pc, #44]	; (80051d8 <Shutdown_Process+0x48>)
 80051aa:	7853      	ldrb	r3, [r2, #1]
 80051ac:	f36f 0382 	bfc	r3, #2, #1
 80051b0:	7053      	strb	r3, [r2, #1]
	CHARGE_P = OFF;
 80051b2:	4a09      	ldr	r2, [pc, #36]	; (80051d8 <Shutdown_Process+0x48>)
 80051b4:	7853      	ldrb	r3, [r2, #1]
 80051b6:	f36f 03c3 	bfc	r3, #3, #1
 80051ba:	7053      	strb	r3, [r2, #1]
	DISCHARGE_M = OFF;
 80051bc:	4a06      	ldr	r2, [pc, #24]	; (80051d8 <Shutdown_Process+0x48>)
 80051be:	7853      	ldrb	r3, [r2, #1]
 80051c0:	f36f 1304 	bfc	r3, #4, #1
 80051c4:	7053      	strb	r3, [r2, #1]
	DISCHARGE_P = OFF;
 80051c6:	4a04      	ldr	r2, [pc, #16]	; (80051d8 <Shutdown_Process+0x48>)
 80051c8:	7853      	ldrb	r3, [r2, #1]
 80051ca:	f36f 1345 	bfc	r3, #5, #1
 80051ce:	7053      	strb	r3, [r2, #1]
}
 80051d0:	bf00      	nop
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bc80      	pop	{r7}
 80051d6:	4770      	bx	lr
 80051d8:	200004b4 	.word	0x200004b4

080051dc <PwrOff_Process>:

void PwrOff_Process(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
	if(ST_PWRSW == 0)												//apply data save logic later
 80051e0:	4b23      	ldr	r3, [pc, #140]	; (8005270 <PwrOff_Process+0x94>)
 80051e2:	785b      	ldrb	r3, [r3, #1]
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10d      	bne.n	800520a <PwrOff_Process+0x2e>
	{
		if(++ucPWRoffSWCnt == TMR1S_100HZ)
 80051ee:	4b21      	ldr	r3, [pc, #132]	; (8005274 <PwrOff_Process+0x98>)
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	4b1f      	ldr	r3, [pc, #124]	; (8005274 <PwrOff_Process+0x98>)
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	4b1e      	ldr	r3, [pc, #120]	; (8005274 <PwrOff_Process+0x98>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b64      	cmp	r3, #100	; 0x64
 8005200:	d106      	bne.n	8005210 <PwrOff_Process+0x34>
		{

			F_OFF = 1;
 8005202:	4b1d      	ldr	r3, [pc, #116]	; (8005278 <PwrOff_Process+0x9c>)
 8005204:	2201      	movs	r2, #1
 8005206:	701a      	strb	r2, [r3, #0]
 8005208:	e002      	b.n	8005210 <PwrOff_Process+0x34>
		}
	}
	else
		ucPWRoffSWCnt = 0;
 800520a:	4b1a      	ldr	r3, [pc, #104]	; (8005274 <PwrOff_Process+0x98>)
 800520c:	2200      	movs	r2, #0
 800520e:	701a      	strb	r2, [r3, #0]

	if(I_TOT_ACTUAL > -15 &&  I_TOT_ACTUAL < 1)
 8005210:	4b17      	ldr	r3, [pc, #92]	; (8005270 <PwrOff_Process+0x94>)
 8005212:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005216:	f113 0f0e 	cmn.w	r3, #14
 800521a:	db20      	blt.n	800525e <PwrOff_Process+0x82>
 800521c:	4b14      	ldr	r3, [pc, #80]	; (8005270 <PwrOff_Process+0x94>)
 800521e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005222:	2b00      	cmp	r3, #0
 8005224:	dc1b      	bgt.n	800525e <PwrOff_Process+0x82>
	{
		if(++SleepMode_count >= 360000 * 24 * 7)						//1hour * 24 * 7= 7day
 8005226:	4b15      	ldr	r3, [pc, #84]	; (800527c <PwrOff_Process+0xa0>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3301      	adds	r3, #1
 800522c:	4a13      	ldr	r2, [pc, #76]	; (800527c <PwrOff_Process+0xa0>)
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	4b12      	ldr	r3, [pc, #72]	; (800527c <PwrOff_Process+0xa0>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a12      	ldr	r2, [pc, #72]	; (8005280 <PwrOff_Process+0xa4>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d302      	bcc.n	8005240 <PwrOff_Process+0x64>
		{
			F_OFF = 1;
 800523a:	4b0f      	ldr	r3, [pc, #60]	; (8005278 <PwrOff_Process+0x9c>)
 800523c:	2201      	movs	r2, #1
 800523e:	701a      	strb	r2, [r3, #0]
		}
		if(V_TOT_ACTUAL <= 650)
 8005240:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <PwrOff_Process+0x94>)
 8005242:	889b      	ldrh	r3, [r3, #4]
 8005244:	f240 228a 	movw	r2, #650	; 0x28a
 8005248:	4293      	cmp	r3, r2
 800524a:	d80c      	bhi.n	8005266 <PwrOff_Process+0x8a>
		{
			if(SleepMode_count > 360000 * 3)
 800524c:	4b0b      	ldr	r3, [pc, #44]	; (800527c <PwrOff_Process+0xa0>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a0c      	ldr	r2, [pc, #48]	; (8005284 <PwrOff_Process+0xa8>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d907      	bls.n	8005266 <PwrOff_Process+0x8a>
				F_OFF = 1;
 8005256:	4b08      	ldr	r3, [pc, #32]	; (8005278 <PwrOff_Process+0x9c>)
 8005258:	2201      	movs	r2, #1
 800525a:	701a      	strb	r2, [r3, #0]
		if(V_TOT_ACTUAL <= 650)
 800525c:	e003      	b.n	8005266 <PwrOff_Process+0x8a>
		}
	}
	else
		SleepMode_count = 0;
 800525e:	4b07      	ldr	r3, [pc, #28]	; (800527c <PwrOff_Process+0xa0>)
 8005260:	2200      	movs	r2, #0
 8005262:	601a      	str	r2, [r3, #0]
}
 8005264:	e000      	b.n	8005268 <PwrOff_Process+0x8c>
		if(V_TOT_ACTUAL <= 650)
 8005266:	bf00      	nop
}
 8005268:	bf00      	nop
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr
 8005270:	20000438 	.word	0x20000438
 8005274:	200004c4 	.word	0x200004c4
 8005278:	200004a9 	.word	0x200004a9
 800527c:	200004c0 	.word	0x200004c0
 8005280:	039ada00 	.word	0x039ada00
 8005284:	00107ac0 	.word	0x00107ac0

08005288 <Relays_Control>:

void Relays_Control(bool cmd)
{
 8005288:	b480      	push	{r7}
 800528a:	b083      	sub	sp, #12
 800528c:	af00      	add	r7, sp, #0
 800528e:	4603      	mov	r3, r0
 8005290:	71fb      	strb	r3, [r7, #7]
	CHARGE_P = cmd;
 8005292:	4a0b      	ldr	r2, [pc, #44]	; (80052c0 <Relays_Control+0x38>)
 8005294:	7853      	ldrb	r3, [r2, #1]
 8005296:	79f9      	ldrb	r1, [r7, #7]
 8005298:	f361 03c3 	bfi	r3, r1, #3, #1
 800529c:	7053      	strb	r3, [r2, #1]
	DISCHARGE_P = cmd;
 800529e:	4a08      	ldr	r2, [pc, #32]	; (80052c0 <Relays_Control+0x38>)
 80052a0:	7853      	ldrb	r3, [r2, #1]
 80052a2:	79f9      	ldrb	r1, [r7, #7]
 80052a4:	f361 1345 	bfi	r3, r1, #5, #1
 80052a8:	7053      	strb	r3, [r2, #1]
	HEATER_P = cmd;
 80052aa:	4a05      	ldr	r2, [pc, #20]	; (80052c0 <Relays_Control+0x38>)
 80052ac:	7853      	ldrb	r3, [r2, #1]
 80052ae:	79f9      	ldrb	r1, [r7, #7]
 80052b0:	f361 0341 	bfi	r3, r1, #1, #1
 80052b4:	7053      	strb	r3, [r2, #1]
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr
 80052c0:	200004b4 	.word	0x200004b4

080052c4 <Calculate_SOC>:

void Calculate_SOC(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
	lRemAsec += lSumAh / 100;
 80052c8:	4b1d      	ldr	r3, [pc, #116]	; (8005340 <Calculate_SOC+0x7c>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a1d      	ldr	r2, [pc, #116]	; (8005344 <Calculate_SOC+0x80>)
 80052ce:	fb82 1203 	smull	r1, r2, r2, r3
 80052d2:	1152      	asrs	r2, r2, #5
 80052d4:	17db      	asrs	r3, r3, #31
 80052d6:	1ad2      	subs	r2, r2, r3
 80052d8:	4b1b      	ldr	r3, [pc, #108]	; (8005348 <Calculate_SOC+0x84>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4413      	add	r3, r2
 80052de:	4a1a      	ldr	r2, [pc, #104]	; (8005348 <Calculate_SOC+0x84>)
 80052e0:	6013      	str	r3, [r2, #0]
//	usSocAh = (uint16_t) (lRemAsec / 36 / (uint16_t)AMPERE_HOUR);
	lSumAh = 0;
 80052e2:	4b17      	ldr	r3, [pc, #92]	; (8005340 <Calculate_SOC+0x7c>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

	SOC = Get_OCV_SOC(CELL_V_AVG);//vol);  										// SOC is 0.1% scale, Vol is mV scale
 80052e8:	4b18      	ldr	r3, [pc, #96]	; (800534c <Calculate_SOC+0x88>)
 80052ea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 f8eb 	bl	80054cc <Get_OCV_SOC>
 80052f6:	4603      	mov	r3, r0
 80052f8:	461a      	mov	r2, r3
 80052fa:	4b15      	ldr	r3, [pc, #84]	; (8005350 <Calculate_SOC+0x8c>)
 80052fc:	805a      	strh	r2, [r3, #2]
	REM_AH = (uint32_t) SOC * (uint16_t)AMPERE_HOUR / 100;					// 0.01Ah scale
 80052fe:	4b14      	ldr	r3, [pc, #80]	; (8005350 <Calculate_SOC+0x8c>)
 8005300:	885b      	ldrh	r3, [r3, #2]
 8005302:	461a      	mov	r2, r3
 8005304:	4b13      	ldr	r3, [pc, #76]	; (8005354 <Calculate_SOC+0x90>)
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	4a0d      	ldr	r2, [pc, #52]	; (8005344 <Calculate_SOC+0x80>)
 800530e:	fba2 2303 	umull	r2, r3, r2, r3
 8005312:	095b      	lsrs	r3, r3, #5
 8005314:	b29a      	uxth	r2, r3
 8005316:	4b0e      	ldr	r3, [pc, #56]	; (8005350 <Calculate_SOC+0x8c>)
 8005318:	801a      	strh	r2, [r3, #0]
	REM_WH = 4976*SOC/1000;
 800531a:	4b0d      	ldr	r3, [pc, #52]	; (8005350 <Calculate_SOC+0x8c>)
 800531c:	885b      	ldrh	r3, [r3, #2]
 800531e:	461a      	mov	r2, r3
 8005320:	f241 3370 	movw	r3, #4976	; 0x1370
 8005324:	fb02 f303 	mul.w	r3, r2, r3
 8005328:	4a0b      	ldr	r2, [pc, #44]	; (8005358 <Calculate_SOC+0x94>)
 800532a:	fb82 1203 	smull	r1, r2, r2, r3
 800532e:	1192      	asrs	r2, r2, #6
 8005330:	17db      	asrs	r3, r3, #31
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	b29a      	uxth	r2, r3
 8005336:	4b06      	ldr	r3, [pc, #24]	; (8005350 <Calculate_SOC+0x8c>)
 8005338:	80da      	strh	r2, [r3, #6]
			//(uint32_t) REM_AH * ulSum_Vol / 1000;
}
 800533a:	bf00      	nop
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20000754 	.word	0x20000754
 8005344:	51eb851f 	.word	0x51eb851f
 8005348:	20000758 	.word	0x20000758
 800534c:	20000450 	.word	0x20000450
 8005350:	20000448 	.word	0x20000448
 8005354:	200009fa 	.word	0x200009fa
 8005358:	10624dd3 	.word	0x10624dd3

0800535c <Buzzer_Output>:
}

/******************** port_output ********************/

void Buzzer_Output(void)
{
 800535c:	b480      	push	{r7}
 800535e:	af00      	add	r7, sp, #0
	if(ERR_FAULTFLAG)
 8005360:	4b23      	ldr	r3, [pc, #140]	; (80053f0 <Buzzer_Output+0x94>)
 8005362:	791b      	ldrb	r3, [r3, #4]
 8005364:	f003 0301 	and.w	r3, r3, #1
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d02f      	beq.n	80053ce <Buzzer_Output+0x72>
	{
		switch (BUZZER)
 800536e:	4b21      	ldr	r3, [pc, #132]	; (80053f4 <Buzzer_Output+0x98>)
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d002      	beq.n	8005382 <Buzzer_Output+0x26>
 800537c:	2b01      	cmp	r3, #1
 800537e:	d013      	beq.n	80053a8 <Buzzer_Output+0x4c>
				ucBuzzer_Count = 0;
				BUZZER = OFF;
			}
			break;
		default:
			break;
 8005380:	e031      	b.n	80053e6 <Buzzer_Output+0x8a>
			if(++ucBuzzer_Count == TMR03S_100HZ)
 8005382:	4b1d      	ldr	r3, [pc, #116]	; (80053f8 <Buzzer_Output+0x9c>)
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	3301      	adds	r3, #1
 8005388:	b2da      	uxtb	r2, r3
 800538a:	4b1b      	ldr	r3, [pc, #108]	; (80053f8 <Buzzer_Output+0x9c>)
 800538c:	701a      	strb	r2, [r3, #0]
 800538e:	4b1a      	ldr	r3, [pc, #104]	; (80053f8 <Buzzer_Output+0x9c>)
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b1e      	cmp	r3, #30
 8005394:	d124      	bne.n	80053e0 <Buzzer_Output+0x84>
				ucBuzzer_Count = 0;
 8005396:	4b18      	ldr	r3, [pc, #96]	; (80053f8 <Buzzer_Output+0x9c>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
				BUZZER = ON;
 800539c:	4a15      	ldr	r2, [pc, #84]	; (80053f4 <Buzzer_Output+0x98>)
 800539e:	7813      	ldrb	r3, [r2, #0]
 80053a0:	f043 0310 	orr.w	r3, r3, #16
 80053a4:	7013      	strb	r3, [r2, #0]
			break;
 80053a6:	e01b      	b.n	80053e0 <Buzzer_Output+0x84>
			if(++ucBuzzer_Count == TMR07S_100HZ)
 80053a8:	4b13      	ldr	r3, [pc, #76]	; (80053f8 <Buzzer_Output+0x9c>)
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	3301      	adds	r3, #1
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	4b11      	ldr	r3, [pc, #68]	; (80053f8 <Buzzer_Output+0x9c>)
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	4b10      	ldr	r3, [pc, #64]	; (80053f8 <Buzzer_Output+0x9c>)
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	2b46      	cmp	r3, #70	; 0x46
 80053ba:	d113      	bne.n	80053e4 <Buzzer_Output+0x88>
				ucBuzzer_Count = 0;
 80053bc:	4b0e      	ldr	r3, [pc, #56]	; (80053f8 <Buzzer_Output+0x9c>)
 80053be:	2200      	movs	r2, #0
 80053c0:	701a      	strb	r2, [r3, #0]
				BUZZER = OFF;
 80053c2:	4a0c      	ldr	r2, [pc, #48]	; (80053f4 <Buzzer_Output+0x98>)
 80053c4:	7813      	ldrb	r3, [r2, #0]
 80053c6:	f36f 1304 	bfc	r3, #4, #1
 80053ca:	7013      	strb	r3, [r2, #0]
			break;
 80053cc:	e00a      	b.n	80053e4 <Buzzer_Output+0x88>
		}
	}
	else
	{
		ucBuzzer_Count = 0;
 80053ce:	4b0a      	ldr	r3, [pc, #40]	; (80053f8 <Buzzer_Output+0x9c>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	701a      	strb	r2, [r3, #0]
		BUZZER = OFF;
 80053d4:	4a07      	ldr	r2, [pc, #28]	; (80053f4 <Buzzer_Output+0x98>)
 80053d6:	7813      	ldrb	r3, [r2, #0]
 80053d8:	f36f 1304 	bfc	r3, #4, #1
 80053dc:	7013      	strb	r3, [r2, #0]
	}

}
 80053de:	e002      	b.n	80053e6 <Buzzer_Output+0x8a>
			break;
 80053e0:	bf00      	nop
 80053e2:	e000      	b.n	80053e6 <Buzzer_Output+0x8a>
			break;
 80053e4:	bf00      	nop
}
 80053e6:	bf00      	nop
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bc80      	pop	{r7}
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	20000430 	.word	0x20000430
 80053f4:	200004b4 	.word	0x200004b4
 80053f8:	200004b8 	.word	0x200004b8

080053fc <Vol2Temp>:
	else
		FULL_LED = OFF;
}

int16_t Vol2Temp(uint16_t vol)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	4603      	mov	r3, r0
 8005404:	80fb      	strh	r3, [r7, #6]
	uint32_t uwTmp;
	int16_t temp, t;

	uwTmp = (uint32_t) vol * 100;
 8005406:	88fb      	ldrh	r3, [r7, #6]
 8005408:	2264      	movs	r2, #100	; 0x64
 800540a:	fb02 f303 	mul.w	r3, r2, r3
 800540e:	60bb      	str	r3, [r7, #8]

	if (uwTmp < 211818)          						// over 110 degree C
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	4a2b      	ldr	r2, [pc, #172]	; (80054c0 <Vol2Temp+0xc4>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d803      	bhi.n	8005420 <Vol2Temp+0x24>
		temp = 9999;
 8005418:	f242 730f 	movw	r3, #9999	; 0x270f
 800541c:	81fb      	strh	r3, [r7, #14]
 800541e:	e047      	b.n	80054b0 <Vol2Temp+0xb4>
	else if (uwTmp > 2920446) 							// under -50 degree C
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4a28      	ldr	r2, [pc, #160]	; (80054c4 <Vol2Temp+0xc8>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d903      	bls.n	8005430 <Vol2Temp+0x34>
		temp = -9999;
 8005428:	f64d 03f1 	movw	r3, #55537	; 0xd8f1
 800542c:	81fb      	strh	r3, [r7, #14]
 800542e:	e03f      	b.n	80054b0 <Vol2Temp+0xb4>
	else
	{
		for (t = 0; t < 161; t++)
 8005430:	2300      	movs	r3, #0
 8005432:	81bb      	strh	r3, [r7, #12]
 8005434:	e038      	b.n	80054a8 <Vol2Temp+0xac>
		{
			if (uwTmp >= ulTemp_Vol[t])
 8005436:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800543a:	4a23      	ldr	r2, [pc, #140]	; (80054c8 <Vol2Temp+0xcc>)
 800543c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	429a      	cmp	r2, r3
 8005444:	d32a      	bcc.n	800549c <Vol2Temp+0xa0>
			{
				temp = (t - 50) * 10;
 8005446:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800544a:	3b32      	subs	r3, #50	; 0x32
 800544c:	b29b      	uxth	r3, r3
 800544e:	461a      	mov	r2, r3
 8005450:	0092      	lsls	r2, r2, #2
 8005452:	4413      	add	r3, r2
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	b29b      	uxth	r3, r3
 8005458:	81fb      	strh	r3, [r7, #14]
				t = (int16_t) ((uwTmp - ulTemp_Vol[t]) * 10 / (ulTemp_Vol[t - 1] - ulTemp_Vol[t]));
 800545a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800545e:	4a1a      	ldr	r2, [pc, #104]	; (80054c8 <Vol2Temp+0xcc>)
 8005460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	1ad2      	subs	r2, r2, r3
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	4618      	mov	r0, r3
 8005472:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005476:	3b01      	subs	r3, #1
 8005478:	4a13      	ldr	r2, [pc, #76]	; (80054c8 <Vol2Temp+0xcc>)
 800547a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800547e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005482:	4911      	ldr	r1, [pc, #68]	; (80054c8 <Vol2Temp+0xcc>)
 8005484:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	fbb0 f3f3 	udiv	r3, r0, r3
 800548e:	81bb      	strh	r3, [r7, #12]
				temp -= t;
 8005490:	89fa      	ldrh	r2, [r7, #14]
 8005492:	89bb      	ldrh	r3, [r7, #12]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	b29b      	uxth	r3, r3
 8005498:	81fb      	strh	r3, [r7, #14]
				break;
 800549a:	e009      	b.n	80054b0 <Vol2Temp+0xb4>
		for (t = 0; t < 161; t++)
 800549c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	3301      	adds	r3, #1
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	81bb      	strh	r3, [r7, #12]
 80054a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80054ac:	2ba0      	cmp	r3, #160	; 0xa0
 80054ae:	ddc2      	ble.n	8005436 <Vol2Temp+0x3a>
			}
		}
	}

	return temp; 										// 0.1 degree C scale
 80054b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	3714      	adds	r7, #20
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	00033b69 	.word	0x00033b69
 80054c4:	002c8ffe 	.word	0x002c8ffe
 80054c8:	0800b2b8 	.word	0x0800b2b8

080054cc <Get_OCV_SOC>:

	return temp; 												// 0.1 degree C scale
}

uint16_t Get_OCV_SOC(uint16_t vol)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	4603      	mov	r3, r0
 80054d4:	80fb      	strh	r3, [r7, #6]
	uint16_t s, soc;

	if (vol <= usOCV[0])
 80054d6:	f640 32ce 	movw	r2, #3022	; 0xbce
 80054da:	88fb      	ldrh	r3, [r7, #6]
 80054dc:	4293      	cmp	r3, r2
 80054de:	d801      	bhi.n	80054e4 <Get_OCV_SOC+0x18>
		return 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	e03d      	b.n	8005560 <Get_OCV_SOC+0x94>

	if (vol >= usOCV[100])
 80054e4:	f241 0268 	movw	r2, #4200	; 0x1068
 80054e8:	88fb      	ldrh	r3, [r7, #6]
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d302      	bcc.n	80054f4 <Get_OCV_SOC+0x28>
		return 1000;
 80054ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054f2:	e035      	b.n	8005560 <Get_OCV_SOC+0x94>

	for (s = 0; s < 101; s++)
 80054f4:	2300      	movs	r3, #0
 80054f6:	81fb      	strh	r3, [r7, #14]
 80054f8:	e009      	b.n	800550e <Get_OCV_SOC+0x42>
	{
		if (vol <= usOCV[s])
 80054fa:	89fb      	ldrh	r3, [r7, #14]
 80054fc:	4a1b      	ldr	r2, [pc, #108]	; (800556c <Get_OCV_SOC+0xa0>)
 80054fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005502:	88fa      	ldrh	r2, [r7, #6]
 8005504:	429a      	cmp	r2, r3
 8005506:	d906      	bls.n	8005516 <Get_OCV_SOC+0x4a>
	for (s = 0; s < 101; s++)
 8005508:	89fb      	ldrh	r3, [r7, #14]
 800550a:	3301      	adds	r3, #1
 800550c:	81fb      	strh	r3, [r7, #14]
 800550e:	89fb      	ldrh	r3, [r7, #14]
 8005510:	2b64      	cmp	r3, #100	; 0x64
 8005512:	d9f2      	bls.n	80054fa <Get_OCV_SOC+0x2e>
 8005514:	e000      	b.n	8005518 <Get_OCV_SOC+0x4c>
			break;
 8005516:	bf00      	nop
	}
	soc = s * 10;
 8005518:	89fb      	ldrh	r3, [r7, #14]
 800551a:	461a      	mov	r2, r3
 800551c:	0092      	lsls	r2, r2, #2
 800551e:	4413      	add	r3, r2
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	81bb      	strh	r3, [r7, #12]
	soc -= (usOCV[s] - vol) * 10 / (usOCV[s] - usOCV[s - 1]);
 8005524:	89fb      	ldrh	r3, [r7, #14]
 8005526:	4a11      	ldr	r2, [pc, #68]	; (800556c <Get_OCV_SOC+0xa0>)
 8005528:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800552c:	461a      	mov	r2, r3
 800552e:	88fb      	ldrh	r3, [r7, #6]
 8005530:	1ad2      	subs	r2, r2, r3
 8005532:	4613      	mov	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4619      	mov	r1, r3
 800553c:	89fb      	ldrh	r3, [r7, #14]
 800553e:	4a0b      	ldr	r2, [pc, #44]	; (800556c <Get_OCV_SOC+0xa0>)
 8005540:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005544:	4618      	mov	r0, r3
 8005546:	89fb      	ldrh	r3, [r7, #14]
 8005548:	3b01      	subs	r3, #1
 800554a:	4a08      	ldr	r2, [pc, #32]	; (800556c <Get_OCV_SOC+0xa0>)
 800554c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005550:	1ac3      	subs	r3, r0, r3
 8005552:	fb91 f3f3 	sdiv	r3, r1, r3
 8005556:	b29b      	uxth	r3, r3
 8005558:	89ba      	ldrh	r2, [r7, #12]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	81bb      	strh	r3, [r7, #12]

	return soc;        											// 0.1% scale
 800555e:	89bb      	ldrh	r3, [r7, #12]
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	bc80      	pop	{r7}
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	0800b1ec 	.word	0x0800b1ec

08005570 <spi_write_array>:

	return r_data[0];
}

void spi_write_array(uint8_t cnt, uint8_t data[])
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	4603      	mov	r3, r0
 8005578:	6039      	str	r1, [r7, #0]
 800557a:	71fb      	strb	r3, [r7, #7]
	if (HAL_SPI_Transmit(&hspi2, data, cnt, 10) != HAL_OK)
 800557c:	79fb      	ldrb	r3, [r7, #7]
 800557e:	b29a      	uxth	r2, r3
 8005580:	230a      	movs	r3, #10
 8005582:	6839      	ldr	r1, [r7, #0]
 8005584:	4806      	ldr	r0, [pc, #24]	; (80055a0 <spi_write_array+0x30>)
 8005586:	f004 fa39 	bl	80099fc <HAL_SPI_Transmit>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <spi_write_array+0x26>
	{
		ErrorHandler(18);
 8005590:	2012      	movs	r0, #18
 8005592:	f000 f861 	bl	8005658 <ErrorHandler>
	}
}
 8005596:	bf00      	nop
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000394 	.word	0x20000394

080055a4 <spi_write_read>:

void spi_write_read(uint8_t w_cnt, uint8_t w_data[], uint8_t r_cnt, uint8_t r_data[])
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60b9      	str	r1, [r7, #8]
 80055ac:	607b      	str	r3, [r7, #4]
 80055ae:	4603      	mov	r3, r0
 80055b0:	73fb      	strb	r3, [r7, #15]
 80055b2:	4613      	mov	r3, r2
 80055b4:	73bb      	strb	r3, [r7, #14]
	if (HAL_SPI_Transmit(&hspi2, w_data, w_cnt, 10) != HAL_OK)
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
 80055b8:	b29a      	uxth	r2, r3
 80055ba:	230a      	movs	r3, #10
 80055bc:	68b9      	ldr	r1, [r7, #8]
 80055be:	480d      	ldr	r0, [pc, #52]	; (80055f4 <spi_write_read+0x50>)
 80055c0:	f004 fa1c 	bl	80099fc <HAL_SPI_Transmit>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <spi_write_read+0x2c>
	{
		ErrorHandler(19);
 80055ca:	2013      	movs	r0, #19
 80055cc:	f000 f844 	bl	8005658 <ErrorHandler>
	}

	if (HAL_SPI_Receive(&hspi2, r_data, r_cnt, 10) != HAL_OK)
 80055d0:	7bbb      	ldrb	r3, [r7, #14]
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	230a      	movs	r3, #10
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4806      	ldr	r0, [pc, #24]	; (80055f4 <spi_write_read+0x50>)
 80055da:	f004 fb4b 	bl	8009c74 <HAL_SPI_Receive>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d002      	beq.n	80055ea <spi_write_read+0x46>
	{
		ErrorHandler(20);
 80055e4:	2014      	movs	r0, #20
 80055e6:	f000 f837 	bl	8005658 <ErrorHandler>
	}
}
 80055ea:	bf00      	nop
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	20000394 	.word	0x20000394

080055f8 <SPI2_CS>:

void SPI2_CS(uint8_t OnOff)				//for LTC6820 wake up -	PB12(STM32F103RCT)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	4603      	mov	r3, r0
 8005600:	71fb      	strb	r3, [r7, #7]
	if (OnOff)
 8005602:	79fb      	ldrb	r3, [r7, #7]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d006      	beq.n	8005616 <SPI2_CS+0x1e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);       // On
 8005608:	2200      	movs	r2, #0
 800560a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800560e:	4807      	ldr	r0, [pc, #28]	; (800562c <SPI2_CS+0x34>)
 8005610:	f002 fde9 	bl	80081e6 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);         // Off
}
 8005614:	e005      	b.n	8005622 <SPI2_CS+0x2a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);         // Off
 8005616:	2201      	movs	r2, #1
 8005618:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800561c:	4803      	ldr	r0, [pc, #12]	; (800562c <SPI2_CS+0x34>)
 800561e:	f002 fde2 	bl	80081e6 <HAL_GPIO_WritePin>
}
 8005622:	bf00      	nop
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40010c00 	.word	0x40010c00

08005630 <Uart1Transmit>:

void Uart1Transmit(char *str)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), 10);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7fa fdf3 	bl	8000224 <strlen>
 800563e:	4603      	mov	r3, r0
 8005640:	b29a      	uxth	r2, r3
 8005642:	230a      	movs	r3, #10
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4803      	ldr	r0, [pc, #12]	; (8005654 <Uart1Transmit+0x24>)
 8005648:	f004 ff19 	bl	800a47e <HAL_UART_Transmit>
}
 800564c:	bf00      	nop
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	200003ec 	.word	0x200003ec

08005658 <ErrorHandler>:
		ErrorHandler(21);
	}
}

void ErrorHandler(char code)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b096      	sub	sp, #88	; 0x58
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	71fb      	strb	r3, [r7, #7]
	if (C_DEBUG)
 8005662:	4b0b      	ldr	r3, [pc, #44]	; (8005690 <ErrorHandler+0x38>)
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	b2db      	uxtb	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00b      	beq.n	8005688 <ErrorHandler+0x30>
	{
		char str[80];
		sprintf(str, "ErrorHandler : %d\r\n", code);
 8005670:	79fa      	ldrb	r2, [r7, #7]
 8005672:	f107 0308 	add.w	r3, r7, #8
 8005676:	4907      	ldr	r1, [pc, #28]	; (8005694 <ErrorHandler+0x3c>)
 8005678:	4618      	mov	r0, r3
 800567a:	f005 fa01 	bl	800aa80 <siprintf>
		Uart1Transmit(str);
 800567e:	f107 0308 	add.w	r3, r7, #8
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff ffd4 	bl	8005630 <Uart1Transmit>
	}
}
 8005688:	bf00      	nop
 800568a:	3758      	adds	r7, #88	; 0x58
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20000470 	.word	0x20000470
 8005694:	0800b1b8 	.word	0x0800b1b8

08005698 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80056a0:	4b11      	ldr	r3, [pc, #68]	; (80056e8 <_sbrk+0x50>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d102      	bne.n	80056ae <_sbrk+0x16>
		heap_end = &end;
 80056a8:	4b0f      	ldr	r3, [pc, #60]	; (80056e8 <_sbrk+0x50>)
 80056aa:	4a10      	ldr	r2, [pc, #64]	; (80056ec <_sbrk+0x54>)
 80056ac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80056ae:	4b0e      	ldr	r3, [pc, #56]	; (80056e8 <_sbrk+0x50>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80056b4:	4b0c      	ldr	r3, [pc, #48]	; (80056e8 <_sbrk+0x50>)
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4413      	add	r3, r2
 80056bc:	466a      	mov	r2, sp
 80056be:	4293      	cmp	r3, r2
 80056c0:	d907      	bls.n	80056d2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80056c2:	f005 f8af 	bl	800a824 <__errno>
 80056c6:	4603      	mov	r3, r0
 80056c8:	220c      	movs	r2, #12
 80056ca:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80056cc:	f04f 33ff 	mov.w	r3, #4294967295
 80056d0:	e006      	b.n	80056e0 <_sbrk+0x48>
	}

	heap_end += incr;
 80056d2:	4b05      	ldr	r3, [pc, #20]	; (80056e8 <_sbrk+0x50>)
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4413      	add	r3, r2
 80056da:	4a03      	ldr	r2, [pc, #12]	; (80056e8 <_sbrk+0x50>)
 80056dc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80056de:	68fb      	ldr	r3, [r7, #12]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	200010b4 	.word	0x200010b4
 80056ec:	200010d0 	.word	0x200010d0

080056f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80056f4:	4b15      	ldr	r3, [pc, #84]	; (800574c <SystemInit+0x5c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a14      	ldr	r2, [pc, #80]	; (800574c <SystemInit+0x5c>)
 80056fa:	f043 0301 	orr.w	r3, r3, #1
 80056fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005700:	4b12      	ldr	r3, [pc, #72]	; (800574c <SystemInit+0x5c>)
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	4911      	ldr	r1, [pc, #68]	; (800574c <SystemInit+0x5c>)
 8005706:	4b12      	ldr	r3, [pc, #72]	; (8005750 <SystemInit+0x60>)
 8005708:	4013      	ands	r3, r2
 800570a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800570c:	4b0f      	ldr	r3, [pc, #60]	; (800574c <SystemInit+0x5c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0e      	ldr	r2, [pc, #56]	; (800574c <SystemInit+0x5c>)
 8005712:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005716:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800571a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800571c:	4b0b      	ldr	r3, [pc, #44]	; (800574c <SystemInit+0x5c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a0a      	ldr	r2, [pc, #40]	; (800574c <SystemInit+0x5c>)
 8005722:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005726:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005728:	4b08      	ldr	r3, [pc, #32]	; (800574c <SystemInit+0x5c>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	4a07      	ldr	r2, [pc, #28]	; (800574c <SystemInit+0x5c>)
 800572e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005732:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005734:	4b05      	ldr	r3, [pc, #20]	; (800574c <SystemInit+0x5c>)
 8005736:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800573a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <SystemInit+0x64>)
 800573e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005742:	609a      	str	r2, [r3, #8]
#endif 
}
 8005744:	bf00      	nop
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr
 800574c:	40021000 	.word	0x40021000
 8005750:	f8ff0000 	.word	0xf8ff0000
 8005754:	e000ed00 	.word	0xe000ed00

08005758 <Warn_Error_Process>:
 */
#include "extref.h"
#include "candb.h"
#include "EEProm_data.h"
void Warn_Error_Process(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
	////////////////////////////////////////////////////////////////////////////
	// charge temperature high
	if(ST_CHARGE)
 800575c:	4ba8      	ldr	r3, [pc, #672]	; (8005a00 <Warn_Error_Process+0x2a8>)
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d06c      	beq.n	8005844 <Warn_Error_Process+0xec>
	{
		if (CELL_T_HIGH > CHG_OVER_TEMP_WARN * 10)
 800576a:	4ba6      	ldr	r3, [pc, #664]	; (8005a04 <Warn_Error_Process+0x2ac>)
 800576c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005770:	4619      	mov	r1, r3
 8005772:	4ba5      	ldr	r3, [pc, #660]	; (8005a08 <Warn_Error_Process+0x2b0>)
 8005774:	881b      	ldrh	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	4613      	mov	r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4413      	add	r3, r2
 800577e:	005b      	lsls	r3, r3, #1
 8005780:	4299      	cmp	r1, r3
 8005782:	dd1d      	ble.n	80057c0 <Warn_Error_Process+0x68>
		{
			if (CELL_T_HIGH > CHG_OVER_TEMP_ERR * 10)
 8005784:	4b9f      	ldr	r3, [pc, #636]	; (8005a04 <Warn_Error_Process+0x2ac>)
 8005786:	f9b3 3000 	ldrsh.w	r3, [r3]
 800578a:	4619      	mov	r1, r3
 800578c:	4b9f      	ldr	r3, [pc, #636]	; (8005a0c <Warn_Error_Process+0x2b4>)
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	461a      	mov	r2, r3
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	4299      	cmp	r1, r3
 800579c:	dd05      	ble.n	80057aa <Warn_Error_Process+0x52>
			{
				ERR_CHARGEOVERTEMP = 1;									// 0x200 12,1,errOverTemp
 800579e:	4a9c      	ldr	r2, [pc, #624]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80057a0:	7853      	ldrb	r3, [r2, #1]
 80057a2:	f043 0310 	orr.w	r3, r3, #16
 80057a6:	7053      	strb	r3, [r2, #1]
 80057a8:	e014      	b.n	80057d4 <Warn_Error_Process+0x7c>
			}
			else
			{
				WRN_CHARGEOVERTEMP = 1;									// 0x200 4,1,warnOverCellTemp
 80057aa:	4a99      	ldr	r2, [pc, #612]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80057ac:	7813      	ldrb	r3, [r2, #0]
 80057ae:	f043 0310 	orr.w	r3, r3, #16
 80057b2:	7013      	strb	r3, [r2, #0]
				ERR_CHARGEOVERTEMP = 0;									// 0x200 12,1,errOverTemp
 80057b4:	4a96      	ldr	r2, [pc, #600]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80057b6:	7853      	ldrb	r3, [r2, #1]
 80057b8:	f36f 1304 	bfc	r3, #4, #1
 80057bc:	7053      	strb	r3, [r2, #1]
 80057be:	e009      	b.n	80057d4 <Warn_Error_Process+0x7c>
			}
		}
		else
		{
			WRN_CHARGEOVERTEMP = 0;										// 0x200 4,1,warnOverCellTemp
 80057c0:	4a93      	ldr	r2, [pc, #588]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80057c2:	7813      	ldrb	r3, [r2, #0]
 80057c4:	f36f 1304 	bfc	r3, #4, #1
 80057c8:	7013      	strb	r3, [r2, #0]
			ERR_CHARGEOVERTEMP = 0;										// 0x200 12,1,errOverTemp
 80057ca:	4a91      	ldr	r2, [pc, #580]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80057cc:	7853      	ldrb	r3, [r2, #1]
 80057ce:	f36f 1304 	bfc	r3, #4, #1
 80057d2:	7053      	strb	r3, [r2, #1]
		}

		////////////////////////////////////////////////////////////////////////////
		// charge temperature low
		if (CELL_T_LOW < CHG_UNDER_TEMP_WARN * 10)
 80057d4:	4b8b      	ldr	r3, [pc, #556]	; (8005a04 <Warn_Error_Process+0x2ac>)
 80057d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80057da:	4619      	mov	r1, r3
 80057dc:	4b8d      	ldr	r3, [pc, #564]	; (8005a14 <Warn_Error_Process+0x2bc>)
 80057de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057e2:	461a      	mov	r2, r3
 80057e4:	4613      	mov	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	4299      	cmp	r1, r3
 80057ee:	da1e      	bge.n	800582e <Warn_Error_Process+0xd6>
		{
			if (CELL_T_LOW < CHG_UNDER_TEMP_ERR * 10)
 80057f0:	4b84      	ldr	r3, [pc, #528]	; (8005a04 <Warn_Error_Process+0x2ac>)
 80057f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80057f6:	4619      	mov	r1, r3
 80057f8:	4b87      	ldr	r3, [pc, #540]	; (8005a18 <Warn_Error_Process+0x2c0>)
 80057fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057fe:	461a      	mov	r2, r3
 8005800:	4613      	mov	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4413      	add	r3, r2
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	4299      	cmp	r1, r3
 800580a:	da05      	bge.n	8005818 <Warn_Error_Process+0xc0>
			{
				ERR_CHARGEUNDERTEMP = 1;								// 0x200 13,1,errUnderTemp
 800580c:	4a80      	ldr	r2, [pc, #512]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800580e:	7853      	ldrb	r3, [r2, #1]
 8005810:	f043 0320 	orr.w	r3, r3, #32
 8005814:	7053      	strb	r3, [r2, #1]
 8005816:	e081      	b.n	800591c <Warn_Error_Process+0x1c4>
			}
			else
			{
				WRN_CHARGEUNDERTEMP = 1;								// 0x200 5,1,warnUnderTemp
 8005818:	4a7d      	ldr	r2, [pc, #500]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800581a:	7813      	ldrb	r3, [r2, #0]
 800581c:	f043 0320 	orr.w	r3, r3, #32
 8005820:	7013      	strb	r3, [r2, #0]
				ERR_CHARGEUNDERTEMP = 0;								// 0x200 13,1,errUnderTemp
 8005822:	4a7b      	ldr	r2, [pc, #492]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005824:	7853      	ldrb	r3, [r2, #1]
 8005826:	f36f 1345 	bfc	r3, #5, #1
 800582a:	7053      	strb	r3, [r2, #1]
 800582c:	e076      	b.n	800591c <Warn_Error_Process+0x1c4>
			}
		}
		else
		{
			WRN_CHARGEUNDERTEMP = 0;									// 0x200 5,1,warnUnderTemp
 800582e:	4a78      	ldr	r2, [pc, #480]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005830:	7813      	ldrb	r3, [r2, #0]
 8005832:	f36f 1345 	bfc	r3, #5, #1
 8005836:	7013      	strb	r3, [r2, #0]
			ERR_CHARGEUNDERTEMP = 0;									// 0x200 13,1,errUnderTemp
 8005838:	4a75      	ldr	r2, [pc, #468]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800583a:	7853      	ldrb	r3, [r2, #1]
 800583c:	f36f 1345 	bfc	r3, #5, #1
 8005840:	7053      	strb	r3, [r2, #1]
 8005842:	e06b      	b.n	800591c <Warn_Error_Process+0x1c4>

	else
	{
		////////////////////////////////////////////////////////////////////////////
		// discharge temperature high
		if (CELL_T_HIGH > DSC_OVER_TEMP_WARN * 10)
 8005844:	4b6f      	ldr	r3, [pc, #444]	; (8005a04 <Warn_Error_Process+0x2ac>)
 8005846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800584a:	4619      	mov	r1, r3
 800584c:	4b73      	ldr	r3, [pc, #460]	; (8005a1c <Warn_Error_Process+0x2c4>)
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	461a      	mov	r2, r3
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	4299      	cmp	r1, r3
 800585c:	dd1d      	ble.n	800589a <Warn_Error_Process+0x142>
		{
			if (CELL_T_HIGH > DSC_OVER_TEMP_ERR * 10)
 800585e:	4b69      	ldr	r3, [pc, #420]	; (8005a04 <Warn_Error_Process+0x2ac>)
 8005860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005864:	4619      	mov	r1, r3
 8005866:	4b6e      	ldr	r3, [pc, #440]	; (8005a20 <Warn_Error_Process+0x2c8>)
 8005868:	881b      	ldrh	r3, [r3, #0]
 800586a:	461a      	mov	r2, r3
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	4299      	cmp	r1, r3
 8005876:	dd05      	ble.n	8005884 <Warn_Error_Process+0x12c>
			{
				ERR_DISCHARGEOVERTEMP = 1;								// 0x200 14,1,errOverTemp
 8005878:	4a65      	ldr	r2, [pc, #404]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800587a:	7853      	ldrb	r3, [r2, #1]
 800587c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005880:	7053      	strb	r3, [r2, #1]
 8005882:	e014      	b.n	80058ae <Warn_Error_Process+0x156>
			}
			else
			{
				WRN_DISCHARGEOVERTEMP = 1;								// 0x200 6,1,warnOverCellTemp
 8005884:	4a62      	ldr	r2, [pc, #392]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005886:	7813      	ldrb	r3, [r2, #0]
 8005888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800588c:	7013      	strb	r3, [r2, #0]
				ERR_DISCHARGEOVERTEMP = 0;								// 0x200 14,1,errOverTemp
 800588e:	4a60      	ldr	r2, [pc, #384]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005890:	7853      	ldrb	r3, [r2, #1]
 8005892:	f36f 1386 	bfc	r3, #6, #1
 8005896:	7053      	strb	r3, [r2, #1]
 8005898:	e009      	b.n	80058ae <Warn_Error_Process+0x156>
			}
		}
		else
		{
			WRN_DISCHARGEOVERTEMP = 0;									// 0x200 6,1,warnOverCellTemp
 800589a:	4a5d      	ldr	r2, [pc, #372]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800589c:	7813      	ldrb	r3, [r2, #0]
 800589e:	f36f 1386 	bfc	r3, #6, #1
 80058a2:	7013      	strb	r3, [r2, #0]
			ERR_DISCHARGEOVERTEMP = 0;									// 0x200 14,1,errOverTemp
 80058a4:	4a5a      	ldr	r2, [pc, #360]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80058a6:	7853      	ldrb	r3, [r2, #1]
 80058a8:	f36f 1386 	bfc	r3, #6, #1
 80058ac:	7053      	strb	r3, [r2, #1]
		}

		////////////////////////////////////////////////////////////////////////////
		// discharge temperature low
		if (CELL_T_LOW < DSC_UNDER_TEMP_WARN * 10)
 80058ae:	4b55      	ldr	r3, [pc, #340]	; (8005a04 <Warn_Error_Process+0x2ac>)
 80058b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80058b4:	4619      	mov	r1, r3
 80058b6:	4b5b      	ldr	r3, [pc, #364]	; (8005a24 <Warn_Error_Process+0x2cc>)
 80058b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058bc:	461a      	mov	r2, r3
 80058be:	4613      	mov	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	4413      	add	r3, r2
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	4299      	cmp	r1, r3
 80058c8:	da1e      	bge.n	8005908 <Warn_Error_Process+0x1b0>
		{
			if (CELL_T_LOW < DSC_UNDER_TEMP_ERR * 10)
 80058ca:	4b4e      	ldr	r3, [pc, #312]	; (8005a04 <Warn_Error_Process+0x2ac>)
 80058cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80058d0:	4619      	mov	r1, r3
 80058d2:	4b55      	ldr	r3, [pc, #340]	; (8005a28 <Warn_Error_Process+0x2d0>)
 80058d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058d8:	461a      	mov	r2, r3
 80058da:	4613      	mov	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4413      	add	r3, r2
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	4299      	cmp	r1, r3
 80058e4:	da05      	bge.n	80058f2 <Warn_Error_Process+0x19a>
			{
				ERR_DISCHARGEUNDERTEMP = 1;								// 0x200 15,1,errUnderTemp
 80058e6:	4a4a      	ldr	r2, [pc, #296]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80058e8:	7853      	ldrb	r3, [r2, #1]
 80058ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ee:	7053      	strb	r3, [r2, #1]
 80058f0:	e014      	b.n	800591c <Warn_Error_Process+0x1c4>
			}
			else
			{
				WRN_DISCHARGEUNDERTEMP = 1;								// 0x200 7,1,warnUnderTemp
 80058f2:	4a47      	ldr	r2, [pc, #284]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80058f4:	7813      	ldrb	r3, [r2, #0]
 80058f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058fa:	7013      	strb	r3, [r2, #0]
				ERR_DISCHARGEUNDERTEMP = 0;								// 0x200 15,1,errUnderTemp
 80058fc:	4a44      	ldr	r2, [pc, #272]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80058fe:	7853      	ldrb	r3, [r2, #1]
 8005900:	f36f 13c7 	bfc	r3, #7, #1
 8005904:	7053      	strb	r3, [r2, #1]
 8005906:	e009      	b.n	800591c <Warn_Error_Process+0x1c4>
			}
		}
		else
		{
			WRN_DISCHARGEUNDERTEMP = 0;									// 0x200 7,1,warnUnderTemp
 8005908:	4a41      	ldr	r2, [pc, #260]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800590a:	7813      	ldrb	r3, [r2, #0]
 800590c:	f36f 13c7 	bfc	r3, #7, #1
 8005910:	7013      	strb	r3, [r2, #0]
			ERR_DISCHARGEUNDERTEMP = 0;									// 0x200 15,1,errUnderTemp
 8005912:	4a3f      	ldr	r2, [pc, #252]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005914:	7853      	ldrb	r3, [r2, #1]
 8005916:	f36f 13c7 	bfc	r3, #7, #1
 800591a:	7053      	strb	r3, [r2, #1]
		}
	}

	//////////////////////////////////////////////////////////////////////////////
	// IBP is very high then cut-off
	if (CELL_V_DEVI > VOL_IBP_WARN)
 800591c:	4b43      	ldr	r3, [pc, #268]	; (8005a2c <Warn_Error_Process+0x2d4>)
 800591e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005922:	461a      	mov	r2, r3
 8005924:	4b42      	ldr	r3, [pc, #264]	; (8005a30 <Warn_Error_Process+0x2d8>)
 8005926:	881b      	ldrh	r3, [r3, #0]
 8005928:	429a      	cmp	r2, r3
 800592a:	dd23      	ble.n	8005974 <Warn_Error_Process+0x21c>
	{
		if (CELL_V_DEVI > VOL_IBP_ERR)
 800592c:	4b3f      	ldr	r3, [pc, #252]	; (8005a2c <Warn_Error_Process+0x2d4>)
 800592e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005932:	461a      	mov	r2, r3
 8005934:	4b3f      	ldr	r3, [pc, #252]	; (8005a34 <Warn_Error_Process+0x2dc>)
 8005936:	881b      	ldrh	r3, [r3, #0]
 8005938:	429a      	cmp	r2, r3
 800593a:	dd12      	ble.n	8005962 <Warn_Error_Process+0x20a>
		{
			if(++usIBPerrTmr >= TMR2S_100HZ)									//10second delay ;
 800593c:	4b3e      	ldr	r3, [pc, #248]	; (8005a38 <Warn_Error_Process+0x2e0>)
 800593e:	881b      	ldrh	r3, [r3, #0]
 8005940:	3301      	adds	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	4b3c      	ldr	r3, [pc, #240]	; (8005a38 <Warn_Error_Process+0x2e0>)
 8005946:	801a      	strh	r2, [r3, #0]
 8005948:	4b3b      	ldr	r3, [pc, #236]	; (8005a38 <Warn_Error_Process+0x2e0>)
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	2bc7      	cmp	r3, #199	; 0xc7
 800594e:	d916      	bls.n	800597e <Warn_Error_Process+0x226>
			{
				usIBPerrTmr = TMR2S_100HZ;
 8005950:	4b39      	ldr	r3, [pc, #228]	; (8005a38 <Warn_Error_Process+0x2e0>)
 8005952:	22c8      	movs	r2, #200	; 0xc8
 8005954:	801a      	strh	r2, [r3, #0]
				ERR_OVERIBP = 1;										// 0x200 24,1,errOverIBP
 8005956:	4a2e      	ldr	r2, [pc, #184]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005958:	78d3      	ldrb	r3, [r2, #3]
 800595a:	f043 0301 	orr.w	r3, r3, #1
 800595e:	70d3      	strb	r3, [r2, #3]
 8005960:	e00d      	b.n	800597e <Warn_Error_Process+0x226>
			}
		}
		else
		{
			usIBPerrTmr = 0;
 8005962:	4b35      	ldr	r3, [pc, #212]	; (8005a38 <Warn_Error_Process+0x2e0>)
 8005964:	2200      	movs	r2, #0
 8005966:	801a      	strh	r2, [r3, #0]
			WRN_OVERIBP = 1;											// 0x200 16,1,warnOverIBP
 8005968:	4a29      	ldr	r2, [pc, #164]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800596a:	7893      	ldrb	r3, [r2, #2]
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	7093      	strb	r3, [r2, #2]
 8005972:	e004      	b.n	800597e <Warn_Error_Process+0x226>
//			ERR_OVERIBP = 0;											// 0x200 24,1,errOverIBP			error release disabled
		}
	}
	else
	{
		WRN_OVERIBP = 0;												// 0x200 16,1,warnOverIBP
 8005974:	4a26      	ldr	r2, [pc, #152]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005976:	7893      	ldrb	r3, [r2, #2]
 8005978:	f36f 0300 	bfc	r3, #0, #1
 800597c:	7093      	strb	r3, [r2, #2]
//		ERR_OVERIBP = 0;												// 0x200 24,1,errOverIBP			error release disabled
	}


	if (ERR_FLAG1 || ERR_FLAG2)
 800597e:	4b24      	ldr	r3, [pc, #144]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005980:	785b      	ldrb	r3, [r3, #1]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d103      	bne.n	800598e <Warn_Error_Process+0x236>
 8005986:	4b22      	ldr	r3, [pc, #136]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005988:	78db      	ldrb	r3, [r3, #3]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d004      	beq.n	8005998 <Warn_Error_Process+0x240>
		ERR_FAULTFLAG = 1;												// 0x200 32, 1, errFaultFlag
 800598e:	4a20      	ldr	r2, [pc, #128]	; (8005a10 <Warn_Error_Process+0x2b8>)
 8005990:	7913      	ldrb	r3, [r2, #4]
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	7113      	strb	r3, [r2, #4]
	if (ERR_FAULTFLAG == 1)
 8005998:	4b1d      	ldr	r3, [pc, #116]	; (8005a10 <Warn_Error_Process+0x2b8>)
 800599a:	791b      	ldrb	r3, [r3, #4]
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d013      	beq.n	80059ce <Warn_Error_Process+0x276>
	{
		if (!WARN_FLAG && !ERR_FLAG1 && !ERR_FLAG2)
 80059a6:	4b1a      	ldr	r3, [pc, #104]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059a8:	791b      	ldrb	r3, [r3, #4]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10c      	bne.n	80059ce <Warn_Error_Process+0x276>
 80059b4:	4b16      	ldr	r3, [pc, #88]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059b6:	785b      	ldrb	r3, [r3, #1]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d108      	bne.n	80059ce <Warn_Error_Process+0x276>
 80059bc:	4b14      	ldr	r3, [pc, #80]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059be:	78db      	ldrb	r3, [r3, #3]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d104      	bne.n	80059ce <Warn_Error_Process+0x276>
		{
			ERR_FAULTFLAG = 0;
 80059c4:	4a12      	ldr	r2, [pc, #72]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059c6:	7913      	ldrb	r3, [r2, #4]
 80059c8:	f36f 0300 	bfc	r3, #0, #1
 80059cc:	7113      	strb	r3, [r2, #4]
		}
	}
	if (WARN_FLAG1 || WARN_FLAG2)
 80059ce:	4b10      	ldr	r3, [pc, #64]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d103      	bne.n	80059de <Warn_Error_Process+0x286>
 80059d6:	4b0e      	ldr	r3, [pc, #56]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059d8:	789b      	ldrb	r3, [r3, #2]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d005      	beq.n	80059ea <Warn_Error_Process+0x292>
		WARN_FLAG = 1;												// 0x200 32, 1, errFaultFlag
 80059de:	4a0c      	ldr	r2, [pc, #48]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059e0:	7913      	ldrb	r3, [r2, #4]
 80059e2:	f043 0302 	orr.w	r3, r3, #2
 80059e6:	7113      	strb	r3, [r2, #4]
 80059e8:	e005      	b.n	80059f6 <Warn_Error_Process+0x29e>
	else
		WARN_FLAG = 0;												// 0x200 32, 1, errFaultFlag
 80059ea:	4a09      	ldr	r2, [pc, #36]	; (8005a10 <Warn_Error_Process+0x2b8>)
 80059ec:	7913      	ldrb	r3, [r2, #4]
 80059ee:	f36f 0341 	bfc	r3, #1, #1
 80059f2:	7113      	strb	r3, [r2, #4]
}
 80059f4:	bf00      	nop
 80059f6:	bf00      	nop
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bc80      	pop	{r7}
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000438 	.word	0x20000438
 8005a04:	20000458 	.word	0x20000458
 8005a08:	20000a06 	.word	0x20000a06
 8005a0c:	20000a04 	.word	0x20000a04
 8005a10:	20000430 	.word	0x20000430
 8005a14:	20000a08 	.word	0x20000a08
 8005a18:	20000a0a 	.word	0x20000a0a
 8005a1c:	20000a0e 	.word	0x20000a0e
 8005a20:	20000a0c 	.word	0x20000a0c
 8005a24:	20000a10 	.word	0x20000a10
 8005a28:	20000a12 	.word	0x20000a12
 8005a2c:	20000450 	.word	0x20000450
 8005a30:	20000a1c 	.word	0x20000a1c
 8005a34:	20000a1e 	.word	0x20000a1e
 8005a38:	200004d2 	.word	0x200004d2

08005a3c <DCHG_Warn_Error_Process>:

void DCHG_Warn_Error_Process(void)									//Over voltage protection disabled in discharge mode - for regen
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	af00      	add	r7, sp, #0
		ERR_OVERCHARGECURRENT = 0;									// 0x200 25,1,errOverChargeCurrent
	}
	 */
	//////////////////////////////////////////////////////////////////////////////
	// over discharge current
	if (usDischargeCurrent  > DSC_OVER_CURR_WARN)
 8005a40:	4b92      	ldr	r3, [pc, #584]	; (8005c8c <DCHG_Warn_Error_Process+0x250>)
 8005a42:	881a      	ldrh	r2, [r3, #0]
 8005a44:	4b92      	ldr	r3, [pc, #584]	; (8005c90 <DCHG_Warn_Error_Process+0x254>)
 8005a46:	881b      	ldrh	r3, [r3, #0]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d928      	bls.n	8005a9e <DCHG_Warn_Error_Process+0x62>
	{
		if (usDischargeCurrent > DSC_OVER_CURR_ERR)					//250A, 10sec
 8005a4c:	4b8f      	ldr	r3, [pc, #572]	; (8005c8c <DCHG_Warn_Error_Process+0x250>)
 8005a4e:	881a      	ldrh	r2, [r3, #0]
 8005a50:	4b90      	ldr	r3, [pc, #576]	; (8005c94 <DCHG_Warn_Error_Process+0x258>)
 8005a52:	881b      	ldrh	r3, [r3, #0]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d914      	bls.n	8005a82 <DCHG_Warn_Error_Process+0x46>
		{
			if(++usDCHG_OCPtmr >= TMR10S_100HZ)
 8005a58:	4b8f      	ldr	r3, [pc, #572]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005a5a:	881b      	ldrh	r3, [r3, #0]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	4b8d      	ldr	r3, [pc, #564]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005a62:	801a      	strh	r2, [r3, #0]
 8005a64:	4b8c      	ldr	r3, [pc, #560]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005a66:	881b      	ldrh	r3, [r3, #0]
 8005a68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a6c:	d324      	bcc.n	8005ab8 <DCHG_Warn_Error_Process+0x7c>
			{
				ERR_OVERDISCHARGECURRENT = 1;						// 0x200 26,1,errOverDischargeCurrent
 8005a6e:	4a8b      	ldr	r2, [pc, #556]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005a70:	78d3      	ldrb	r3, [r2, #3]
 8005a72:	f043 0304 	orr.w	r3, r3, #4
 8005a76:	70d3      	strb	r3, [r2, #3]
				usDCHG_OCPtmr = TMR10S_100HZ;
 8005a78:	4b87      	ldr	r3, [pc, #540]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005a7e:	801a      	strh	r2, [r3, #0]
 8005a80:	e01a      	b.n	8005ab8 <DCHG_Warn_Error_Process+0x7c>
			}
		}
		else
		{
			WRN_OVERDISCHARGECURRENT = 1;							// 0x200 18,1,warnOverDischargeCurrent
 8005a82:	4a86      	ldr	r2, [pc, #536]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005a84:	7893      	ldrb	r3, [r2, #2]
 8005a86:	f043 0304 	orr.w	r3, r3, #4
 8005a8a:	7093      	strb	r3, [r2, #2]
			ERR_OVERDISCHARGECURRENT = 0;							// 0x200 26,1,errOverDischargeCurrent
 8005a8c:	4a83      	ldr	r2, [pc, #524]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005a8e:	78d3      	ldrb	r3, [r2, #3]
 8005a90:	f36f 0382 	bfc	r3, #2, #1
 8005a94:	70d3      	strb	r3, [r2, #3]
			usDCHG_OCPtmr = 0;
 8005a96:	4b80      	ldr	r3, [pc, #512]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	801a      	strh	r2, [r3, #0]
 8005a9c:	e00c      	b.n	8005ab8 <DCHG_Warn_Error_Process+0x7c>
		}
	}
	else
	{
		WRN_OVERDISCHARGECURRENT = 0;								// 0x200 18,1,warnOverDischargeCurrent
 8005a9e:	4a7f      	ldr	r2, [pc, #508]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005aa0:	7893      	ldrb	r3, [r2, #2]
 8005aa2:	f36f 0382 	bfc	r3, #2, #1
 8005aa6:	7093      	strb	r3, [r2, #2]
		ERR_OVERDISCHARGECURRENT = 0;								// 0x200 26,1,errOverDischargeCurrent
 8005aa8:	4a7c      	ldr	r2, [pc, #496]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005aaa:	78d3      	ldrb	r3, [r2, #3]
 8005aac:	f36f 0382 	bfc	r3, #2, #1
 8005ab0:	70d3      	strb	r3, [r2, #3]
		usDCHG_OCPtmr = 0;
 8005ab2:	4b79      	ldr	r3, [pc, #484]	; (8005c98 <DCHG_Warn_Error_Process+0x25c>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	801a      	strh	r2, [r3, #0]
	}
	if (usDischargeCurrent  > 3000)
 8005ab8:	4b74      	ldr	r3, [pc, #464]	; (8005c8c <DCHG_Warn_Error_Process+0x250>)
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d904      	bls.n	8005ace <DCHG_Warn_Error_Process+0x92>
	{
		ERR_OVERDISCHARGECURRENT = 1;
 8005ac4:	4a75      	ldr	r2, [pc, #468]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005ac6:	78d3      	ldrb	r3, [r2, #3]
 8005ac8:	f043 0304 	orr.w	r3, r3, #4
 8005acc:	70d3      	strb	r3, [r2, #3]
	}
	//////////////////////////////////////////////////////////////////////////////
	// over discharge
	if (ulSum_Vol < UNDER_VOL_WARN * TOT_CELLS)
 8005ace:	4b74      	ldr	r3, [pc, #464]	; (8005ca0 <DCHG_Warn_Error_Process+0x264>)
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b73      	ldr	r3, [pc, #460]	; (8005ca4 <DCHG_Warn_Error_Process+0x268>)
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	fb02 f303 	mul.w	r3, r2, r3
 8005adc:	461a      	mov	r2, r3
 8005ade:	4b72      	ldr	r3, [pc, #456]	; (8005ca8 <DCHG_Warn_Error_Process+0x26c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d92f      	bls.n	8005b46 <DCHG_Warn_Error_Process+0x10a>
	{
		if (ulSum_Vol <= UNDER_VOL_ERR * TOT_CELLS)
 8005ae6:	4b71      	ldr	r3, [pc, #452]	; (8005cac <DCHG_Warn_Error_Process+0x270>)
 8005ae8:	881b      	ldrh	r3, [r3, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	4b6d      	ldr	r3, [pc, #436]	; (8005ca4 <DCHG_Warn_Error_Process+0x268>)
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	fb02 f303 	mul.w	r3, r2, r3
 8005af4:	461a      	mov	r2, r3
 8005af6:	4b6c      	ldr	r3, [pc, #432]	; (8005ca8 <DCHG_Warn_Error_Process+0x26c>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d315      	bcc.n	8005b2a <DCHG_Warn_Error_Process+0xee>
		{
			if(++usDCHG_UVPtmr >= TMR5MIN_100HZ)
 8005afe:	4b6c      	ldr	r3, [pc, #432]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	3301      	adds	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	4b6a      	ldr	r3, [pc, #424]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b08:	801a      	strh	r2, [r3, #0]
 8005b0a:	4b69      	ldr	r3, [pc, #420]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	f247 522f 	movw	r2, #29999	; 0x752f
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d924      	bls.n	8005b60 <DCHG_Warn_Error_Process+0x124>
			{
				ERR_OVERDISCHARGE = 1;									// 0x200 9,1,errOverDischarge
 8005b16:	4a61      	ldr	r2, [pc, #388]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b18:	7853      	ldrb	r3, [r2, #1]
 8005b1a:	f043 0302 	orr.w	r3, r3, #2
 8005b1e:	7053      	strb	r3, [r2, #1]
				usDCHG_UVPtmr = TMR5MIN_100HZ;
 8005b20:	4b63      	ldr	r3, [pc, #396]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b22:	f247 5230 	movw	r2, #30000	; 0x7530
 8005b26:	801a      	strh	r2, [r3, #0]
 8005b28:	e01a      	b.n	8005b60 <DCHG_Warn_Error_Process+0x124>
			}

		}
		else
		{
			WRN_OVERDISCHARGE = 1;									// 0x200 1,1,warnOverDischarge
 8005b2a:	4a5c      	ldr	r2, [pc, #368]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b2c:	7813      	ldrb	r3, [r2, #0]
 8005b2e:	f043 0302 	orr.w	r3, r3, #2
 8005b32:	7013      	strb	r3, [r2, #0]
			ERR_OVERDISCHARGE = 0;									// 0x200 9,1,errOverDischarge
 8005b34:	4a59      	ldr	r2, [pc, #356]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b36:	7853      	ldrb	r3, [r2, #1]
 8005b38:	f36f 0341 	bfc	r3, #1, #1
 8005b3c:	7053      	strb	r3, [r2, #1]
			usDCHG_UVPtmr = 0;
 8005b3e:	4b5c      	ldr	r3, [pc, #368]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	801a      	strh	r2, [r3, #0]
 8005b44:	e00c      	b.n	8005b60 <DCHG_Warn_Error_Process+0x124>
		}
	}
	else
	{
		WRN_OVERDISCHARGE = 0;										// 0x200 1,1,warnOverDischarge
 8005b46:	4a55      	ldr	r2, [pc, #340]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b48:	7813      	ldrb	r3, [r2, #0]
 8005b4a:	f36f 0341 	bfc	r3, #1, #1
 8005b4e:	7013      	strb	r3, [r2, #0]
		ERR_OVERDISCHARGE = 0;										// 0x200 9,1,errOverDischarge
 8005b50:	4a52      	ldr	r2, [pc, #328]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b52:	7853      	ldrb	r3, [r2, #1]
 8005b54:	f36f 0341 	bfc	r3, #1, #1
 8005b58:	7053      	strb	r3, [r2, #1]
		usDCHG_UVPtmr = 0;
 8005b5a:	4b55      	ldr	r3, [pc, #340]	; (8005cb0 <DCHG_Warn_Error_Process+0x274>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	801a      	strh	r2, [r3, #0]
		ERR_OVERCELLV = 0;												// 0x200 10,1,errOverCellVmax
	}
*/
	//////////////////////////////////////////////////////////////////////////////
	// cell low voltage
	if (CELL_V_LOW < UNDER_VOL_WARN)
 8005b60:	4b54      	ldr	r3, [pc, #336]	; (8005cb4 <DCHG_Warn_Error_Process+0x278>)
 8005b62:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005b66:	461a      	mov	r2, r3
 8005b68:	4b4d      	ldr	r3, [pc, #308]	; (8005ca0 <DCHG_Warn_Error_Process+0x264>)
 8005b6a:	881b      	ldrh	r3, [r3, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	da2b      	bge.n	8005bc8 <DCHG_Warn_Error_Process+0x18c>
	{
		if (CELL_V_LOW <= UNDER_VOL_ERR)
 8005b70:	4b50      	ldr	r3, [pc, #320]	; (8005cb4 <DCHG_Warn_Error_Process+0x278>)
 8005b72:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005b76:	461a      	mov	r2, r3
 8005b78:	4b4c      	ldr	r3, [pc, #304]	; (8005cac <DCHG_Warn_Error_Process+0x270>)
 8005b7a:	881b      	ldrh	r3, [r3, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	dc15      	bgt.n	8005bac <DCHG_Warn_Error_Process+0x170>
		{
			if(++usDCHG_CUVPtmr >= TMR5MIN_100HZ)
 8005b80:	4b4d      	ldr	r3, [pc, #308]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005b82:	881b      	ldrh	r3, [r3, #0]
 8005b84:	3301      	adds	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	4b4b      	ldr	r3, [pc, #300]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	4b4a      	ldr	r3, [pc, #296]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005b8e:	881b      	ldrh	r3, [r3, #0]
 8005b90:	f247 522f 	movw	r2, #29999	; 0x752f
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d924      	bls.n	8005be2 <DCHG_Warn_Error_Process+0x1a6>
			{
			ERR_UNDERCELLV = 1;											// 0x200 11,1,errUnderCellVmin
 8005b98:	4a40      	ldr	r2, [pc, #256]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005b9a:	7853      	ldrb	r3, [r2, #1]
 8005b9c:	f043 0308 	orr.w	r3, r3, #8
 8005ba0:	7053      	strb	r3, [r2, #1]
			usDCHG_CUVPtmr = TMR5MIN_100HZ;
 8005ba2:	4b45      	ldr	r3, [pc, #276]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005ba4:	f247 5230 	movw	r2, #30000	; 0x7530
 8005ba8:	801a      	strh	r2, [r3, #0]
 8005baa:	e01a      	b.n	8005be2 <DCHG_Warn_Error_Process+0x1a6>
			}
		}
		else
		{
			WRN_UNDERCELLV = 1;											// 0x200 3,1,warnUnderCellVmin
 8005bac:	4a3b      	ldr	r2, [pc, #236]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005bae:	7813      	ldrb	r3, [r2, #0]
 8005bb0:	f043 0308 	orr.w	r3, r3, #8
 8005bb4:	7013      	strb	r3, [r2, #0]
			ERR_UNDERCELLV = 0;											// 0x200 11,1,errUnderCellVmin
 8005bb6:	4a39      	ldr	r2, [pc, #228]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005bb8:	7853      	ldrb	r3, [r2, #1]
 8005bba:	f36f 03c3 	bfc	r3, #3, #1
 8005bbe:	7053      	strb	r3, [r2, #1]
			usDCHG_CUVPtmr = 0;
 8005bc0:	4b3d      	ldr	r3, [pc, #244]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	801a      	strh	r2, [r3, #0]
 8005bc6:	e00c      	b.n	8005be2 <DCHG_Warn_Error_Process+0x1a6>
		}
	}
	else
	{
		WRN_UNDERCELLV = 0;												// 0x200 3,1,warnUnderCellVmin
 8005bc8:	4a34      	ldr	r2, [pc, #208]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005bca:	7813      	ldrb	r3, [r2, #0]
 8005bcc:	f36f 03c3 	bfc	r3, #3, #1
 8005bd0:	7013      	strb	r3, [r2, #0]
		ERR_UNDERCELLV = 0;												// 0x200 11,1,errUnderCellVmin
 8005bd2:	4a32      	ldr	r2, [pc, #200]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005bd4:	7853      	ldrb	r3, [r2, #1]
 8005bd6:	f36f 03c3 	bfc	r3, #3, #1
 8005bda:	7053      	strb	r3, [r2, #1]
		usDCHG_CUVPtmr = 0;
 8005bdc:	4b36      	ldr	r3, [pc, #216]	; (8005cb8 <DCHG_Warn_Error_Process+0x27c>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	801a      	strh	r2, [r3, #0]
	}
//
//  charge mode () error release   -> 5 release   charge error release
//
	if (CELL_V_HIGH <= OVER_VOL_ERR)
 8005be2:	4b34      	ldr	r3, [pc, #208]	; (8005cb4 <DCHG_Warn_Error_Process+0x278>)
 8005be4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005be8:	461a      	mov	r2, r3
 8005bea:	4b34      	ldr	r3, [pc, #208]	; (8005cbc <DCHG_Warn_Error_Process+0x280>)
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	dc1a      	bgt.n	8005c28 <DCHG_Warn_Error_Process+0x1ec>
	{
		if(++usCHG_POVRtmr >= TMR5MIN_100HZ)
 8005bf2:	4b33      	ldr	r3, [pc, #204]	; (8005cc0 <DCHG_Warn_Error_Process+0x284>)
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	4b31      	ldr	r3, [pc, #196]	; (8005cc0 <DCHG_Warn_Error_Process+0x284>)
 8005bfc:	801a      	strh	r2, [r3, #0]
 8005bfe:	4b30      	ldr	r3, [pc, #192]	; (8005cc0 <DCHG_Warn_Error_Process+0x284>)
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	f247 522f 	movw	r2, #29999	; 0x752f
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d911      	bls.n	8005c2e <DCHG_Warn_Error_Process+0x1f2>
		{
			WRN_OVERCELLV = 0;												// 0x200 2,1,warnOverCellVmax
 8005c0a:	4a24      	ldr	r2, [pc, #144]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005c0c:	7813      	ldrb	r3, [r2, #0]
 8005c0e:	f36f 0382 	bfc	r3, #2, #1
 8005c12:	7013      	strb	r3, [r2, #0]
			ERR_OVERCELLV = 0;												// 0x200 10,1,errOverCellVmax
 8005c14:	4a21      	ldr	r2, [pc, #132]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005c16:	7853      	ldrb	r3, [r2, #1]
 8005c18:	f36f 0382 	bfc	r3, #2, #1
 8005c1c:	7053      	strb	r3, [r2, #1]
			usCHG_POVRtmr = TMR5MIN_100HZ;
 8005c1e:	4b28      	ldr	r3, [pc, #160]	; (8005cc0 <DCHG_Warn_Error_Process+0x284>)
 8005c20:	f247 5230 	movw	r2, #30000	; 0x7530
 8005c24:	801a      	strh	r2, [r3, #0]
 8005c26:	e002      	b.n	8005c2e <DCHG_Warn_Error_Process+0x1f2>
		}
	}
	else
		usCHG_POVRtmr = 0;
 8005c28:	4b25      	ldr	r3, [pc, #148]	; (8005cc0 <DCHG_Warn_Error_Process+0x284>)
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	801a      	strh	r2, [r3, #0]

	if (ulSum_Vol <= OVER_VOL_ERR * TOT_CELLS)
 8005c2e:	4b23      	ldr	r3, [pc, #140]	; (8005cbc <DCHG_Warn_Error_Process+0x280>)
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	461a      	mov	r2, r3
 8005c34:	4b1b      	ldr	r3, [pc, #108]	; (8005ca4 <DCHG_Warn_Error_Process+0x268>)
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	fb02 f303 	mul.w	r3, r2, r3
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	4b1a      	ldr	r3, [pc, #104]	; (8005ca8 <DCHG_Warn_Error_Process+0x26c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d31a      	bcc.n	8005c7c <DCHG_Warn_Error_Process+0x240>
	{
		if(++usCHG_OVRtmr >= TMR5MIN_100HZ)
 8005c46:	4b1f      	ldr	r3, [pc, #124]	; (8005cc4 <DCHG_Warn_Error_Process+0x288>)
 8005c48:	881b      	ldrh	r3, [r3, #0]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	4b1d      	ldr	r3, [pc, #116]	; (8005cc4 <DCHG_Warn_Error_Process+0x288>)
 8005c50:	801a      	strh	r2, [r3, #0]
 8005c52:	4b1c      	ldr	r3, [pc, #112]	; (8005cc4 <DCHG_Warn_Error_Process+0x288>)
 8005c54:	881b      	ldrh	r3, [r3, #0]
 8005c56:	f247 522f 	movw	r2, #29999	; 0x752f
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d911      	bls.n	8005c82 <DCHG_Warn_Error_Process+0x246>
		{
			WRN_OVERCHARGE = 0;											// 0x200 0,1,warnOverCharge
 8005c5e:	4a0f      	ldr	r2, [pc, #60]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005c60:	7813      	ldrb	r3, [r2, #0]
 8005c62:	f36f 0300 	bfc	r3, #0, #1
 8005c66:	7013      	strb	r3, [r2, #0]
			ERR_OVERCHARGE = 0;											// 0x200 8,1,errOverCharge
 8005c68:	4a0c      	ldr	r2, [pc, #48]	; (8005c9c <DCHG_Warn_Error_Process+0x260>)
 8005c6a:	7853      	ldrb	r3, [r2, #1]
 8005c6c:	f36f 0300 	bfc	r3, #0, #1
 8005c70:	7053      	strb	r3, [r2, #1]
			usCHG_OVRtmr = TMR5MIN_100HZ;
 8005c72:	4b14      	ldr	r3, [pc, #80]	; (8005cc4 <DCHG_Warn_Error_Process+0x288>)
 8005c74:	f247 5230 	movw	r2, #30000	; 0x7530
 8005c78:	801a      	strh	r2, [r3, #0]
		}
	}
	else
		usCHG_OVRtmr = 0;
}
 8005c7a:	e002      	b.n	8005c82 <DCHG_Warn_Error_Process+0x246>
		usCHG_OVRtmr = 0;
 8005c7c:	4b11      	ldr	r3, [pc, #68]	; (8005cc4 <DCHG_Warn_Error_Process+0x288>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	801a      	strh	r2, [r3, #0]
}
 8005c82:	bf00      	nop
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bc80      	pop	{r7}
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	20000796 	.word	0x20000796
 8005c90:	20000a18 	.word	0x20000a18
 8005c94:	20000a1a 	.word	0x20000a1a
 8005c98:	200004d6 	.word	0x200004d6
 8005c9c:	20000430 	.word	0x20000430
 8005ca0:	20000a00 	.word	0x20000a00
 8005ca4:	20000460 	.word	0x20000460
 8005ca8:	20000750 	.word	0x20000750
 8005cac:	20000a02 	.word	0x20000a02
 8005cb0:	200004d8 	.word	0x200004d8
 8005cb4:	20000450 	.word	0x20000450
 8005cb8:	200004d4 	.word	0x200004d4
 8005cbc:	200009fc 	.word	0x200009fc
 8005cc0:	200004da 	.word	0x200004da
 8005cc4:	200004dc 	.word	0x200004dc

08005cc8 <CHG_Warn_Error_Process>:

void CHG_Warn_Error_Process(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
	//////////////////////////////////////////////////////////////////////////////
	// over charging Voltage
	if (ulSum_Vol > OVER_VOL_WARN * TOT_CELLS)
 8005ccc:	4b44      	ldr	r3, [pc, #272]	; (8005de0 <CHG_Warn_Error_Process+0x118>)
 8005cce:	881b      	ldrh	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4b44      	ldr	r3, [pc, #272]	; (8005de4 <CHG_Warn_Error_Process+0x11c>)
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	fb02 f303 	mul.w	r3, r2, r3
 8005cda:	461a      	mov	r2, r3
 8005cdc:	4b42      	ldr	r3, [pc, #264]	; (8005de8 <CHG_Warn_Error_Process+0x120>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d21c      	bcs.n	8005d1e <CHG_Warn_Error_Process+0x56>
	{
		if (ulSum_Vol > OVER_VOL_ERR * TOT_CELLS)
 8005ce4:	4b41      	ldr	r3, [pc, #260]	; (8005dec <CHG_Warn_Error_Process+0x124>)
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	4b3e      	ldr	r3, [pc, #248]	; (8005de4 <CHG_Warn_Error_Process+0x11c>)
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	fb02 f303 	mul.w	r3, r2, r3
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	4b3c      	ldr	r3, [pc, #240]	; (8005de8 <CHG_Warn_Error_Process+0x120>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d205      	bcs.n	8005d08 <CHG_Warn_Error_Process+0x40>
		{
			ERR_OVERCHARGE = 1;										// 0x200 8,1,errOverCharge
 8005cfc:	4a3c      	ldr	r2, [pc, #240]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005cfe:	7853      	ldrb	r3, [r2, #1]
 8005d00:	f043 0301 	orr.w	r3, r3, #1
 8005d04:	7053      	strb	r3, [r2, #1]
 8005d06:	e014      	b.n	8005d32 <CHG_Warn_Error_Process+0x6a>
		}
		else
		{
			WRN_OVERCHARGE = 1;										// 0x200 0,1,warnOverCharge
 8005d08:	4a39      	ldr	r2, [pc, #228]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d0a:	7813      	ldrb	r3, [r2, #0]
 8005d0c:	f043 0301 	orr.w	r3, r3, #1
 8005d10:	7013      	strb	r3, [r2, #0]
			ERR_OVERCHARGE = 0;										// 0x200 8,1,errOverCharge
 8005d12:	4a37      	ldr	r2, [pc, #220]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d14:	7853      	ldrb	r3, [r2, #1]
 8005d16:	f36f 0300 	bfc	r3, #0, #1
 8005d1a:	7053      	strb	r3, [r2, #1]
 8005d1c:	e009      	b.n	8005d32 <CHG_Warn_Error_Process+0x6a>
		}
	}
	else
	{
		WRN_OVERCHARGE = 0;											// 0x200 0,1,warnOverCharge
 8005d1e:	4a34      	ldr	r2, [pc, #208]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d20:	7813      	ldrb	r3, [r2, #0]
 8005d22:	f36f 0300 	bfc	r3, #0, #1
 8005d26:	7013      	strb	r3, [r2, #0]
		ERR_OVERCHARGE = 0;											// 0x200 8,1,errOverCharge
 8005d28:	4a31      	ldr	r2, [pc, #196]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d2a:	7853      	ldrb	r3, [r2, #1]
 8005d2c:	f36f 0300 	bfc	r3, #0, #1
 8005d30:	7053      	strb	r3, [r2, #1]
	}

	//////////////////////////////////////////////////////////////////////////////
	// over charge current
	if (usChargeCurrent  > CHG_OVER_CURR_WARN)
 8005d32:	4b30      	ldr	r3, [pc, #192]	; (8005df4 <CHG_Warn_Error_Process+0x12c>)
 8005d34:	881a      	ldrh	r2, [r3, #0]
 8005d36:	4b30      	ldr	r3, [pc, #192]	; (8005df8 <CHG_Warn_Error_Process+0x130>)
 8005d38:	881b      	ldrh	r3, [r3, #0]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d916      	bls.n	8005d6c <CHG_Warn_Error_Process+0xa4>
	{
		if (usChargeCurrent  > CHG_OVER_CURR_ERR)
 8005d3e:	4b2d      	ldr	r3, [pc, #180]	; (8005df4 <CHG_Warn_Error_Process+0x12c>)
 8005d40:	881a      	ldrh	r2, [r3, #0]
 8005d42:	4b2e      	ldr	r3, [pc, #184]	; (8005dfc <CHG_Warn_Error_Process+0x134>)
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d905      	bls.n	8005d56 <CHG_Warn_Error_Process+0x8e>
		{
			ERR_OVERCHARGECURRENT = 1;								// 0x200 25,1,errOverChargeCurrent
 8005d4a:	4a29      	ldr	r2, [pc, #164]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d4c:	78d3      	ldrb	r3, [r2, #3]
 8005d4e:	f043 0302 	orr.w	r3, r3, #2
 8005d52:	70d3      	strb	r3, [r2, #3]
 8005d54:	e014      	b.n	8005d80 <CHG_Warn_Error_Process+0xb8>
		}
		else
		{
			WRN_OVERCHARGECURRENT = 1;								// 0x200 17,1,warnOverChargeCurrent
 8005d56:	4a26      	ldr	r2, [pc, #152]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d58:	7893      	ldrb	r3, [r2, #2]
 8005d5a:	f043 0302 	orr.w	r3, r3, #2
 8005d5e:	7093      	strb	r3, [r2, #2]
			ERR_OVERCHARGECURRENT = 0;								// 0x200 25,1,errOverChargeCurrent
 8005d60:	4a23      	ldr	r2, [pc, #140]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d62:	78d3      	ldrb	r3, [r2, #3]
 8005d64:	f36f 0341 	bfc	r3, #1, #1
 8005d68:	70d3      	strb	r3, [r2, #3]
 8005d6a:	e009      	b.n	8005d80 <CHG_Warn_Error_Process+0xb8>
		}
	}
	else
	{
		WRN_OVERCHARGECURRENT = 0;									// 0x200 17,1,warnOverChargeCurrent
 8005d6c:	4a20      	ldr	r2, [pc, #128]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d6e:	7893      	ldrb	r3, [r2, #2]
 8005d70:	f36f 0341 	bfc	r3, #1, #1
 8005d74:	7093      	strb	r3, [r2, #2]
		ERR_OVERCHARGECURRENT = 0;									// 0x200 25,1,errOverChargeCurrent
 8005d76:	4a1e      	ldr	r2, [pc, #120]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005d78:	78d3      	ldrb	r3, [r2, #3]
 8005d7a:	f36f 0341 	bfc	r3, #1, #1
 8005d7e:	70d3      	strb	r3, [r2, #3]
		ERR_OVERDISCHARGE = 0;										// 0x200 9,1,errOverDischarge
	}
*/
	//////////////////////////////////////////////////////////////////////////////
	// cell high voltage
	if (CELL_V_HIGH > OVER_VOL_WARN)
 8005d80:	4b1f      	ldr	r3, [pc, #124]	; (8005e00 <CHG_Warn_Error_Process+0x138>)
 8005d82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d86:	461a      	mov	r2, r3
 8005d88:	4b15      	ldr	r3, [pc, #84]	; (8005de0 <CHG_Warn_Error_Process+0x118>)
 8005d8a:	881b      	ldrh	r3, [r3, #0]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	dd18      	ble.n	8005dc2 <CHG_Warn_Error_Process+0xfa>
	{
		if (CELL_V_HIGH > OVER_VOL_ERR)
 8005d90:	4b1b      	ldr	r3, [pc, #108]	; (8005e00 <CHG_Warn_Error_Process+0x138>)
 8005d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d96:	461a      	mov	r2, r3
 8005d98:	4b14      	ldr	r3, [pc, #80]	; (8005dec <CHG_Warn_Error_Process+0x124>)
 8005d9a:	881b      	ldrh	r3, [r3, #0]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	dd05      	ble.n	8005dac <CHG_Warn_Error_Process+0xe4>
		{
			ERR_OVERCELLV = 1;											// 0x200 10,1,errOverCellVmax
 8005da0:	4a13      	ldr	r2, [pc, #76]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005da2:	7853      	ldrb	r3, [r2, #1]
 8005da4:	f043 0304 	orr.w	r3, r3, #4
 8005da8:	7053      	strb	r3, [r2, #1]
	{
		WRN_UNDERCELLV = 0;												// 0x200 3,1,warnUnderCellVmin
		ERR_UNDERCELLV = 0;												// 0x200 11,1,errUnderCellVmin
	}
*/
}
 8005daa:	e014      	b.n	8005dd6 <CHG_Warn_Error_Process+0x10e>
			WRN_OVERCELLV = 1;											// 0x200 2,1,warnOverCellVmax
 8005dac:	4a10      	ldr	r2, [pc, #64]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005dae:	7813      	ldrb	r3, [r2, #0]
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	7013      	strb	r3, [r2, #0]
			ERR_OVERCELLV = 0;											// 0x200 10,1,errOverCellVmax
 8005db6:	4a0e      	ldr	r2, [pc, #56]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005db8:	7853      	ldrb	r3, [r2, #1]
 8005dba:	f36f 0382 	bfc	r3, #2, #1
 8005dbe:	7053      	strb	r3, [r2, #1]
}
 8005dc0:	e009      	b.n	8005dd6 <CHG_Warn_Error_Process+0x10e>
		WRN_OVERCELLV = 0;												// 0x200 2,1,warnOverCellVmax
 8005dc2:	4a0b      	ldr	r2, [pc, #44]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005dc4:	7813      	ldrb	r3, [r2, #0]
 8005dc6:	f36f 0382 	bfc	r3, #2, #1
 8005dca:	7013      	strb	r3, [r2, #0]
		ERR_OVERCELLV = 0;												// 0x200 10,1,errOverCellVmax
 8005dcc:	4a08      	ldr	r2, [pc, #32]	; (8005df0 <CHG_Warn_Error_Process+0x128>)
 8005dce:	7853      	ldrb	r3, [r2, #1]
 8005dd0:	f36f 0382 	bfc	r3, #2, #1
 8005dd4:	7053      	strb	r3, [r2, #1]
}
 8005dd6:	bf00      	nop
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	200009fe 	.word	0x200009fe
 8005de4:	20000460 	.word	0x20000460
 8005de8:	20000750 	.word	0x20000750
 8005dec:	200009fc 	.word	0x200009fc
 8005df0:	20000430 	.word	0x20000430
 8005df4:	20000794 	.word	0x20000794
 8005df8:	20000a14 	.word	0x20000a14
 8005dfc:	20000a16 	.word	0x20000a16
 8005e00:	20000450 	.word	0x20000450

08005e04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e04:	480c      	ldr	r0, [pc, #48]	; (8005e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e06:	490d      	ldr	r1, [pc, #52]	; (8005e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e08:	4a0d      	ldr	r2, [pc, #52]	; (8005e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e0c:	e002      	b.n	8005e14 <LoopCopyDataInit>

08005e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e12:	3304      	adds	r3, #4

08005e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e18:	d3f9      	bcc.n	8005e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e1a:	4a0a      	ldr	r2, [pc, #40]	; (8005e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e1c:	4c0a      	ldr	r4, [pc, #40]	; (8005e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e20:	e001      	b.n	8005e26 <LoopFillZerobss>

08005e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e24:	3204      	adds	r2, #4

08005e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e28:	d3fb      	bcc.n	8005e22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e2a:	f7ff fc61 	bl	80056f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e2e:	f004 fcff 	bl	800a830 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005e32:	f7fd fa07 	bl	8003244 <main>
  bx lr
 8005e36:	4770      	bx	lr
  ldr r0, =_sdata
 8005e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e3c:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8005e40:	0800b590 	.word	0x0800b590
  ldr r2, =_sbss
 8005e44:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8005e48:	200010cc 	.word	0x200010cc

08005e4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005e4c:	e7fe      	b.n	8005e4c <ADC1_2_IRQHandler>

08005e4e <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e56:	f3ef 8310 	mrs	r3, PRIMASK
 8005e5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 8005e66:	b672      	cpsid	i
}
 8005e68:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005e6a:	f3bf 8f4f 	dsb	sy
}
 8005e6e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005e70:	f3bf 8f6f 	isb	sy
}
 8005e74:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d104      	bne.n	8005e86 <stm32_lock_acquire+0x38>
  __ASM volatile ("cpsid i" : : : "memory");
 8005e7c:	b672      	cpsid	i
}
 8005e7e:	bf00      	nop
 8005e80:	f7fd fce8 	bl	8003854 <Error_Handler>
 8005e84:	e7fe      	b.n	8005e84 <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	785b      	ldrb	r3, [r3, #1]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d103      	bne.n	8005e96 <stm32_lock_acquire+0x48>
  {
    lock->flag = flag;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	7bfa      	ldrb	r2, [r7, #15]
 8005e92:	701a      	strb	r2, [r3, #0]
 8005e94:	e008      	b.n	8005ea8 <stm32_lock_acquire+0x5a>
  }
  else if (lock->counter == UINT8_MAX)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	785b      	ldrb	r3, [r3, #1]
 8005e9a:	2bff      	cmp	r3, #255	; 0xff
 8005e9c:	d104      	bne.n	8005ea8 <stm32_lock_acquire+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005e9e:	b672      	cpsid	i
}
 8005ea0:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8005ea2:	f7fd fcd7 	bl	8003854 <Error_Handler>
 8005ea6:	e7fe      	b.n	8005ea6 <stm32_lock_acquire+0x58>
  }
  lock->counter++;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	785b      	ldrb	r3, [r3, #1]
 8005eac:	3301      	adds	r3, #1
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	705a      	strb	r2, [r3, #1]
}
 8005eb4:	bf00      	nop
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d104      	bne.n	8005ed4 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8005eca:	b672      	cpsid	i
}
 8005ecc:	bf00      	nop
 8005ece:	f7fd fcc1 	bl	8003854 <Error_Handler>
 8005ed2:	e7fe      	b.n	8005ed2 <stm32_lock_release+0x16>
  if (lock->counter == 0)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	785b      	ldrb	r3, [r3, #1]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d104      	bne.n	8005ee6 <stm32_lock_release+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005edc:	b672      	cpsid	i
}
 8005ede:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8005ee0:	f7fd fcb8 	bl	8003854 <Error_Handler>
 8005ee4:	e7fe      	b.n	8005ee4 <stm32_lock_release+0x28>
  }
  lock->counter--;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	785b      	ldrb	r3, [r3, #1]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	785b      	ldrb	r3, [r3, #1]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d105      	bne.n	8005f06 <stm32_lock_release+0x4a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <stm32_lock_release+0x4a>
  __ASM volatile ("cpsie i" : : : "memory");
 8005f02:	b662      	cpsie	i
}
 8005f04:	bf00      	nop
  {
    __enable_irq();
  }
}
 8005f06:	bf00      	nop
 8005f08:	3708      	adds	r7, #8
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d104      	bne.n	8005f26 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8005f1c:	b672      	cpsid	i
}
 8005f1e:	bf00      	nop
 8005f20:	f7fd fc98 	bl	8003854 <Error_Handler>
 8005f24:	e7fe      	b.n	8005f24 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7ff ff90 	bl	8005e4e <stm32_lock_acquire>
}
 8005f2e:	bf00      	nop
 8005f30:	3708      	adds	r7, #8
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b082      	sub	sp, #8
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d104      	bne.n	8005f4e <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8005f44:	b672      	cpsid	i
}
 8005f46:	bf00      	nop
 8005f48:	f7fd fc84 	bl	8003854 <Error_Handler>
 8005f4c:	e7fe      	b.n	8005f4c <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff ffb3 	bl	8005ebc <stm32_lock_release>
}
 8005f56:	bf00      	nop
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
	...

08005f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f64:	4b08      	ldr	r3, [pc, #32]	; (8005f88 <HAL_Init+0x28>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a07      	ldr	r2, [pc, #28]	; (8005f88 <HAL_Init+0x28>)
 8005f6a:	f043 0310 	orr.w	r3, r3, #16
 8005f6e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f70:	2003      	movs	r0, #3
 8005f72:	f001 fc99 	bl	80078a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f76:	2000      	movs	r0, #0
 8005f78:	f000 f808 	bl	8005f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f7c:	f7fd fe0c 	bl	8003b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40022000 	.word	0x40022000

08005f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f94:	4b12      	ldr	r3, [pc, #72]	; (8005fe0 <HAL_InitTick+0x54>)
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	4b12      	ldr	r3, [pc, #72]	; (8005fe4 <HAL_InitTick+0x58>)
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005faa:	4618      	mov	r0, r3
 8005fac:	f001 fcb1 	bl	8007912 <HAL_SYSTICK_Config>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e00e      	b.n	8005fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b0f      	cmp	r3, #15
 8005fbe:	d80a      	bhi.n	8005fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc8:	f001 fc79 	bl	80078be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005fcc:	4a06      	ldr	r2, [pc, #24]	; (8005fe8 <HAL_InitTick+0x5c>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e000      	b.n	8005fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	20000200 	.word	0x20000200
 8005fe4:	20000208 	.word	0x20000208
 8005fe8:	20000204 	.word	0x20000204

08005fec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ff0:	4b05      	ldr	r3, [pc, #20]	; (8006008 <HAL_IncTick+0x1c>)
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	4b05      	ldr	r3, [pc, #20]	; (800600c <HAL_IncTick+0x20>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	4a03      	ldr	r2, [pc, #12]	; (800600c <HAL_IncTick+0x20>)
 8005ffe:	6013      	str	r3, [r2, #0]
}
 8006000:	bf00      	nop
 8006002:	46bd      	mov	sp, r7
 8006004:	bc80      	pop	{r7}
 8006006:	4770      	bx	lr
 8006008:	20000208 	.word	0x20000208
 800600c:	200010bc 	.word	0x200010bc

08006010 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006010:	b480      	push	{r7}
 8006012:	af00      	add	r7, sp, #0
  return uwTick;
 8006014:	4b02      	ldr	r3, [pc, #8]	; (8006020 <HAL_GetTick+0x10>)
 8006016:	681b      	ldr	r3, [r3, #0]
}
 8006018:	4618      	mov	r0, r3
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr
 8006020:	200010bc 	.word	0x200010bc

08006024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800602c:	f7ff fff0 	bl	8006010 <HAL_GetTick>
 8006030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800603c:	d005      	beq.n	800604a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800603e:	4b0a      	ldr	r3, [pc, #40]	; (8006068 <HAL_Delay+0x44>)
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	461a      	mov	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	4413      	add	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800604a:	bf00      	nop
 800604c:	f7ff ffe0 	bl	8006010 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	429a      	cmp	r2, r3
 800605a:	d8f7      	bhi.n	800604c <HAL_Delay+0x28>
  {
  }
}
 800605c:	bf00      	nop
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	20000208 	.word	0x20000208

0800606c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006074:	2300      	movs	r3, #0
 8006076:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006080:	2300      	movs	r3, #0
 8006082:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e0ce      	b.n	800622c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006098:	2b00      	cmp	r3, #0
 800609a:	d109      	bne.n	80060b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7fd fda6 	bl	8003bfc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 fc03 	bl	80068bc <ADC_ConversionStop_Disable>
 80060b6:	4603      	mov	r3, r0
 80060b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060be:	f003 0310 	and.w	r3, r3, #16
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f040 80a9 	bne.w	800621a <HAL_ADC_Init+0x1ae>
 80060c8:	7dfb      	ldrb	r3, [r7, #23]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	f040 80a5 	bne.w	800621a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80060d8:	f023 0302 	bic.w	r3, r3, #2
 80060dc:	f043 0202 	orr.w	r2, r3, #2
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4951      	ldr	r1, [pc, #324]	; (8006234 <HAL_ADC_Init+0x1c8>)
 80060ee:	428b      	cmp	r3, r1
 80060f0:	d10a      	bne.n	8006108 <HAL_ADC_Init+0x9c>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80060fa:	d002      	beq.n	8006102 <HAL_ADC_Init+0x96>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	e004      	b.n	800610c <HAL_ADC_Init+0xa0>
 8006102:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006106:	e001      	b.n	800610c <HAL_ADC_Init+0xa0>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800610c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	7b1b      	ldrb	r3, [r3, #12]
 8006112:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006114:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006116:	68ba      	ldr	r2, [r7, #8]
 8006118:	4313      	orrs	r3, r2
 800611a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006124:	d003      	beq.n	800612e <HAL_ADC_Init+0xc2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d102      	bne.n	8006134 <HAL_ADC_Init+0xc8>
 800612e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006132:	e000      	b.n	8006136 <HAL_ADC_Init+0xca>
 8006134:	2300      	movs	r3, #0
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	4313      	orrs	r3, r2
 800613a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	7d1b      	ldrb	r3, [r3, #20]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d119      	bne.n	8006178 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	7b1b      	ldrb	r3, [r3, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d109      	bne.n	8006160 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	3b01      	subs	r3, #1
 8006152:	035a      	lsls	r2, r3, #13
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	4313      	orrs	r3, r2
 8006158:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800615c:	613b      	str	r3, [r7, #16]
 800615e:	e00b      	b.n	8006178 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006164:	f043 0220 	orr.w	r2, r3, #32
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006170:	f043 0201 	orr.w	r2, r3, #1
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	430a      	orrs	r2, r1
 800618a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689a      	ldr	r2, [r3, #8]
 8006192:	4b29      	ldr	r3, [pc, #164]	; (8006238 <HAL_ADC_Init+0x1cc>)
 8006194:	4013      	ands	r3, r2
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6812      	ldr	r2, [r2, #0]
 800619a:	68b9      	ldr	r1, [r7, #8]
 800619c:	430b      	orrs	r3, r1
 800619e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a8:	d003      	beq.n	80061b2 <HAL_ADC_Init+0x146>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d104      	bne.n	80061bc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	051b      	lsls	r3, r3, #20
 80061ba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	4b19      	ldr	r3, [pc, #100]	; (800623c <HAL_ADC_Init+0x1d0>)
 80061d8:	4013      	ands	r3, r2
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d10b      	bne.n	80061f8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ea:	f023 0303 	bic.w	r3, r3, #3
 80061ee:	f043 0201 	orr.w	r2, r3, #1
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80061f6:	e018      	b.n	800622a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061fc:	f023 0312 	bic.w	r3, r3, #18
 8006200:	f043 0210 	orr.w	r2, r3, #16
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620c:	f043 0201 	orr.w	r2, r3, #1
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006218:	e007      	b.n	800622a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621e:	f043 0210 	orr.w	r2, r3, #16
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800622a:	7dfb      	ldrb	r3, [r7, #23]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3718      	adds	r7, #24
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40013c00 	.word	0x40013c00
 8006238:	ffe1f7fd 	.word	0xffe1f7fd
 800623c:	ff1f0efe 	.word	0xff1f0efe

08006240 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006248:	2300      	movs	r3, #0
 800624a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006252:	2b01      	cmp	r3, #1
 8006254:	d101      	bne.n	800625a <HAL_ADC_Start+0x1a>
 8006256:	2302      	movs	r3, #2
 8006258:	e098      	b.n	800638c <HAL_ADC_Start+0x14c>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 fad0 	bl	8006808 <ADC_Enable>
 8006268:	4603      	mov	r3, r0
 800626a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f040 8087 	bne.w	8006382 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800627c:	f023 0301 	bic.w	r3, r3, #1
 8006280:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a41      	ldr	r2, [pc, #260]	; (8006394 <HAL_ADC_Start+0x154>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d105      	bne.n	800629e <HAL_ADC_Start+0x5e>
 8006292:	4b41      	ldr	r3, [pc, #260]	; (8006398 <HAL_ADC_Start+0x158>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d115      	bne.n	80062ca <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d026      	beq.n	8006306 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80062c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80062c8:	e01d      	b.n	8006306 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a2f      	ldr	r2, [pc, #188]	; (8006398 <HAL_ADC_Start+0x158>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d004      	beq.n	80062ea <HAL_ADC_Start+0xaa>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a2b      	ldr	r2, [pc, #172]	; (8006394 <HAL_ADC_Start+0x154>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d10d      	bne.n	8006306 <HAL_ADC_Start+0xc6>
 80062ea:	4b2b      	ldr	r3, [pc, #172]	; (8006398 <HAL_ADC_Start+0x158>)
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d007      	beq.n	8006306 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80062fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d006      	beq.n	8006320 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006316:	f023 0206 	bic.w	r2, r3, #6
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	62da      	str	r2, [r3, #44]	; 0x2c
 800631e:	e002      	b.n	8006326 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f06f 0202 	mvn.w	r2, #2
 8006336:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8006342:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8006346:	d113      	bne.n	8006370 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800634c:	4a11      	ldr	r2, [pc, #68]	; (8006394 <HAL_ADC_Start+0x154>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d105      	bne.n	800635e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006352:	4b11      	ldr	r3, [pc, #68]	; (8006398 <HAL_ADC_Start+0x158>)
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800635a:	2b00      	cmp	r3, #0
 800635c:	d108      	bne.n	8006370 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	689a      	ldr	r2, [r3, #8]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800636c:	609a      	str	r2, [r3, #8]
 800636e:	e00c      	b.n	800638a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689a      	ldr	r2, [r3, #8]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800637e:	609a      	str	r2, [r3, #8]
 8006380:	e003      	b.n	800638a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800638a:	7bfb      	ldrb	r3, [r7, #15]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3710      	adds	r7, #16
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	40012800 	.word	0x40012800
 8006398:	40012400 	.word	0x40012400

0800639c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063a4:	2300      	movs	r3, #0
 80063a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d101      	bne.n	80063b6 <HAL_ADC_Stop+0x1a>
 80063b2:	2302      	movs	r3, #2
 80063b4:	e01a      	b.n	80063ec <HAL_ADC_Stop+0x50>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 fa7c 	bl	80068bc <ADC_ConversionStop_Disable>
 80063c4:	4603      	mov	r3, r0
 80063c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d109      	bne.n	80063e2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80063d6:	f023 0301 	bic.w	r3, r3, #1
 80063da:	f043 0201 	orr.w	r2, r3, #1
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80063f4:	b590      	push	{r4, r7, lr}
 80063f6:	b087      	sub	sp, #28
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800640a:	f7ff fe01 	bl	8006010 <HAL_GetTick>
 800640e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00b      	beq.n	8006436 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006422:	f043 0220 	orr.w	r2, r3, #32
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e0d3      	b.n	80065de <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006440:	2b00      	cmp	r3, #0
 8006442:	d131      	bne.n	80064a8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800644e:	2b00      	cmp	r3, #0
 8006450:	d12a      	bne.n	80064a8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006452:	e021      	b.n	8006498 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645a:	d01d      	beq.n	8006498 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d007      	beq.n	8006472 <HAL_ADC_PollForConversion+0x7e>
 8006462:	f7ff fdd5 	bl	8006010 <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	683a      	ldr	r2, [r7, #0]
 800646e:	429a      	cmp	r2, r3
 8006470:	d212      	bcs.n	8006498 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10b      	bne.n	8006498 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006484:	f043 0204 	orr.w	r2, r3, #4
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e0a2      	b.n	80065de <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0d6      	beq.n	8006454 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80064a6:	e070      	b.n	800658a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80064a8:	4b4f      	ldr	r3, [pc, #316]	; (80065e8 <HAL_ADC_PollForConversion+0x1f4>)
 80064aa:	681c      	ldr	r4, [r3, #0]
 80064ac:	2002      	movs	r0, #2
 80064ae:	f002 fb8b 	bl	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq>
 80064b2:	4603      	mov	r3, r0
 80064b4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6919      	ldr	r1, [r3, #16]
 80064be:	4b4b      	ldr	r3, [pc, #300]	; (80065ec <HAL_ADC_PollForConversion+0x1f8>)
 80064c0:	400b      	ands	r3, r1
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d118      	bne.n	80064f8 <HAL_ADC_PollForConversion+0x104>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68d9      	ldr	r1, [r3, #12]
 80064cc:	4b48      	ldr	r3, [pc, #288]	; (80065f0 <HAL_ADC_PollForConversion+0x1fc>)
 80064ce:	400b      	ands	r3, r1
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d111      	bne.n	80064f8 <HAL_ADC_PollForConversion+0x104>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	6919      	ldr	r1, [r3, #16]
 80064da:	4b46      	ldr	r3, [pc, #280]	; (80065f4 <HAL_ADC_PollForConversion+0x200>)
 80064dc:	400b      	ands	r3, r1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d108      	bne.n	80064f4 <HAL_ADC_PollForConversion+0x100>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68d9      	ldr	r1, [r3, #12]
 80064e8:	4b43      	ldr	r3, [pc, #268]	; (80065f8 <HAL_ADC_PollForConversion+0x204>)
 80064ea:	400b      	ands	r3, r1
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_ADC_PollForConversion+0x100>
 80064f0:	2314      	movs	r3, #20
 80064f2:	e020      	b.n	8006536 <HAL_ADC_PollForConversion+0x142>
 80064f4:	2329      	movs	r3, #41	; 0x29
 80064f6:	e01e      	b.n	8006536 <HAL_ADC_PollForConversion+0x142>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6919      	ldr	r1, [r3, #16]
 80064fe:	4b3d      	ldr	r3, [pc, #244]	; (80065f4 <HAL_ADC_PollForConversion+0x200>)
 8006500:	400b      	ands	r3, r1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d106      	bne.n	8006514 <HAL_ADC_PollForConversion+0x120>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68d9      	ldr	r1, [r3, #12]
 800650c:	4b3a      	ldr	r3, [pc, #232]	; (80065f8 <HAL_ADC_PollForConversion+0x204>)
 800650e:	400b      	ands	r3, r1
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00d      	beq.n	8006530 <HAL_ADC_PollForConversion+0x13c>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6919      	ldr	r1, [r3, #16]
 800651a:	4b38      	ldr	r3, [pc, #224]	; (80065fc <HAL_ADC_PollForConversion+0x208>)
 800651c:	400b      	ands	r3, r1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d108      	bne.n	8006534 <HAL_ADC_PollForConversion+0x140>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68d9      	ldr	r1, [r3, #12]
 8006528:	4b34      	ldr	r3, [pc, #208]	; (80065fc <HAL_ADC_PollForConversion+0x208>)
 800652a:	400b      	ands	r3, r1
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <HAL_ADC_PollForConversion+0x140>
 8006530:	2354      	movs	r3, #84	; 0x54
 8006532:	e000      	b.n	8006536 <HAL_ADC_PollForConversion+0x142>
 8006534:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8006536:	fb02 f303 	mul.w	r3, r2, r3
 800653a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800653c:	e021      	b.n	8006582 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006544:	d01a      	beq.n	800657c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d007      	beq.n	800655c <HAL_ADC_PollForConversion+0x168>
 800654c:	f7ff fd60 	bl	8006010 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	683a      	ldr	r2, [r7, #0]
 8006558:	429a      	cmp	r2, r3
 800655a:	d20f      	bcs.n	800657c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	429a      	cmp	r2, r3
 8006562:	d90b      	bls.n	800657c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006568:	f043 0204 	orr.w	r2, r3, #4
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e030      	b.n	80065de <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	429a      	cmp	r2, r3
 8006588:	d8d9      	bhi.n	800653e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f06f 0212 	mvn.w	r2, #18
 8006592:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006598:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80065aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80065ae:	d115      	bne.n	80065dc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d111      	bne.n	80065dc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d105      	bne.n	80065dc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d4:	f043 0201 	orr.w	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	371c      	adds	r7, #28
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd90      	pop	{r4, r7, pc}
 80065e6:	bf00      	nop
 80065e8:	20000200 	.word	0x20000200
 80065ec:	24924924 	.word	0x24924924
 80065f0:	00924924 	.word	0x00924924
 80065f4:	12492492 	.word	0x12492492
 80065f8:	00492492 	.word	0x00492492
 80065fc:	00249249 	.word	0x00249249

08006600 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800660e:	4618      	mov	r0, r3
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	bc80      	pop	{r7}
 8006616:	4770      	bx	lr

08006618 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006618:	b480      	push	{r7}
 800661a:	b085      	sub	sp, #20
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006622:	2300      	movs	r3, #0
 8006624:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006626:	2300      	movs	r3, #0
 8006628:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006630:	2b01      	cmp	r3, #1
 8006632:	d101      	bne.n	8006638 <HAL_ADC_ConfigChannel+0x20>
 8006634:	2302      	movs	r3, #2
 8006636:	e0dc      	b.n	80067f2 <HAL_ADC_ConfigChannel+0x1da>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2b06      	cmp	r3, #6
 8006646:	d81c      	bhi.n	8006682 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	685a      	ldr	r2, [r3, #4]
 8006652:	4613      	mov	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	3b05      	subs	r3, #5
 800665a:	221f      	movs	r2, #31
 800665c:	fa02 f303 	lsl.w	r3, r2, r3
 8006660:	43db      	mvns	r3, r3
 8006662:	4019      	ands	r1, r3
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	6818      	ldr	r0, [r3, #0]
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	4613      	mov	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	3b05      	subs	r3, #5
 8006674:	fa00 f203 	lsl.w	r2, r0, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	635a      	str	r2, [r3, #52]	; 0x34
 8006680:	e03c      	b.n	80066fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	2b0c      	cmp	r3, #12
 8006688:	d81c      	bhi.n	80066c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	4613      	mov	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4413      	add	r3, r2
 800669a:	3b23      	subs	r3, #35	; 0x23
 800669c:	221f      	movs	r2, #31
 800669e:	fa02 f303 	lsl.w	r3, r2, r3
 80066a2:	43db      	mvns	r3, r3
 80066a4:	4019      	ands	r1, r3
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	3b23      	subs	r3, #35	; 0x23
 80066b6:	fa00 f203 	lsl.w	r2, r0, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	631a      	str	r2, [r3, #48]	; 0x30
 80066c2:	e01b      	b.n	80066fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	4613      	mov	r3, r2
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4413      	add	r3, r2
 80066d4:	3b41      	subs	r3, #65	; 0x41
 80066d6:	221f      	movs	r2, #31
 80066d8:	fa02 f303 	lsl.w	r3, r2, r3
 80066dc:	43db      	mvns	r3, r3
 80066de:	4019      	ands	r1, r3
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	6818      	ldr	r0, [r3, #0]
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	4613      	mov	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	3b41      	subs	r3, #65	; 0x41
 80066f0:	fa00 f203 	lsl.w	r2, r0, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	430a      	orrs	r2, r1
 80066fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b09      	cmp	r3, #9
 8006702:	d91c      	bls.n	800673e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68d9      	ldr	r1, [r3, #12]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4613      	mov	r3, r2
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	4413      	add	r3, r2
 8006714:	3b1e      	subs	r3, #30
 8006716:	2207      	movs	r2, #7
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	43db      	mvns	r3, r3
 800671e:	4019      	ands	r1, r3
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	6898      	ldr	r0, [r3, #8]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	4613      	mov	r3, r2
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	4413      	add	r3, r2
 800672e:	3b1e      	subs	r3, #30
 8006730:	fa00 f203 	lsl.w	r2, r0, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	e019      	b.n	8006772 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	6919      	ldr	r1, [r3, #16]
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	4613      	mov	r3, r2
 800674a:	005b      	lsls	r3, r3, #1
 800674c:	4413      	add	r3, r2
 800674e:	2207      	movs	r2, #7
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43db      	mvns	r3, r3
 8006756:	4019      	ands	r1, r3
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	6898      	ldr	r0, [r3, #8]
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	4613      	mov	r3, r2
 8006762:	005b      	lsls	r3, r3, #1
 8006764:	4413      	add	r3, r2
 8006766:	fa00 f203 	lsl.w	r2, r0, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2b10      	cmp	r3, #16
 8006778:	d003      	beq.n	8006782 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800677e:	2b11      	cmp	r3, #17
 8006780:	d132      	bne.n	80067e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a1d      	ldr	r2, [pc, #116]	; (80067fc <HAL_ADC_ConfigChannel+0x1e4>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d125      	bne.n	80067d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d126      	bne.n	80067e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80067a8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	2b10      	cmp	r3, #16
 80067b0:	d11a      	bne.n	80067e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80067b2:	4b13      	ldr	r3, [pc, #76]	; (8006800 <HAL_ADC_ConfigChannel+0x1e8>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a13      	ldr	r2, [pc, #76]	; (8006804 <HAL_ADC_ConfigChannel+0x1ec>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	0c9a      	lsrs	r2, r3, #18
 80067be:	4613      	mov	r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	4413      	add	r3, r2
 80067c4:	005b      	lsls	r3, r3, #1
 80067c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80067c8:	e002      	b.n	80067d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1f9      	bne.n	80067ca <HAL_ADC_ConfigChannel+0x1b2>
 80067d6:	e007      	b.n	80067e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067dc:	f043 0220 	orr.w	r2, r3, #32
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bc80      	pop	{r7}
 80067fa:	4770      	bx	lr
 80067fc:	40012400 	.word	0x40012400
 8006800:	20000200 	.word	0x20000200
 8006804:	431bde83 	.word	0x431bde83

08006808 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006810:	2300      	movs	r3, #0
 8006812:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006814:	2300      	movs	r3, #0
 8006816:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b01      	cmp	r3, #1
 8006824:	d040      	beq.n	80068a8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689a      	ldr	r2, [r3, #8]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0201 	orr.w	r2, r2, #1
 8006834:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006836:	4b1f      	ldr	r3, [pc, #124]	; (80068b4 <ADC_Enable+0xac>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a1f      	ldr	r2, [pc, #124]	; (80068b8 <ADC_Enable+0xb0>)
 800683c:	fba2 2303 	umull	r2, r3, r2, r3
 8006840:	0c9b      	lsrs	r3, r3, #18
 8006842:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006844:	e002      	b.n	800684c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	3b01      	subs	r3, #1
 800684a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f9      	bne.n	8006846 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006852:	f7ff fbdd 	bl	8006010 <HAL_GetTick>
 8006856:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006858:	e01f      	b.n	800689a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800685a:	f7ff fbd9 	bl	8006010 <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	2b02      	cmp	r3, #2
 8006866:	d918      	bls.n	800689a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b01      	cmp	r3, #1
 8006874:	d011      	beq.n	800689a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	f043 0210 	orr.w	r2, r3, #16
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006886:	f043 0201 	orr.w	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e007      	b.n	80068aa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d1d8      	bne.n	800685a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000200 	.word	0x20000200
 80068b8:	431bde83 	.word	0x431bde83

080068bc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068c4:	2300      	movs	r3, #0
 80068c6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d12e      	bne.n	8006934 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689a      	ldr	r2, [r3, #8]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 0201 	bic.w	r2, r2, #1
 80068e4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80068e6:	f7ff fb93 	bl	8006010 <HAL_GetTick>
 80068ea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80068ec:	e01b      	b.n	8006926 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80068ee:	f7ff fb8f 	bl	8006010 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d914      	bls.n	8006926 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b01      	cmp	r3, #1
 8006908:	d10d      	bne.n	8006926 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690e:	f043 0210 	orr.w	r2, r3, #16
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800691a:	f043 0201 	orr.w	r2, r3, #1
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e007      	b.n	8006936 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b01      	cmp	r3, #1
 8006932:	d0dc      	beq.n	80068ee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
	...

08006940 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006940:	b590      	push	{r4, r7, lr}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800694c:	2300      	movs	r3, #0
 800694e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006956:	2b01      	cmp	r3, #1
 8006958:	d101      	bne.n	800695e <HAL_ADCEx_Calibration_Start+0x1e>
 800695a:	2302      	movs	r3, #2
 800695c:	e095      	b.n	8006a8a <HAL_ADCEx_Calibration_Start+0x14a>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2201      	movs	r2, #1
 8006962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f7ff ffa8 	bl	80068bc <ADC_ConversionStop_Disable>
 800696c:	4603      	mov	r3, r0
 800696e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006970:	7dfb      	ldrb	r3, [r7, #23]
 8006972:	2b00      	cmp	r3, #0
 8006974:	f040 8084 	bne.w	8006a80 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006980:	f023 0302 	bic.w	r3, r3, #2
 8006984:	f043 0202 	orr.w	r2, r3, #2
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800698c:	4b41      	ldr	r3, [pc, #260]	; (8006a94 <HAL_ADCEx_Calibration_Start+0x154>)
 800698e:	681c      	ldr	r4, [r3, #0]
 8006990:	2002      	movs	r0, #2
 8006992:	f002 f919 	bl	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006996:	4603      	mov	r3, r0
 8006998:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800699c:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800699e:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80069a0:	e002      	b.n	80069a8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1f9      	bne.n	80069a2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff ff2a 	bl	8006808 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	689a      	ldr	r2, [r3, #8]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f042 0208 	orr.w	r2, r2, #8
 80069c2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80069c4:	f7ff fb24 	bl	8006010 <HAL_GetTick>
 80069c8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80069ca:	e01b      	b.n	8006a04 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80069cc:	f7ff fb20 	bl	8006010 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b0a      	cmp	r3, #10
 80069d8:	d914      	bls.n	8006a04 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00d      	beq.n	8006a04 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ec:	f023 0312 	bic.w	r3, r3, #18
 80069f0:	f043 0210 	orr.w	r2, r3, #16
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e042      	b.n	8006a8a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f003 0308 	and.w	r3, r3, #8
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d1dc      	bne.n	80069cc <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689a      	ldr	r2, [r3, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0204 	orr.w	r2, r2, #4
 8006a20:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006a22:	f7ff faf5 	bl	8006010 <HAL_GetTick>
 8006a26:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006a28:	e01b      	b.n	8006a62 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006a2a:	f7ff faf1 	bl	8006010 <HAL_GetTick>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	2b0a      	cmp	r3, #10
 8006a36:	d914      	bls.n	8006a62 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f003 0304 	and.w	r3, r3, #4
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d00d      	beq.n	8006a62 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a4a:	f023 0312 	bic.w	r3, r3, #18
 8006a4e:	f043 0210 	orr.w	r2, r3, #16
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e013      	b.n	8006a8a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1dc      	bne.n	8006a2a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a74:	f023 0303 	bic.w	r3, r3, #3
 8006a78:	f043 0201 	orr.w	r2, r3, #1
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	371c      	adds	r7, #28
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd90      	pop	{r4, r7, pc}
 8006a92:	bf00      	nop
 8006a94:	20000200 	.word	0x20000200

08006a98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d101      	bne.n	8006aaa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e0ed      	b.n	8006c86 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d102      	bne.n	8006abc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7fd f908 	bl	8003ccc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 0201 	orr.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006acc:	f7ff faa0 	bl	8006010 <HAL_GetTick>
 8006ad0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006ad2:	e012      	b.n	8006afa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006ad4:	f7ff fa9c 	bl	8006010 <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	2b0a      	cmp	r3, #10
 8006ae0:	d90b      	bls.n	8006afa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2205      	movs	r2, #5
 8006af2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e0c5      	b.n	8006c86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d0e5      	beq.n	8006ad4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0202 	bic.w	r2, r2, #2
 8006b16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b18:	f7ff fa7a 	bl	8006010 <HAL_GetTick>
 8006b1c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006b1e:	e012      	b.n	8006b46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006b20:	f7ff fa76 	bl	8006010 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	2b0a      	cmp	r3, #10
 8006b2c:	d90b      	bls.n	8006b46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2205      	movs	r2, #5
 8006b3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e09f      	b.n	8006c86 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f003 0302 	and.w	r3, r3, #2
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e5      	bne.n	8006b20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	7e1b      	ldrb	r3, [r3, #24]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d108      	bne.n	8006b6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	e007      	b.n	8006b7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	7e5b      	ldrb	r3, [r3, #25]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d108      	bne.n	8006b98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b94:	601a      	str	r2, [r3, #0]
 8006b96:	e007      	b.n	8006ba8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ba6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	7e9b      	ldrb	r3, [r3, #26]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d108      	bne.n	8006bc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0220 	orr.w	r2, r2, #32
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	e007      	b.n	8006bd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f022 0220 	bic.w	r2, r2, #32
 8006bd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	7edb      	ldrb	r3, [r3, #27]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d108      	bne.n	8006bec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f022 0210 	bic.w	r2, r2, #16
 8006be8:	601a      	str	r2, [r3, #0]
 8006bea:	e007      	b.n	8006bfc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f042 0210 	orr.w	r2, r2, #16
 8006bfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	7f1b      	ldrb	r3, [r3, #28]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d108      	bne.n	8006c16 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f042 0208 	orr.w	r2, r2, #8
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	e007      	b.n	8006c26 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f022 0208 	bic.w	r2, r2, #8
 8006c24:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	7f5b      	ldrb	r3, [r3, #29]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d108      	bne.n	8006c40 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f042 0204 	orr.w	r2, r2, #4
 8006c3c:	601a      	str	r2, [r3, #0]
 8006c3e:	e007      	b.n	8006c50 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0204 	bic.w	r2, r2, #4
 8006c4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689a      	ldr	r2, [r3, #8]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	431a      	orrs	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	ea42 0103 	orr.w	r1, r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	1e5a      	subs	r2, r3, #1
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	430a      	orrs	r2, r1
 8006c74:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b087      	sub	sp, #28
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ca4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006ca6:	7cfb      	ldrb	r3, [r7, #19]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d003      	beq.n	8006cb4 <HAL_CAN_ConfigFilter+0x26>
 8006cac:	7cfb      	ldrb	r3, [r7, #19]
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	f040 80aa 	bne.w	8006e08 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006cba:	f043 0201 	orr.w	r2, r3, #1
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	f003 031f 	and.w	r3, r3, #31
 8006ccc:	2201      	movs	r2, #1
 8006cce:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	43db      	mvns	r3, r3
 8006cde:	401a      	ands	r2, r3
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	69db      	ldr	r3, [r3, #28]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d123      	bne.n	8006d36 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	43db      	mvns	r3, r3
 8006cf8:	401a      	ands	r2, r3
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	68db      	ldr	r3, [r3, #12]
 8006d04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006d0c:	683a      	ldr	r2, [r7, #0]
 8006d0e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006d10:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	3248      	adds	r2, #72	; 0x48
 8006d16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006d2a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006d2c:	6979      	ldr	r1, [r7, #20]
 8006d2e:	3348      	adds	r3, #72	; 0x48
 8006d30:	00db      	lsls	r3, r3, #3
 8006d32:	440b      	add	r3, r1
 8006d34:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d122      	bne.n	8006d84 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	431a      	orrs	r2, r3
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006d5e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	3248      	adds	r2, #72	; 0x48
 8006d64:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006d78:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006d7a:	6979      	ldr	r1, [r7, #20]
 8006d7c:	3348      	adds	r3, #72	; 0x48
 8006d7e:	00db      	lsls	r3, r3, #3
 8006d80:	440b      	add	r3, r1
 8006d82:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d109      	bne.n	8006da0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	43db      	mvns	r3, r3
 8006d96:	401a      	ands	r2, r3
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006d9e:	e007      	b.n	8006db0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	431a      	orrs	r2, r3
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d109      	bne.n	8006dcc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	43db      	mvns	r3, r3
 8006dc2:	401a      	ands	r2, r3
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006dca:	e007      	b.n	8006ddc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d107      	bne.n	8006df4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	431a      	orrs	r2, r3
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006dfa:	f023 0201 	bic.w	r2, r3, #1
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006e04:	2300      	movs	r3, #0
 8006e06:	e006      	b.n	8006e16 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
  }
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bc80      	pop	{r7}
 8006e1e:	4770      	bx	lr

08006e20 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d12e      	bne.n	8006e92 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2202      	movs	r2, #2
 8006e38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f022 0201 	bic.w	r2, r2, #1
 8006e4a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e4c:	f7ff f8e0 	bl	8006010 <HAL_GetTick>
 8006e50:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006e52:	e012      	b.n	8006e7a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006e54:	f7ff f8dc 	bl	8006010 <HAL_GetTick>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	1ad3      	subs	r3, r2, r3
 8006e5e:	2b0a      	cmp	r3, #10
 8006e60:	d90b      	bls.n	8006e7a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e66:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2205      	movs	r2, #5
 8006e72:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e012      	b.n	8006ea0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f003 0301 	and.w	r3, r3, #1
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1e5      	bne.n	8006e54 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e006      	b.n	8006ea0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e96:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
  }
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b089      	sub	sp, #36	; 0x24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
 8006eb4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ebc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006ec6:	7ffb      	ldrb	r3, [r7, #31]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d003      	beq.n	8006ed4 <HAL_CAN_AddTxMessage+0x2c>
 8006ecc:	7ffb      	ldrb	r3, [r7, #31]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	f040 80b8 	bne.w	8007044 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10a      	bne.n	8006ef4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d105      	bne.n	8006ef4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 80a0 	beq.w	8007034 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006ef4:	69bb      	ldr	r3, [r7, #24]
 8006ef6:	0e1b      	lsrs	r3, r3, #24
 8006ef8:	f003 0303 	and.w	r3, r3, #3
 8006efc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d907      	bls.n	8006f14 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f08:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e09e      	b.n	8007052 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006f14:	2201      	movs	r2, #1
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	409a      	lsls	r2, r3
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10d      	bne.n	8006f42 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006f30:	68f9      	ldr	r1, [r7, #12]
 8006f32:	6809      	ldr	r1, [r1, #0]
 8006f34:	431a      	orrs	r2, r3
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	3318      	adds	r3, #24
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	440b      	add	r3, r1
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	e00f      	b.n	8006f62 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006f4c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006f52:	68f9      	ldr	r1, [r7, #12]
 8006f54:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006f56:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	3318      	adds	r3, #24
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	440b      	add	r3, r1
 8006f60:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6819      	ldr	r1, [r3, #0]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	691a      	ldr	r2, [r3, #16]
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	3318      	adds	r3, #24
 8006f6e:	011b      	lsls	r3, r3, #4
 8006f70:	440b      	add	r3, r1
 8006f72:	3304      	adds	r3, #4
 8006f74:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	7d1b      	ldrb	r3, [r3, #20]
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d111      	bne.n	8006fa2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	3318      	adds	r3, #24
 8006f86:	011b      	lsls	r3, r3, #4
 8006f88:	4413      	add	r3, r2
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	6811      	ldr	r1, [r2, #0]
 8006f92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	3318      	adds	r3, #24
 8006f9a:	011b      	lsls	r3, r3, #4
 8006f9c:	440b      	add	r3, r1
 8006f9e:	3304      	adds	r3, #4
 8006fa0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	3307      	adds	r3, #7
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	061a      	lsls	r2, r3, #24
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	3306      	adds	r3, #6
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	041b      	lsls	r3, r3, #16
 8006fb2:	431a      	orrs	r2, r3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3305      	adds	r3, #5
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	021b      	lsls	r3, r3, #8
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	3204      	adds	r2, #4
 8006fc2:	7812      	ldrb	r2, [r2, #0]
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	6811      	ldr	r1, [r2, #0]
 8006fca:	ea43 0200 	orr.w	r2, r3, r0
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	011b      	lsls	r3, r3, #4
 8006fd2:	440b      	add	r3, r1
 8006fd4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8006fd8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	3303      	adds	r3, #3
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	061a      	lsls	r2, r3, #24
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	3302      	adds	r3, #2
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	041b      	lsls	r3, r3, #16
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	781b      	ldrb	r3, [r3, #0]
 8006ff2:	021b      	lsls	r3, r3, #8
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	7812      	ldrb	r2, [r2, #0]
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	6811      	ldr	r1, [r2, #0]
 8007000:	ea43 0200 	orr.w	r2, r3, r0
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	011b      	lsls	r3, r3, #4
 8007008:	440b      	add	r3, r1
 800700a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800700e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	3318      	adds	r3, #24
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	4413      	add	r3, r2
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	6811      	ldr	r1, [r2, #0]
 8007022:	f043 0201 	orr.w	r2, r3, #1
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	3318      	adds	r3, #24
 800702a:	011b      	lsls	r3, r3, #4
 800702c:	440b      	add	r3, r1
 800702e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	e00e      	b.n	8007052 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007038:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e006      	b.n	8007052 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
  }
}
 8007052:	4618      	mov	r0, r3
 8007054:	3724      	adds	r7, #36	; 0x24
 8007056:	46bd      	mov	sp, r7
 8007058:	bc80      	pop	{r7}
 800705a:	4770      	bx	lr

0800705c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800705c:	b480      	push	{r7}
 800705e:	b087      	sub	sp, #28
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	607a      	str	r2, [r7, #4]
 8007068:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007070:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007072:	7dfb      	ldrb	r3, [r7, #23]
 8007074:	2b01      	cmp	r3, #1
 8007076:	d003      	beq.n	8007080 <HAL_CAN_GetRxMessage+0x24>
 8007078:	7dfb      	ldrb	r3, [r7, #23]
 800707a:	2b02      	cmp	r3, #2
 800707c:	f040 80f3 	bne.w	8007266 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10e      	bne.n	80070a4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0303 	and.w	r3, r3, #3
 8007090:	2b00      	cmp	r3, #0
 8007092:	d116      	bne.n	80070c2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007098:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e0e7      	b.n	8007274 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f003 0303 	and.w	r3, r3, #3
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d107      	bne.n	80070c2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e0d8      	b.n	8007274 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	331b      	adds	r3, #27
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	4413      	add	r3, r2
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0204 	and.w	r2, r3, #4
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d10c      	bne.n	80070fa <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	331b      	adds	r3, #27
 80070e8:	011b      	lsls	r3, r3, #4
 80070ea:	4413      	add	r3, r2
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	0d5b      	lsrs	r3, r3, #21
 80070f0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	e00b      	b.n	8007112 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	331b      	adds	r3, #27
 8007102:	011b      	lsls	r3, r3, #4
 8007104:	4413      	add	r3, r2
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	08db      	lsrs	r3, r3, #3
 800710a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	331b      	adds	r3, #27
 800711a:	011b      	lsls	r3, r3, #4
 800711c:	4413      	add	r3, r2
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0202 	and.w	r2, r3, #2
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	331b      	adds	r3, #27
 8007130:	011b      	lsls	r3, r3, #4
 8007132:	4413      	add	r3, r2
 8007134:	3304      	adds	r3, #4
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 020f 	and.w	r2, r3, #15
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681a      	ldr	r2, [r3, #0]
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	331b      	adds	r3, #27
 8007148:	011b      	lsls	r3, r3, #4
 800714a:	4413      	add	r3, r2
 800714c:	3304      	adds	r3, #4
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	0a1b      	lsrs	r3, r3, #8
 8007152:	b2da      	uxtb	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	331b      	adds	r3, #27
 8007160:	011b      	lsls	r3, r3, #4
 8007162:	4413      	add	r3, r2
 8007164:	3304      	adds	r3, #4
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	0c1b      	lsrs	r3, r3, #16
 800716a:	b29a      	uxth	r2, r3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	011b      	lsls	r3, r3, #4
 8007178:	4413      	add	r3, r2
 800717a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	b2da      	uxtb	r2, r3
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	4413      	add	r3, r2
 8007190:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	0a1a      	lsrs	r2, r3, #8
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	3301      	adds	r3, #1
 800719c:	b2d2      	uxtb	r2, r2
 800719e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	011b      	lsls	r3, r3, #4
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	0c1a      	lsrs	r2, r3, #16
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	3302      	adds	r3, #2
 80071b6:	b2d2      	uxtb	r2, r2
 80071b8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	011b      	lsls	r3, r3, #4
 80071c2:	4413      	add	r3, r2
 80071c4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	0e1a      	lsrs	r2, r3, #24
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	3303      	adds	r3, #3
 80071d0:	b2d2      	uxtb	r2, r2
 80071d2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	011b      	lsls	r3, r3, #4
 80071dc:	4413      	add	r3, r2
 80071de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	3304      	adds	r3, #4
 80071e8:	b2d2      	uxtb	r2, r2
 80071ea:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	011b      	lsls	r3, r3, #4
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	0a1a      	lsrs	r2, r3, #8
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	3305      	adds	r3, #5
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	011b      	lsls	r3, r3, #4
 800720e:	4413      	add	r3, r2
 8007210:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	0c1a      	lsrs	r2, r3, #16
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	3306      	adds	r3, #6
 800721c:	b2d2      	uxtb	r2, r2
 800721e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	011b      	lsls	r3, r3, #4
 8007228:	4413      	add	r3, r2
 800722a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	0e1a      	lsrs	r2, r3, #24
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	3307      	adds	r3, #7
 8007236:	b2d2      	uxtb	r2, r2
 8007238:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d108      	bne.n	8007252 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68da      	ldr	r2, [r3, #12]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f042 0220 	orr.w	r2, r2, #32
 800724e:	60da      	str	r2, [r3, #12]
 8007250:	e007      	b.n	8007262 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	691a      	ldr	r2, [r3, #16]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f042 0220 	orr.w	r2, r2, #32
 8007260:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007262:	2300      	movs	r3, #0
 8007264:	e006      	b.n	8007274 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
  }
}
 8007274:	4618      	mov	r0, r3
 8007276:	371c      	adds	r7, #28
 8007278:	46bd      	mov	sp, r7
 800727a:	bc80      	pop	{r7}
 800727c:	4770      	bx	lr

0800727e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800727e:	b480      	push	{r7}
 8007280:	b085      	sub	sp, #20
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
 8007286:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800728e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007290:	7bfb      	ldrb	r3, [r7, #15]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d002      	beq.n	800729c <HAL_CAN_ActivateNotification+0x1e>
 8007296:	7bfb      	ldrb	r3, [r7, #15]
 8007298:	2b02      	cmp	r3, #2
 800729a:	d109      	bne.n	80072b0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6959      	ldr	r1, [r3, #20]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80072ac:	2300      	movs	r3, #0
 80072ae:	e006      	b.n	80072be <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
  }
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3714      	adds	r7, #20
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bc80      	pop	{r7}
 80072c6:	4770      	bx	lr

080072c8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b08a      	sub	sp, #40	; 0x28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80072d0:	2300      	movs	r3, #0
 80072d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d07c      	beq.n	8007408 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b00      	cmp	r3, #0
 8007316:	d023      	beq.n	8007360 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2201      	movs	r2, #1
 800731e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d003      	beq.n	8007332 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f983 	bl	8007636 <HAL_CAN_TxMailbox0CompleteCallback>
 8007330:	e016      	b.n	8007360 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b00      	cmp	r3, #0
 800733a:	d004      	beq.n	8007346 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007342:	627b      	str	r3, [r7, #36]	; 0x24
 8007344:	e00c      	b.n	8007360 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	f003 0308 	and.w	r3, r3, #8
 800734c:	2b00      	cmp	r3, #0
 800734e:	d004      	beq.n	800735a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007356:	627b      	str	r3, [r7, #36]	; 0x24
 8007358:	e002      	b.n	8007360 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f986 	bl	800766c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d024      	beq.n	80073b4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007372:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800737a:	2b00      	cmp	r3, #0
 800737c:	d003      	beq.n	8007386 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f962 	bl	8007648 <HAL_CAN_TxMailbox1CompleteCallback>
 8007384:	e016      	b.n	80073b4 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800738c:	2b00      	cmp	r3, #0
 800738e:	d004      	beq.n	800739a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007396:	627b      	str	r3, [r7, #36]	; 0x24
 8007398:	e00c      	b.n	80073b4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80073a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80073aa:	627b      	str	r3, [r7, #36]	; 0x24
 80073ac:	e002      	b.n	80073b4 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f965 	bl	800767e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d024      	beq.n	8007408 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80073c6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d003      	beq.n	80073da <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f941 	bl	800765a <HAL_CAN_TxMailbox2CompleteCallback>
 80073d8:	e016      	b.n	8007408 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d004      	beq.n	80073ee <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80073e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073ea:	627b      	str	r3, [r7, #36]	; 0x24
 80073ec:	e00c      	b.n	8007408 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d004      	beq.n	8007402 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073fe:	627b      	str	r3, [r7, #36]	; 0x24
 8007400:	e002      	b.n	8007408 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f944 	bl	8007690 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007408:	6a3b      	ldr	r3, [r7, #32]
 800740a:	f003 0308 	and.w	r3, r3, #8
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00c      	beq.n	800742c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f003 0310 	and.w	r3, r3, #16
 8007418:	2b00      	cmp	r3, #0
 800741a:	d007      	beq.n	800742c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800741e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007422:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2210      	movs	r2, #16
 800742a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800742c:	6a3b      	ldr	r3, [r7, #32]
 800742e:	f003 0304 	and.w	r3, r3, #4
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00b      	beq.n	800744e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	f003 0308 	and.w	r3, r3, #8
 800743c:	2b00      	cmp	r3, #0
 800743e:	d006      	beq.n	800744e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2208      	movs	r2, #8
 8007446:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f92a 	bl	80076a2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d009      	beq.n	800746c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	f003 0303 	and.w	r3, r3, #3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d002      	beq.n	800746c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fb fe14 	bl	8003094 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00c      	beq.n	8007490 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	f003 0310 	and.w	r3, r3, #16
 800747c:	2b00      	cmp	r3, #0
 800747e:	d007      	beq.n	8007490 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007482:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007486:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2210      	movs	r2, #16
 800748e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007490:	6a3b      	ldr	r3, [r7, #32]
 8007492:	f003 0320 	and.w	r3, r3, #32
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00b      	beq.n	80074b2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f003 0308 	and.w	r3, r3, #8
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d006      	beq.n	80074b2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2208      	movs	r2, #8
 80074aa:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f90a 	bl	80076c6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	f003 0310 	and.w	r3, r3, #16
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d009      	beq.n	80074d0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	f003 0303 	and.w	r3, r3, #3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f8f2 	bl	80076b4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80074d0:	6a3b      	ldr	r3, [r7, #32]
 80074d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00b      	beq.n	80074f2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	f003 0310 	and.w	r3, r3, #16
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d006      	beq.n	80074f2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2210      	movs	r2, #16
 80074ea:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f8f3 	bl	80076d8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00b      	beq.n	8007514 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80074fc:	69fb      	ldr	r3, [r7, #28]
 80074fe:	f003 0308 	and.w	r3, r3, #8
 8007502:	2b00      	cmp	r3, #0
 8007504:	d006      	beq.n	8007514 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	2208      	movs	r2, #8
 800750c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f8eb 	bl	80076ea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d07b      	beq.n	8007616 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	f003 0304 	and.w	r3, r3, #4
 8007524:	2b00      	cmp	r3, #0
 8007526:	d072      	beq.n	800760e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007528:	6a3b      	ldr	r3, [r7, #32]
 800752a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800752e:	2b00      	cmp	r3, #0
 8007530:	d008      	beq.n	8007544 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007538:	2b00      	cmp	r3, #0
 800753a:	d003      	beq.n	8007544 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	f043 0301 	orr.w	r3, r3, #1
 8007542:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800754a:	2b00      	cmp	r3, #0
 800754c:	d008      	beq.n	8007560 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755a:	f043 0302 	orr.w	r3, r3, #2
 800755e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007566:	2b00      	cmp	r3, #0
 8007568:	d008      	beq.n	800757c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007570:	2b00      	cmp	r3, #0
 8007572:	d003      	beq.n	800757c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	f043 0304 	orr.w	r3, r3, #4
 800757a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007582:	2b00      	cmp	r3, #0
 8007584:	d043      	beq.n	800760e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800758c:	2b00      	cmp	r3, #0
 800758e:	d03e      	beq.n	800760e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007596:	2b60      	cmp	r3, #96	; 0x60
 8007598:	d02b      	beq.n	80075f2 <HAL_CAN_IRQHandler+0x32a>
 800759a:	2b60      	cmp	r3, #96	; 0x60
 800759c:	d82e      	bhi.n	80075fc <HAL_CAN_IRQHandler+0x334>
 800759e:	2b50      	cmp	r3, #80	; 0x50
 80075a0:	d022      	beq.n	80075e8 <HAL_CAN_IRQHandler+0x320>
 80075a2:	2b50      	cmp	r3, #80	; 0x50
 80075a4:	d82a      	bhi.n	80075fc <HAL_CAN_IRQHandler+0x334>
 80075a6:	2b40      	cmp	r3, #64	; 0x40
 80075a8:	d019      	beq.n	80075de <HAL_CAN_IRQHandler+0x316>
 80075aa:	2b40      	cmp	r3, #64	; 0x40
 80075ac:	d826      	bhi.n	80075fc <HAL_CAN_IRQHandler+0x334>
 80075ae:	2b30      	cmp	r3, #48	; 0x30
 80075b0:	d010      	beq.n	80075d4 <HAL_CAN_IRQHandler+0x30c>
 80075b2:	2b30      	cmp	r3, #48	; 0x30
 80075b4:	d822      	bhi.n	80075fc <HAL_CAN_IRQHandler+0x334>
 80075b6:	2b10      	cmp	r3, #16
 80075b8:	d002      	beq.n	80075c0 <HAL_CAN_IRQHandler+0x2f8>
 80075ba:	2b20      	cmp	r3, #32
 80075bc:	d005      	beq.n	80075ca <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80075be:	e01d      	b.n	80075fc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80075c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c2:	f043 0308 	orr.w	r3, r3, #8
 80075c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075c8:	e019      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80075ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075cc:	f043 0310 	orr.w	r3, r3, #16
 80075d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075d2:	e014      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80075d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d6:	f043 0320 	orr.w	r3, r3, #32
 80075da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075dc:	e00f      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80075de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80075e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075e6:	e00a      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075f0:	e005      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80075f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80075fa:	e000      	b.n	80075fe <HAL_CAN_IRQHandler+0x336>
            break;
 80075fc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	699a      	ldr	r2, [r3, #24]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800760c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2204      	movs	r2, #4
 8007614:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007618:	2b00      	cmp	r3, #0
 800761a:	d008      	beq.n	800762e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	431a      	orrs	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f867 	bl	80076fc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800762e:	bf00      	nop
 8007630:	3728      	adds	r7, #40	; 0x28
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}

08007636 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007636:	b480      	push	{r7}
 8007638:	b083      	sub	sp, #12
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800763e:	bf00      	nop
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	bc80      	pop	{r7}
 8007646:	4770      	bx	lr

08007648 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	bc80      	pop	{r7}
 8007658:	4770      	bx	lr

0800765a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr

0800766c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	bc80      	pop	{r7}
 800767c:	4770      	bx	lr

0800767e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800767e:	b480      	push	{r7}
 8007680:	b083      	sub	sp, #12
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007686:	bf00      	nop
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	bc80      	pop	{r7}
 800768e:	4770      	bx	lr

08007690 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007690:	b480      	push	{r7}
 8007692:	b083      	sub	sp, #12
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	bc80      	pop	{r7}
 80076a0:	4770      	bx	lr

080076a2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80076a2:	b480      	push	{r7}
 80076a4:	b083      	sub	sp, #12
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80076aa:	bf00      	nop
 80076ac:	370c      	adds	r7, #12
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bc80      	pop	{r7}
 80076b2:	4770      	bx	lr

080076b4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80076bc:	bf00      	nop
 80076be:	370c      	adds	r7, #12
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bc80      	pop	{r7}
 80076c4:	4770      	bx	lr

080076c6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b083      	sub	sp, #12
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80076ce:	bf00      	nop
 80076d0:	370c      	adds	r7, #12
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bc80      	pop	{r7}
 80076d6:	4770      	bx	lr

080076d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bc80      	pop	{r7}
 80076e8:	4770      	bx	lr

080076ea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80076ea:	b480      	push	{r7}
 80076ec:	b083      	sub	sp, #12
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80076f2:	bf00      	nop
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr

080076fc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007704:	bf00      	nop
 8007706:	370c      	adds	r7, #12
 8007708:	46bd      	mov	sp, r7
 800770a:	bc80      	pop	{r7}
 800770c:	4770      	bx	lr
	...

08007710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f003 0307 	and.w	r3, r3, #7
 800771e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007720:	4b0c      	ldr	r3, [pc, #48]	; (8007754 <__NVIC_SetPriorityGrouping+0x44>)
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800772c:	4013      	ands	r3, r2
 800772e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007738:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800773c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007742:	4a04      	ldr	r2, [pc, #16]	; (8007754 <__NVIC_SetPriorityGrouping+0x44>)
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	60d3      	str	r3, [r2, #12]
}
 8007748:	bf00      	nop
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	e000ed00 	.word	0xe000ed00

08007758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800775c:	4b04      	ldr	r3, [pc, #16]	; (8007770 <__NVIC_GetPriorityGrouping+0x18>)
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	0a1b      	lsrs	r3, r3, #8
 8007762:	f003 0307 	and.w	r3, r3, #7
}
 8007766:	4618      	mov	r0, r3
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	e000ed00 	.word	0xe000ed00

08007774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	4603      	mov	r3, r0
 800777c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800777e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007782:	2b00      	cmp	r3, #0
 8007784:	db0b      	blt.n	800779e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007786:	79fb      	ldrb	r3, [r7, #7]
 8007788:	f003 021f 	and.w	r2, r3, #31
 800778c:	4906      	ldr	r1, [pc, #24]	; (80077a8 <__NVIC_EnableIRQ+0x34>)
 800778e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007792:	095b      	lsrs	r3, r3, #5
 8007794:	2001      	movs	r0, #1
 8007796:	fa00 f202 	lsl.w	r2, r0, r2
 800779a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800779e:	bf00      	nop
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bc80      	pop	{r7}
 80077a6:	4770      	bx	lr
 80077a8:	e000e100 	.word	0xe000e100

080077ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	4603      	mov	r3, r0
 80077b4:	6039      	str	r1, [r7, #0]
 80077b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	db0a      	blt.n	80077d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	b2da      	uxtb	r2, r3
 80077c4:	490c      	ldr	r1, [pc, #48]	; (80077f8 <__NVIC_SetPriority+0x4c>)
 80077c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077ca:	0112      	lsls	r2, r2, #4
 80077cc:	b2d2      	uxtb	r2, r2
 80077ce:	440b      	add	r3, r1
 80077d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80077d4:	e00a      	b.n	80077ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	b2da      	uxtb	r2, r3
 80077da:	4908      	ldr	r1, [pc, #32]	; (80077fc <__NVIC_SetPriority+0x50>)
 80077dc:	79fb      	ldrb	r3, [r7, #7]
 80077de:	f003 030f 	and.w	r3, r3, #15
 80077e2:	3b04      	subs	r3, #4
 80077e4:	0112      	lsls	r2, r2, #4
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	440b      	add	r3, r1
 80077ea:	761a      	strb	r2, [r3, #24]
}
 80077ec:	bf00      	nop
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bc80      	pop	{r7}
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	e000e100 	.word	0xe000e100
 80077fc:	e000ed00 	.word	0xe000ed00

08007800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007800:	b480      	push	{r7}
 8007802:	b089      	sub	sp, #36	; 0x24
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	f1c3 0307 	rsb	r3, r3, #7
 800781a:	2b04      	cmp	r3, #4
 800781c:	bf28      	it	cs
 800781e:	2304      	movcs	r3, #4
 8007820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	3304      	adds	r3, #4
 8007826:	2b06      	cmp	r3, #6
 8007828:	d902      	bls.n	8007830 <NVIC_EncodePriority+0x30>
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	3b03      	subs	r3, #3
 800782e:	e000      	b.n	8007832 <NVIC_EncodePriority+0x32>
 8007830:	2300      	movs	r3, #0
 8007832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007834:	f04f 32ff 	mov.w	r2, #4294967295
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	fa02 f303 	lsl.w	r3, r2, r3
 800783e:	43da      	mvns	r2, r3
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	401a      	ands	r2, r3
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007848:	f04f 31ff 	mov.w	r1, #4294967295
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	fa01 f303 	lsl.w	r3, r1, r3
 8007852:	43d9      	mvns	r1, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007858:	4313      	orrs	r3, r2
         );
}
 800785a:	4618      	mov	r0, r3
 800785c:	3724      	adds	r7, #36	; 0x24
 800785e:	46bd      	mov	sp, r7
 8007860:	bc80      	pop	{r7}
 8007862:	4770      	bx	lr

08007864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	3b01      	subs	r3, #1
 8007870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007874:	d301      	bcc.n	800787a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007876:	2301      	movs	r3, #1
 8007878:	e00f      	b.n	800789a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800787a:	4a0a      	ldr	r2, [pc, #40]	; (80078a4 <SysTick_Config+0x40>)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3b01      	subs	r3, #1
 8007880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007882:	210f      	movs	r1, #15
 8007884:	f04f 30ff 	mov.w	r0, #4294967295
 8007888:	f7ff ff90 	bl	80077ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800788c:	4b05      	ldr	r3, [pc, #20]	; (80078a4 <SysTick_Config+0x40>)
 800788e:	2200      	movs	r2, #0
 8007890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007892:	4b04      	ldr	r3, [pc, #16]	; (80078a4 <SysTick_Config+0x40>)
 8007894:	2207      	movs	r2, #7
 8007896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	e000e010 	.word	0xe000e010

080078a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f7ff ff2d 	bl	8007710 <__NVIC_SetPriorityGrouping>
}
 80078b6:	bf00      	nop
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}

080078be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80078be:	b580      	push	{r7, lr}
 80078c0:	b086      	sub	sp, #24
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	4603      	mov	r3, r0
 80078c6:	60b9      	str	r1, [r7, #8]
 80078c8:	607a      	str	r2, [r7, #4]
 80078ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80078cc:	2300      	movs	r3, #0
 80078ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80078d0:	f7ff ff42 	bl	8007758 <__NVIC_GetPriorityGrouping>
 80078d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	68b9      	ldr	r1, [r7, #8]
 80078da:	6978      	ldr	r0, [r7, #20]
 80078dc:	f7ff ff90 	bl	8007800 <NVIC_EncodePriority>
 80078e0:	4602      	mov	r2, r0
 80078e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078e6:	4611      	mov	r1, r2
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7ff ff5f 	bl	80077ac <__NVIC_SetPriority>
}
 80078ee:	bf00      	nop
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}

080078f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80078f6:	b580      	push	{r7, lr}
 80078f8:	b082      	sub	sp, #8
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	4603      	mov	r3, r0
 80078fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ff35 	bl	8007774 <__NVIC_EnableIRQ>
}
 800790a:	bf00      	nop
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b082      	sub	sp, #8
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7ff ffa2 	bl	8007864 <SysTick_Config>
 8007920:	4603      	mov	r3, r0
}
 8007922:	4618      	mov	r0, r3
 8007924:	3708      	adds	r7, #8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
	...

0800792c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800792c:	b480      	push	{r7}
 800792e:	b085      	sub	sp, #20
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007934:	2300      	movs	r3, #0
 8007936:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d101      	bne.n	8007942 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e059      	b.n	80079f6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	461a      	mov	r2, r3
 8007948:	4b2d      	ldr	r3, [pc, #180]	; (8007a00 <HAL_DMA_Init+0xd4>)
 800794a:	429a      	cmp	r2, r3
 800794c:	d80f      	bhi.n	800796e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	461a      	mov	r2, r3
 8007954:	4b2b      	ldr	r3, [pc, #172]	; (8007a04 <HAL_DMA_Init+0xd8>)
 8007956:	4413      	add	r3, r2
 8007958:	4a2b      	ldr	r2, [pc, #172]	; (8007a08 <HAL_DMA_Init+0xdc>)
 800795a:	fba2 2303 	umull	r2, r3, r2, r3
 800795e:	091b      	lsrs	r3, r3, #4
 8007960:	009a      	lsls	r2, r3, #2
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a28      	ldr	r2, [pc, #160]	; (8007a0c <HAL_DMA_Init+0xe0>)
 800796a:	63da      	str	r2, [r3, #60]	; 0x3c
 800796c:	e00e      	b.n	800798c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	461a      	mov	r2, r3
 8007974:	4b26      	ldr	r3, [pc, #152]	; (8007a10 <HAL_DMA_Init+0xe4>)
 8007976:	4413      	add	r3, r2
 8007978:	4a23      	ldr	r2, [pc, #140]	; (8007a08 <HAL_DMA_Init+0xdc>)
 800797a:	fba2 2303 	umull	r2, r3, r2, r3
 800797e:	091b      	lsrs	r3, r3, #4
 8007980:	009a      	lsls	r2, r3, #2
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a22      	ldr	r2, [pc, #136]	; (8007a14 <HAL_DMA_Init+0xe8>)
 800798a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2202      	movs	r2, #2
 8007990:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80079a2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80079a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80079b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	695b      	ldr	r3, [r3, #20]
 80079c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80079c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	69db      	ldr	r3, [r3, #28]
 80079ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2200      	movs	r2, #0
 80079e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bc80      	pop	{r7}
 80079fe:	4770      	bx	lr
 8007a00:	40020407 	.word	0x40020407
 8007a04:	bffdfff8 	.word	0xbffdfff8
 8007a08:	cccccccd 	.word	0xcccccccd
 8007a0c:	40020000 	.word	0x40020000
 8007a10:	bffdfbf8 	.word	0xbffdfbf8
 8007a14:	40020400 	.word	0x40020400

08007a18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a34:	2204      	movs	r2, #4
 8007a36:	409a      	lsls	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80f1 	beq.w	8007c24 <HAL_DMA_IRQHandler+0x20c>
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	f003 0304 	and.w	r3, r3, #4
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 80eb 	beq.w	8007c24 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0320 	and.w	r3, r3, #32
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d107      	bne.n	8007a6c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f022 0204 	bic.w	r2, r2, #4
 8007a6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	461a      	mov	r2, r3
 8007a72:	4b5f      	ldr	r3, [pc, #380]	; (8007bf0 <HAL_DMA_IRQHandler+0x1d8>)
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d958      	bls.n	8007b2a <HAL_DMA_IRQHandler+0x112>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a5d      	ldr	r2, [pc, #372]	; (8007bf4 <HAL_DMA_IRQHandler+0x1dc>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d04f      	beq.n	8007b22 <HAL_DMA_IRQHandler+0x10a>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a5c      	ldr	r2, [pc, #368]	; (8007bf8 <HAL_DMA_IRQHandler+0x1e0>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d048      	beq.n	8007b1e <HAL_DMA_IRQHandler+0x106>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a5a      	ldr	r2, [pc, #360]	; (8007bfc <HAL_DMA_IRQHandler+0x1e4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d040      	beq.n	8007b18 <HAL_DMA_IRQHandler+0x100>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a59      	ldr	r2, [pc, #356]	; (8007c00 <HAL_DMA_IRQHandler+0x1e8>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d038      	beq.n	8007b12 <HAL_DMA_IRQHandler+0xfa>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a57      	ldr	r2, [pc, #348]	; (8007c04 <HAL_DMA_IRQHandler+0x1ec>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d030      	beq.n	8007b0c <HAL_DMA_IRQHandler+0xf4>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a56      	ldr	r2, [pc, #344]	; (8007c08 <HAL_DMA_IRQHandler+0x1f0>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d028      	beq.n	8007b06 <HAL_DMA_IRQHandler+0xee>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a4d      	ldr	r2, [pc, #308]	; (8007bf0 <HAL_DMA_IRQHandler+0x1d8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d020      	beq.n	8007b00 <HAL_DMA_IRQHandler+0xe8>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a52      	ldr	r2, [pc, #328]	; (8007c0c <HAL_DMA_IRQHandler+0x1f4>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d019      	beq.n	8007afc <HAL_DMA_IRQHandler+0xe4>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a50      	ldr	r2, [pc, #320]	; (8007c10 <HAL_DMA_IRQHandler+0x1f8>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d012      	beq.n	8007af8 <HAL_DMA_IRQHandler+0xe0>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a4f      	ldr	r2, [pc, #316]	; (8007c14 <HAL_DMA_IRQHandler+0x1fc>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d00a      	beq.n	8007af2 <HAL_DMA_IRQHandler+0xda>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a4d      	ldr	r2, [pc, #308]	; (8007c18 <HAL_DMA_IRQHandler+0x200>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d102      	bne.n	8007aec <HAL_DMA_IRQHandler+0xd4>
 8007ae6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007aea:	e01b      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007aec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007af0:	e018      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af6:	e015      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007af8:	2340      	movs	r3, #64	; 0x40
 8007afa:	e013      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007afc:	2304      	movs	r3, #4
 8007afe:	e011      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007b04:	e00e      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007b0a:	e00b      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007b10:	e008      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007b16:	e005      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b1c:	e002      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b1e:	2340      	movs	r3, #64	; 0x40
 8007b20:	e000      	b.n	8007b24 <HAL_DMA_IRQHandler+0x10c>
 8007b22:	2304      	movs	r3, #4
 8007b24:	4a3d      	ldr	r2, [pc, #244]	; (8007c1c <HAL_DMA_IRQHandler+0x204>)
 8007b26:	6053      	str	r3, [r2, #4]
 8007b28:	e057      	b.n	8007bda <HAL_DMA_IRQHandler+0x1c2>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a31      	ldr	r2, [pc, #196]	; (8007bf4 <HAL_DMA_IRQHandler+0x1dc>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d04f      	beq.n	8007bd4 <HAL_DMA_IRQHandler+0x1bc>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a2f      	ldr	r2, [pc, #188]	; (8007bf8 <HAL_DMA_IRQHandler+0x1e0>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d048      	beq.n	8007bd0 <HAL_DMA_IRQHandler+0x1b8>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a2e      	ldr	r2, [pc, #184]	; (8007bfc <HAL_DMA_IRQHandler+0x1e4>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d040      	beq.n	8007bca <HAL_DMA_IRQHandler+0x1b2>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a2c      	ldr	r2, [pc, #176]	; (8007c00 <HAL_DMA_IRQHandler+0x1e8>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d038      	beq.n	8007bc4 <HAL_DMA_IRQHandler+0x1ac>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a2b      	ldr	r2, [pc, #172]	; (8007c04 <HAL_DMA_IRQHandler+0x1ec>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d030      	beq.n	8007bbe <HAL_DMA_IRQHandler+0x1a6>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a29      	ldr	r2, [pc, #164]	; (8007c08 <HAL_DMA_IRQHandler+0x1f0>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d028      	beq.n	8007bb8 <HAL_DMA_IRQHandler+0x1a0>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a21      	ldr	r2, [pc, #132]	; (8007bf0 <HAL_DMA_IRQHandler+0x1d8>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d020      	beq.n	8007bb2 <HAL_DMA_IRQHandler+0x19a>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a25      	ldr	r2, [pc, #148]	; (8007c0c <HAL_DMA_IRQHandler+0x1f4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d019      	beq.n	8007bae <HAL_DMA_IRQHandler+0x196>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a24      	ldr	r2, [pc, #144]	; (8007c10 <HAL_DMA_IRQHandler+0x1f8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d012      	beq.n	8007baa <HAL_DMA_IRQHandler+0x192>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a22      	ldr	r2, [pc, #136]	; (8007c14 <HAL_DMA_IRQHandler+0x1fc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00a      	beq.n	8007ba4 <HAL_DMA_IRQHandler+0x18c>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a21      	ldr	r2, [pc, #132]	; (8007c18 <HAL_DMA_IRQHandler+0x200>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d102      	bne.n	8007b9e <HAL_DMA_IRQHandler+0x186>
 8007b98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007b9c:	e01b      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007b9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007ba2:	e018      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ba8:	e015      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007baa:	2340      	movs	r3, #64	; 0x40
 8007bac:	e013      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bae:	2304      	movs	r3, #4
 8007bb0:	e011      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bb2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007bb6:	e00e      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bb8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007bbc:	e00b      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bbe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007bc2:	e008      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007bc8:	e005      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bce:	e002      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bd0:	2340      	movs	r3, #64	; 0x40
 8007bd2:	e000      	b.n	8007bd6 <HAL_DMA_IRQHandler+0x1be>
 8007bd4:	2304      	movs	r3, #4
 8007bd6:	4a12      	ldr	r2, [pc, #72]	; (8007c20 <HAL_DMA_IRQHandler+0x208>)
 8007bd8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f000 8136 	beq.w	8007e50 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8007bec:	e130      	b.n	8007e50 <HAL_DMA_IRQHandler+0x438>
 8007bee:	bf00      	nop
 8007bf0:	40020080 	.word	0x40020080
 8007bf4:	40020008 	.word	0x40020008
 8007bf8:	4002001c 	.word	0x4002001c
 8007bfc:	40020030 	.word	0x40020030
 8007c00:	40020044 	.word	0x40020044
 8007c04:	40020058 	.word	0x40020058
 8007c08:	4002006c 	.word	0x4002006c
 8007c0c:	40020408 	.word	0x40020408
 8007c10:	4002041c 	.word	0x4002041c
 8007c14:	40020430 	.word	0x40020430
 8007c18:	40020444 	.word	0x40020444
 8007c1c:	40020400 	.word	0x40020400
 8007c20:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c28:	2202      	movs	r2, #2
 8007c2a:	409a      	lsls	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	4013      	ands	r3, r2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f000 80dd 	beq.w	8007df0 <HAL_DMA_IRQHandler+0x3d8>
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	f003 0302 	and.w	r3, r3, #2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f000 80d7 	beq.w	8007df0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0320 	and.w	r3, r3, #32
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10b      	bne.n	8007c68 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 020a 	bic.w	r2, r2, #10
 8007c5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	4b7b      	ldr	r3, [pc, #492]	; (8007e5c <HAL_DMA_IRQHandler+0x444>)
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d958      	bls.n	8007d26 <HAL_DMA_IRQHandler+0x30e>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a79      	ldr	r2, [pc, #484]	; (8007e60 <HAL_DMA_IRQHandler+0x448>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d04f      	beq.n	8007d1e <HAL_DMA_IRQHandler+0x306>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a78      	ldr	r2, [pc, #480]	; (8007e64 <HAL_DMA_IRQHandler+0x44c>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d048      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x302>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a76      	ldr	r2, [pc, #472]	; (8007e68 <HAL_DMA_IRQHandler+0x450>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d040      	beq.n	8007d14 <HAL_DMA_IRQHandler+0x2fc>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a75      	ldr	r2, [pc, #468]	; (8007e6c <HAL_DMA_IRQHandler+0x454>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d038      	beq.n	8007d0e <HAL_DMA_IRQHandler+0x2f6>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a73      	ldr	r2, [pc, #460]	; (8007e70 <HAL_DMA_IRQHandler+0x458>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d030      	beq.n	8007d08 <HAL_DMA_IRQHandler+0x2f0>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a72      	ldr	r2, [pc, #456]	; (8007e74 <HAL_DMA_IRQHandler+0x45c>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d028      	beq.n	8007d02 <HAL_DMA_IRQHandler+0x2ea>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a69      	ldr	r2, [pc, #420]	; (8007e5c <HAL_DMA_IRQHandler+0x444>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d020      	beq.n	8007cfc <HAL_DMA_IRQHandler+0x2e4>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a6e      	ldr	r2, [pc, #440]	; (8007e78 <HAL_DMA_IRQHandler+0x460>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d019      	beq.n	8007cf8 <HAL_DMA_IRQHandler+0x2e0>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a6c      	ldr	r2, [pc, #432]	; (8007e7c <HAL_DMA_IRQHandler+0x464>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d012      	beq.n	8007cf4 <HAL_DMA_IRQHandler+0x2dc>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a6b      	ldr	r2, [pc, #428]	; (8007e80 <HAL_DMA_IRQHandler+0x468>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d00a      	beq.n	8007cee <HAL_DMA_IRQHandler+0x2d6>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a69      	ldr	r2, [pc, #420]	; (8007e84 <HAL_DMA_IRQHandler+0x46c>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d102      	bne.n	8007ce8 <HAL_DMA_IRQHandler+0x2d0>
 8007ce2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007ce6:	e01b      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007ce8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007cec:	e018      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007cee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cf2:	e015      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007cf4:	2320      	movs	r3, #32
 8007cf6:	e013      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	e011      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007cfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d00:	e00e      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d02:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d06:	e00b      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d0c:	e008      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007d12:	e005      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d18:	e002      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d1a:	2320      	movs	r3, #32
 8007d1c:	e000      	b.n	8007d20 <HAL_DMA_IRQHandler+0x308>
 8007d1e:	2302      	movs	r3, #2
 8007d20:	4a59      	ldr	r2, [pc, #356]	; (8007e88 <HAL_DMA_IRQHandler+0x470>)
 8007d22:	6053      	str	r3, [r2, #4]
 8007d24:	e057      	b.n	8007dd6 <HAL_DMA_IRQHandler+0x3be>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a4d      	ldr	r2, [pc, #308]	; (8007e60 <HAL_DMA_IRQHandler+0x448>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d04f      	beq.n	8007dd0 <HAL_DMA_IRQHandler+0x3b8>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a4b      	ldr	r2, [pc, #300]	; (8007e64 <HAL_DMA_IRQHandler+0x44c>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d048      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x3b4>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a4a      	ldr	r2, [pc, #296]	; (8007e68 <HAL_DMA_IRQHandler+0x450>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d040      	beq.n	8007dc6 <HAL_DMA_IRQHandler+0x3ae>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a48      	ldr	r2, [pc, #288]	; (8007e6c <HAL_DMA_IRQHandler+0x454>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d038      	beq.n	8007dc0 <HAL_DMA_IRQHandler+0x3a8>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a47      	ldr	r2, [pc, #284]	; (8007e70 <HAL_DMA_IRQHandler+0x458>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d030      	beq.n	8007dba <HAL_DMA_IRQHandler+0x3a2>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a45      	ldr	r2, [pc, #276]	; (8007e74 <HAL_DMA_IRQHandler+0x45c>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d028      	beq.n	8007db4 <HAL_DMA_IRQHandler+0x39c>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a3d      	ldr	r2, [pc, #244]	; (8007e5c <HAL_DMA_IRQHandler+0x444>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d020      	beq.n	8007dae <HAL_DMA_IRQHandler+0x396>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a41      	ldr	r2, [pc, #260]	; (8007e78 <HAL_DMA_IRQHandler+0x460>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d019      	beq.n	8007daa <HAL_DMA_IRQHandler+0x392>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a40      	ldr	r2, [pc, #256]	; (8007e7c <HAL_DMA_IRQHandler+0x464>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d012      	beq.n	8007da6 <HAL_DMA_IRQHandler+0x38e>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a3e      	ldr	r2, [pc, #248]	; (8007e80 <HAL_DMA_IRQHandler+0x468>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d00a      	beq.n	8007da0 <HAL_DMA_IRQHandler+0x388>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a3d      	ldr	r2, [pc, #244]	; (8007e84 <HAL_DMA_IRQHandler+0x46c>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d102      	bne.n	8007d9a <HAL_DMA_IRQHandler+0x382>
 8007d94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007d98:	e01b      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007d9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d9e:	e018      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007da0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007da4:	e015      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007da6:	2320      	movs	r3, #32
 8007da8:	e013      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007daa:	2302      	movs	r3, #2
 8007dac:	e011      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007db2:	e00e      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007db4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007db8:	e00b      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007dbe:	e008      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007dc4:	e005      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dca:	e002      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dcc:	2320      	movs	r3, #32
 8007dce:	e000      	b.n	8007dd2 <HAL_DMA_IRQHandler+0x3ba>
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	4a2e      	ldr	r2, [pc, #184]	; (8007e8c <HAL_DMA_IRQHandler+0x474>)
 8007dd4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d034      	beq.n	8007e50 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007dee:	e02f      	b.n	8007e50 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df4:	2208      	movs	r2, #8
 8007df6:	409a      	lsls	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d028      	beq.n	8007e52 <HAL_DMA_IRQHandler+0x43a>
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	f003 0308 	and.w	r3, r3, #8
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d023      	beq.n	8007e52 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f022 020e 	bic.w	r2, r2, #14
 8007e18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e22:	2101      	movs	r1, #1
 8007e24:	fa01 f202 	lsl.w	r2, r1, r2
 8007e28:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d004      	beq.n	8007e52 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	4798      	blx	r3
    }
  }
  return;
 8007e50:	bf00      	nop
 8007e52:	bf00      	nop
}
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	40020080 	.word	0x40020080
 8007e60:	40020008 	.word	0x40020008
 8007e64:	4002001c 	.word	0x4002001c
 8007e68:	40020030 	.word	0x40020030
 8007e6c:	40020044 	.word	0x40020044
 8007e70:	40020058 	.word	0x40020058
 8007e74:	4002006c 	.word	0x4002006c
 8007e78:	40020408 	.word	0x40020408
 8007e7c:	4002041c 	.word	0x4002041c
 8007e80:	40020430 	.word	0x40020430
 8007e84:	40020444 	.word	0x40020444
 8007e88:	40020400 	.word	0x40020400
 8007e8c:	40020000 	.word	0x40020000

08007e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b08b      	sub	sp, #44	; 0x2c
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ea2:	e179      	b.n	8008198 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	69fa      	ldr	r2, [r7, #28]
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	f040 8168 	bne.w	8008192 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	4a96      	ldr	r2, [pc, #600]	; (8008120 <HAL_GPIO_Init+0x290>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d05e      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
 8007ecc:	4a94      	ldr	r2, [pc, #592]	; (8008120 <HAL_GPIO_Init+0x290>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d875      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007ed2:	4a94      	ldr	r2, [pc, #592]	; (8008124 <HAL_GPIO_Init+0x294>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d058      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
 8007ed8:	4a92      	ldr	r2, [pc, #584]	; (8008124 <HAL_GPIO_Init+0x294>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d86f      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007ede:	4a92      	ldr	r2, [pc, #584]	; (8008128 <HAL_GPIO_Init+0x298>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d052      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
 8007ee4:	4a90      	ldr	r2, [pc, #576]	; (8008128 <HAL_GPIO_Init+0x298>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d869      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007eea:	4a90      	ldr	r2, [pc, #576]	; (800812c <HAL_GPIO_Init+0x29c>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d04c      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
 8007ef0:	4a8e      	ldr	r2, [pc, #568]	; (800812c <HAL_GPIO_Init+0x29c>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d863      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007ef6:	4a8e      	ldr	r2, [pc, #568]	; (8008130 <HAL_GPIO_Init+0x2a0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d046      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
 8007efc:	4a8c      	ldr	r2, [pc, #560]	; (8008130 <HAL_GPIO_Init+0x2a0>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d85d      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007f02:	2b12      	cmp	r3, #18
 8007f04:	d82a      	bhi.n	8007f5c <HAL_GPIO_Init+0xcc>
 8007f06:	2b12      	cmp	r3, #18
 8007f08:	d859      	bhi.n	8007fbe <HAL_GPIO_Init+0x12e>
 8007f0a:	a201      	add	r2, pc, #4	; (adr r2, 8007f10 <HAL_GPIO_Init+0x80>)
 8007f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f10:	08007f8b 	.word	0x08007f8b
 8007f14:	08007f65 	.word	0x08007f65
 8007f18:	08007f77 	.word	0x08007f77
 8007f1c:	08007fb9 	.word	0x08007fb9
 8007f20:	08007fbf 	.word	0x08007fbf
 8007f24:	08007fbf 	.word	0x08007fbf
 8007f28:	08007fbf 	.word	0x08007fbf
 8007f2c:	08007fbf 	.word	0x08007fbf
 8007f30:	08007fbf 	.word	0x08007fbf
 8007f34:	08007fbf 	.word	0x08007fbf
 8007f38:	08007fbf 	.word	0x08007fbf
 8007f3c:	08007fbf 	.word	0x08007fbf
 8007f40:	08007fbf 	.word	0x08007fbf
 8007f44:	08007fbf 	.word	0x08007fbf
 8007f48:	08007fbf 	.word	0x08007fbf
 8007f4c:	08007fbf 	.word	0x08007fbf
 8007f50:	08007fbf 	.word	0x08007fbf
 8007f54:	08007f6d 	.word	0x08007f6d
 8007f58:	08007f81 	.word	0x08007f81
 8007f5c:	4a75      	ldr	r2, [pc, #468]	; (8008134 <HAL_GPIO_Init+0x2a4>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d013      	beq.n	8007f8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007f62:	e02c      	b.n	8007fbe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	623b      	str	r3, [r7, #32]
          break;
 8007f6a:	e029      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	3304      	adds	r3, #4
 8007f72:	623b      	str	r3, [r7, #32]
          break;
 8007f74:	e024      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	68db      	ldr	r3, [r3, #12]
 8007f7a:	3308      	adds	r3, #8
 8007f7c:	623b      	str	r3, [r7, #32]
          break;
 8007f7e:	e01f      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	330c      	adds	r3, #12
 8007f86:	623b      	str	r3, [r7, #32]
          break;
 8007f88:	e01a      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d102      	bne.n	8007f98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007f92:	2304      	movs	r3, #4
 8007f94:	623b      	str	r3, [r7, #32]
          break;
 8007f96:	e013      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d105      	bne.n	8007fac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007fa0:	2308      	movs	r3, #8
 8007fa2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	69fa      	ldr	r2, [r7, #28]
 8007fa8:	611a      	str	r2, [r3, #16]
          break;
 8007faa:	e009      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007fac:	2308      	movs	r3, #8
 8007fae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	69fa      	ldr	r2, [r7, #28]
 8007fb4:	615a      	str	r2, [r3, #20]
          break;
 8007fb6:	e003      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	623b      	str	r3, [r7, #32]
          break;
 8007fbc:	e000      	b.n	8007fc0 <HAL_GPIO_Init+0x130>
          break;
 8007fbe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	2bff      	cmp	r3, #255	; 0xff
 8007fc4:	d801      	bhi.n	8007fca <HAL_GPIO_Init+0x13a>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	e001      	b.n	8007fce <HAL_GPIO_Init+0x13e>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	3304      	adds	r3, #4
 8007fce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	2bff      	cmp	r3, #255	; 0xff
 8007fd4:	d802      	bhi.n	8007fdc <HAL_GPIO_Init+0x14c>
 8007fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	e002      	b.n	8007fe2 <HAL_GPIO_Init+0x152>
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fde:	3b08      	subs	r3, #8
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	210f      	movs	r1, #15
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	fa01 f303 	lsl.w	r3, r1, r3
 8007ff0:	43db      	mvns	r3, r3
 8007ff2:	401a      	ands	r2, r3
 8007ff4:	6a39      	ldr	r1, [r7, #32]
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8007ffc:	431a      	orrs	r2, r3
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800800a:	2b00      	cmp	r3, #0
 800800c:	f000 80c1 	beq.w	8008192 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008010:	4b49      	ldr	r3, [pc, #292]	; (8008138 <HAL_GPIO_Init+0x2a8>)
 8008012:	699b      	ldr	r3, [r3, #24]
 8008014:	4a48      	ldr	r2, [pc, #288]	; (8008138 <HAL_GPIO_Init+0x2a8>)
 8008016:	f043 0301 	orr.w	r3, r3, #1
 800801a:	6193      	str	r3, [r2, #24]
 800801c:	4b46      	ldr	r3, [pc, #280]	; (8008138 <HAL_GPIO_Init+0x2a8>)
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	f003 0301 	and.w	r3, r3, #1
 8008024:	60bb      	str	r3, [r7, #8]
 8008026:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8008028:	4a44      	ldr	r2, [pc, #272]	; (800813c <HAL_GPIO_Init+0x2ac>)
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	089b      	lsrs	r3, r3, #2
 800802e:	3302      	adds	r3, #2
 8008030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008034:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8008036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008038:	f003 0303 	and.w	r3, r3, #3
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	220f      	movs	r2, #15
 8008040:	fa02 f303 	lsl.w	r3, r2, r3
 8008044:	43db      	mvns	r3, r3
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	4013      	ands	r3, r2
 800804a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a3c      	ldr	r2, [pc, #240]	; (8008140 <HAL_GPIO_Init+0x2b0>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d01f      	beq.n	8008094 <HAL_GPIO_Init+0x204>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a3b      	ldr	r2, [pc, #236]	; (8008144 <HAL_GPIO_Init+0x2b4>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d019      	beq.n	8008090 <HAL_GPIO_Init+0x200>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a3a      	ldr	r2, [pc, #232]	; (8008148 <HAL_GPIO_Init+0x2b8>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d013      	beq.n	800808c <HAL_GPIO_Init+0x1fc>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a39      	ldr	r2, [pc, #228]	; (800814c <HAL_GPIO_Init+0x2bc>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d00d      	beq.n	8008088 <HAL_GPIO_Init+0x1f8>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a38      	ldr	r2, [pc, #224]	; (8008150 <HAL_GPIO_Init+0x2c0>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d007      	beq.n	8008084 <HAL_GPIO_Init+0x1f4>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a37      	ldr	r2, [pc, #220]	; (8008154 <HAL_GPIO_Init+0x2c4>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d101      	bne.n	8008080 <HAL_GPIO_Init+0x1f0>
 800807c:	2305      	movs	r3, #5
 800807e:	e00a      	b.n	8008096 <HAL_GPIO_Init+0x206>
 8008080:	2306      	movs	r3, #6
 8008082:	e008      	b.n	8008096 <HAL_GPIO_Init+0x206>
 8008084:	2304      	movs	r3, #4
 8008086:	e006      	b.n	8008096 <HAL_GPIO_Init+0x206>
 8008088:	2303      	movs	r3, #3
 800808a:	e004      	b.n	8008096 <HAL_GPIO_Init+0x206>
 800808c:	2302      	movs	r3, #2
 800808e:	e002      	b.n	8008096 <HAL_GPIO_Init+0x206>
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <HAL_GPIO_Init+0x206>
 8008094:	2300      	movs	r3, #0
 8008096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008098:	f002 0203 	and.w	r2, r2, #3
 800809c:	0092      	lsls	r2, r2, #2
 800809e:	4093      	lsls	r3, r2
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80080a6:	4925      	ldr	r1, [pc, #148]	; (800813c <HAL_GPIO_Init+0x2ac>)
 80080a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080aa:	089b      	lsrs	r3, r3, #2
 80080ac:	3302      	adds	r3, #2
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d006      	beq.n	80080ce <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80080c0:	4b25      	ldr	r3, [pc, #148]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	4924      	ldr	r1, [pc, #144]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	600b      	str	r3, [r1, #0]
 80080cc:	e006      	b.n	80080dc <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80080ce:	4b22      	ldr	r3, [pc, #136]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	43db      	mvns	r3, r3
 80080d6:	4920      	ldr	r1, [pc, #128]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080d8:	4013      	ands	r3, r2
 80080da:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d006      	beq.n	80080f6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80080e8:	4b1b      	ldr	r3, [pc, #108]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080ea:	685a      	ldr	r2, [r3, #4]
 80080ec:	491a      	ldr	r1, [pc, #104]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	604b      	str	r3, [r1, #4]
 80080f4:	e006      	b.n	8008104 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80080f6:	4b18      	ldr	r3, [pc, #96]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 80080f8:	685a      	ldr	r2, [r3, #4]
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	43db      	mvns	r3, r3
 80080fe:	4916      	ldr	r1, [pc, #88]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 8008100:	4013      	ands	r3, r2
 8008102:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d025      	beq.n	800815c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008110:	4b11      	ldr	r3, [pc, #68]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 8008112:	689a      	ldr	r2, [r3, #8]
 8008114:	4910      	ldr	r1, [pc, #64]	; (8008158 <HAL_GPIO_Init+0x2c8>)
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	4313      	orrs	r3, r2
 800811a:	608b      	str	r3, [r1, #8]
 800811c:	e025      	b.n	800816a <HAL_GPIO_Init+0x2da>
 800811e:	bf00      	nop
 8008120:	10320000 	.word	0x10320000
 8008124:	10310000 	.word	0x10310000
 8008128:	10220000 	.word	0x10220000
 800812c:	10210000 	.word	0x10210000
 8008130:	10120000 	.word	0x10120000
 8008134:	10110000 	.word	0x10110000
 8008138:	40021000 	.word	0x40021000
 800813c:	40010000 	.word	0x40010000
 8008140:	40010800 	.word	0x40010800
 8008144:	40010c00 	.word	0x40010c00
 8008148:	40011000 	.word	0x40011000
 800814c:	40011400 	.word	0x40011400
 8008150:	40011800 	.word	0x40011800
 8008154:	40011c00 	.word	0x40011c00
 8008158:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800815c:	4b15      	ldr	r3, [pc, #84]	; (80081b4 <HAL_GPIO_Init+0x324>)
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	43db      	mvns	r3, r3
 8008164:	4913      	ldr	r1, [pc, #76]	; (80081b4 <HAL_GPIO_Init+0x324>)
 8008166:	4013      	ands	r3, r2
 8008168:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008172:	2b00      	cmp	r3, #0
 8008174:	d006      	beq.n	8008184 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008176:	4b0f      	ldr	r3, [pc, #60]	; (80081b4 <HAL_GPIO_Init+0x324>)
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	490e      	ldr	r1, [pc, #56]	; (80081b4 <HAL_GPIO_Init+0x324>)
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	4313      	orrs	r3, r2
 8008180:	60cb      	str	r3, [r1, #12]
 8008182:	e006      	b.n	8008192 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8008184:	4b0b      	ldr	r3, [pc, #44]	; (80081b4 <HAL_GPIO_Init+0x324>)
 8008186:	68da      	ldr	r2, [r3, #12]
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	43db      	mvns	r3, r3
 800818c:	4909      	ldr	r1, [pc, #36]	; (80081b4 <HAL_GPIO_Init+0x324>)
 800818e:	4013      	ands	r3, r2
 8008190:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	3301      	adds	r3, #1
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	fa22 f303 	lsr.w	r3, r2, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f47f ae7e 	bne.w	8007ea4 <HAL_GPIO_Init+0x14>
  }
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	372c      	adds	r7, #44	; 0x2c
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bc80      	pop	{r7}
 80081b2:	4770      	bx	lr
 80081b4:	40010400 	.word	0x40010400

080081b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b085      	sub	sp, #20
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	460b      	mov	r3, r1
 80081c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	887b      	ldrh	r3, [r7, #2]
 80081ca:	4013      	ands	r3, r2
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80081d0:	2301      	movs	r3, #1
 80081d2:	73fb      	strb	r3, [r7, #15]
 80081d4:	e001      	b.n	80081da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80081d6:	2300      	movs	r3, #0
 80081d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80081da:	7bfb      	ldrb	r3, [r7, #15]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr

080081e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081e6:	b480      	push	{r7}
 80081e8:	b083      	sub	sp, #12
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
 80081ee:	460b      	mov	r3, r1
 80081f0:	807b      	strh	r3, [r7, #2]
 80081f2:	4613      	mov	r3, r2
 80081f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80081f6:	787b      	ldrb	r3, [r7, #1]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d003      	beq.n	8008204 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80081fc:	887a      	ldrh	r2, [r7, #2]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8008202:	e003      	b.n	800820c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8008204:	887b      	ldrh	r3, [r7, #2]
 8008206:	041a      	lsls	r2, r3, #16
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	611a      	str	r2, [r3, #16]
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	bc80      	pop	{r7}
 8008214:	4770      	bx	lr
	...

08008218 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008218:	b480      	push	{r7}
 800821a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800821c:	4b03      	ldr	r3, [pc, #12]	; (800822c <HAL_PWR_EnableBkUpAccess+0x14>)
 800821e:	2201      	movs	r2, #1
 8008220:	601a      	str	r2, [r3, #0]
}
 8008222:	bf00      	nop
 8008224:	46bd      	mov	sp, r7
 8008226:	bc80      	pop	{r7}
 8008228:	4770      	bx	lr
 800822a:	bf00      	nop
 800822c:	420e0020 	.word	0x420e0020

08008230 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d101      	bne.n	8008242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e270      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 8087 	beq.w	800835e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008250:	4b92      	ldr	r3, [pc, #584]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	f003 030c 	and.w	r3, r3, #12
 8008258:	2b04      	cmp	r3, #4
 800825a:	d00c      	beq.n	8008276 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800825c:	4b8f      	ldr	r3, [pc, #572]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f003 030c 	and.w	r3, r3, #12
 8008264:	2b08      	cmp	r3, #8
 8008266:	d112      	bne.n	800828e <HAL_RCC_OscConfig+0x5e>
 8008268:	4b8c      	ldr	r3, [pc, #560]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008274:	d10b      	bne.n	800828e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008276:	4b89      	ldr	r3, [pc, #548]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d06c      	beq.n	800835c <HAL_RCC_OscConfig+0x12c>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d168      	bne.n	800835c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e24a      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008296:	d106      	bne.n	80082a6 <HAL_RCC_OscConfig+0x76>
 8008298:	4b80      	ldr	r3, [pc, #512]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a7f      	ldr	r2, [pc, #508]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 800829e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082a2:	6013      	str	r3, [r2, #0]
 80082a4:	e02e      	b.n	8008304 <HAL_RCC_OscConfig+0xd4>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d10c      	bne.n	80082c8 <HAL_RCC_OscConfig+0x98>
 80082ae:	4b7b      	ldr	r3, [pc, #492]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a7a      	ldr	r2, [pc, #488]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	4b78      	ldr	r3, [pc, #480]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a77      	ldr	r2, [pc, #476]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082c4:	6013      	str	r3, [r2, #0]
 80082c6:	e01d      	b.n	8008304 <HAL_RCC_OscConfig+0xd4>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80082d0:	d10c      	bne.n	80082ec <HAL_RCC_OscConfig+0xbc>
 80082d2:	4b72      	ldr	r3, [pc, #456]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a71      	ldr	r2, [pc, #452]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	4b6f      	ldr	r3, [pc, #444]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a6e      	ldr	r2, [pc, #440]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082e8:	6013      	str	r3, [r2, #0]
 80082ea:	e00b      	b.n	8008304 <HAL_RCC_OscConfig+0xd4>
 80082ec:	4b6b      	ldr	r3, [pc, #428]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a6a      	ldr	r2, [pc, #424]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	4b68      	ldr	r3, [pc, #416]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a67      	ldr	r2, [pc, #412]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80082fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008302:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d013      	beq.n	8008334 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800830c:	f7fd fe80 	bl	8006010 <HAL_GetTick>
 8008310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008312:	e008      	b.n	8008326 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008314:	f7fd fe7c 	bl	8006010 <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	2b64      	cmp	r3, #100	; 0x64
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e1fe      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008326:	4b5d      	ldr	r3, [pc, #372]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800832e:	2b00      	cmp	r3, #0
 8008330:	d0f0      	beq.n	8008314 <HAL_RCC_OscConfig+0xe4>
 8008332:	e014      	b.n	800835e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008334:	f7fd fe6c 	bl	8006010 <HAL_GetTick>
 8008338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800833a:	e008      	b.n	800834e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800833c:	f7fd fe68 	bl	8006010 <HAL_GetTick>
 8008340:	4602      	mov	r2, r0
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	1ad3      	subs	r3, r2, r3
 8008346:	2b64      	cmp	r3, #100	; 0x64
 8008348:	d901      	bls.n	800834e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e1ea      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800834e:	4b53      	ldr	r3, [pc, #332]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1f0      	bne.n	800833c <HAL_RCC_OscConfig+0x10c>
 800835a:	e000      	b.n	800835e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800835c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 0302 	and.w	r3, r3, #2
 8008366:	2b00      	cmp	r3, #0
 8008368:	d063      	beq.n	8008432 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800836a:	4b4c      	ldr	r3, [pc, #304]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f003 030c 	and.w	r3, r3, #12
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00b      	beq.n	800838e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008376:	4b49      	ldr	r3, [pc, #292]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	f003 030c 	and.w	r3, r3, #12
 800837e:	2b08      	cmp	r3, #8
 8008380:	d11c      	bne.n	80083bc <HAL_RCC_OscConfig+0x18c>
 8008382:	4b46      	ldr	r3, [pc, #280]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d116      	bne.n	80083bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800838e:	4b43      	ldr	r3, [pc, #268]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f003 0302 	and.w	r3, r3, #2
 8008396:	2b00      	cmp	r3, #0
 8008398:	d005      	beq.n	80083a6 <HAL_RCC_OscConfig+0x176>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d001      	beq.n	80083a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e1be      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083a6:	4b3d      	ldr	r3, [pc, #244]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	4939      	ldr	r1, [pc, #228]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80083b6:	4313      	orrs	r3, r2
 80083b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083ba:	e03a      	b.n	8008432 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d020      	beq.n	8008406 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80083c4:	4b36      	ldr	r3, [pc, #216]	; (80084a0 <HAL_RCC_OscConfig+0x270>)
 80083c6:	2201      	movs	r2, #1
 80083c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083ca:	f7fd fe21 	bl	8006010 <HAL_GetTick>
 80083ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083d0:	e008      	b.n	80083e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80083d2:	f7fd fe1d 	bl	8006010 <HAL_GetTick>
 80083d6:	4602      	mov	r2, r0
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d901      	bls.n	80083e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e19f      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083e4:	4b2d      	ldr	r3, [pc, #180]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0302 	and.w	r3, r3, #2
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d0f0      	beq.n	80083d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083f0:	4b2a      	ldr	r3, [pc, #168]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	695b      	ldr	r3, [r3, #20]
 80083fc:	00db      	lsls	r3, r3, #3
 80083fe:	4927      	ldr	r1, [pc, #156]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008400:	4313      	orrs	r3, r2
 8008402:	600b      	str	r3, [r1, #0]
 8008404:	e015      	b.n	8008432 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008406:	4b26      	ldr	r3, [pc, #152]	; (80084a0 <HAL_RCC_OscConfig+0x270>)
 8008408:	2200      	movs	r2, #0
 800840a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800840c:	f7fd fe00 	bl	8006010 <HAL_GetTick>
 8008410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008412:	e008      	b.n	8008426 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008414:	f7fd fdfc 	bl	8006010 <HAL_GetTick>
 8008418:	4602      	mov	r2, r0
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	2b02      	cmp	r3, #2
 8008420:	d901      	bls.n	8008426 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008422:	2303      	movs	r3, #3
 8008424:	e17e      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008426:	4b1d      	ldr	r3, [pc, #116]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0302 	and.w	r3, r3, #2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1f0      	bne.n	8008414 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f003 0308 	and.w	r3, r3, #8
 800843a:	2b00      	cmp	r3, #0
 800843c:	d03a      	beq.n	80084b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d019      	beq.n	800847a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008446:	4b17      	ldr	r3, [pc, #92]	; (80084a4 <HAL_RCC_OscConfig+0x274>)
 8008448:	2201      	movs	r2, #1
 800844a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800844c:	f7fd fde0 	bl	8006010 <HAL_GetTick>
 8008450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008452:	e008      	b.n	8008466 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008454:	f7fd fddc 	bl	8006010 <HAL_GetTick>
 8008458:	4602      	mov	r2, r0
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	1ad3      	subs	r3, r2, r3
 800845e:	2b02      	cmp	r3, #2
 8008460:	d901      	bls.n	8008466 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008462:	2303      	movs	r3, #3
 8008464:	e15e      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008466:	4b0d      	ldr	r3, [pc, #52]	; (800849c <HAL_RCC_OscConfig+0x26c>)
 8008468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d0f0      	beq.n	8008454 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008472:	2001      	movs	r0, #1
 8008474:	f000 fad6 	bl	8008a24 <RCC_Delay>
 8008478:	e01c      	b.n	80084b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800847a:	4b0a      	ldr	r3, [pc, #40]	; (80084a4 <HAL_RCC_OscConfig+0x274>)
 800847c:	2200      	movs	r2, #0
 800847e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008480:	f7fd fdc6 	bl	8006010 <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008486:	e00f      	b.n	80084a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008488:	f7fd fdc2 	bl	8006010 <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	2b02      	cmp	r3, #2
 8008494:	d908      	bls.n	80084a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e144      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
 800849a:	bf00      	nop
 800849c:	40021000 	.word	0x40021000
 80084a0:	42420000 	.word	0x42420000
 80084a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084a8:	4b91      	ldr	r3, [pc, #580]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80084aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ac:	f003 0302 	and.w	r3, r3, #2
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d1e9      	bne.n	8008488 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0304 	and.w	r3, r3, #4
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f000 80a4 	beq.w	800860a <HAL_RCC_OscConfig+0x3da>
  {
    FlagStatus       pwrclkchanged = RESET;
 80084c2:	2300      	movs	r3, #0
 80084c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80084c6:	4b8a      	ldr	r3, [pc, #552]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80084c8:	69db      	ldr	r3, [r3, #28]
 80084ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d10d      	bne.n	80084ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084d2:	4b87      	ldr	r3, [pc, #540]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80084d4:	69db      	ldr	r3, [r3, #28]
 80084d6:	4a86      	ldr	r2, [pc, #536]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80084d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084dc:	61d3      	str	r3, [r2, #28]
 80084de:	4b84      	ldr	r3, [pc, #528]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084e6:	60bb      	str	r3, [r7, #8]
 80084e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80084ea:	2301      	movs	r3, #1
 80084ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80084ee:	4b81      	ldr	r3, [pc, #516]	; (80086f4 <HAL_RCC_OscConfig+0x4c4>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d118      	bne.n	800852c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80084fa:	4b7e      	ldr	r3, [pc, #504]	; (80086f4 <HAL_RCC_OscConfig+0x4c4>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a7d      	ldr	r2, [pc, #500]	; (80086f4 <HAL_RCC_OscConfig+0x4c4>)
 8008500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008506:	f7fd fd83 	bl	8006010 <HAL_GetTick>
 800850a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800850c:	e008      	b.n	8008520 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800850e:	f7fd fd7f 	bl	8006010 <HAL_GetTick>
 8008512:	4602      	mov	r2, r0
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	2b64      	cmp	r3, #100	; 0x64
 800851a:	d901      	bls.n	8008520 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e101      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008520:	4b74      	ldr	r3, [pc, #464]	; (80086f4 <HAL_RCC_OscConfig+0x4c4>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0f0      	beq.n	800850e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d106      	bne.n	8008542 <HAL_RCC_OscConfig+0x312>
 8008534:	4b6e      	ldr	r3, [pc, #440]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	4a6d      	ldr	r2, [pc, #436]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800853a:	f043 0301 	orr.w	r3, r3, #1
 800853e:	6213      	str	r3, [r2, #32]
 8008540:	e02d      	b.n	800859e <HAL_RCC_OscConfig+0x36e>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10c      	bne.n	8008564 <HAL_RCC_OscConfig+0x334>
 800854a:	4b69      	ldr	r3, [pc, #420]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	4a68      	ldr	r2, [pc, #416]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008550:	f023 0301 	bic.w	r3, r3, #1
 8008554:	6213      	str	r3, [r2, #32]
 8008556:	4b66      	ldr	r3, [pc, #408]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	4a65      	ldr	r2, [pc, #404]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800855c:	f023 0304 	bic.w	r3, r3, #4
 8008560:	6213      	str	r3, [r2, #32]
 8008562:	e01c      	b.n	800859e <HAL_RCC_OscConfig+0x36e>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	2b05      	cmp	r3, #5
 800856a:	d10c      	bne.n	8008586 <HAL_RCC_OscConfig+0x356>
 800856c:	4b60      	ldr	r3, [pc, #384]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800856e:	6a1b      	ldr	r3, [r3, #32]
 8008570:	4a5f      	ldr	r2, [pc, #380]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008572:	f043 0304 	orr.w	r3, r3, #4
 8008576:	6213      	str	r3, [r2, #32]
 8008578:	4b5d      	ldr	r3, [pc, #372]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800857a:	6a1b      	ldr	r3, [r3, #32]
 800857c:	4a5c      	ldr	r2, [pc, #368]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800857e:	f043 0301 	orr.w	r3, r3, #1
 8008582:	6213      	str	r3, [r2, #32]
 8008584:	e00b      	b.n	800859e <HAL_RCC_OscConfig+0x36e>
 8008586:	4b5a      	ldr	r3, [pc, #360]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	4a59      	ldr	r2, [pc, #356]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800858c:	f023 0301 	bic.w	r3, r3, #1
 8008590:	6213      	str	r3, [r2, #32]
 8008592:	4b57      	ldr	r3, [pc, #348]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	4a56      	ldr	r2, [pc, #344]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008598:	f023 0304 	bic.w	r3, r3, #4
 800859c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d014      	beq.n	80085d0 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085a6:	f7fd fd33 	bl	8006010 <HAL_GetTick>
 80085aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085ac:	e009      	b.n	80085c2 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085ae:	f7fd fd2f 	bl	8006010 <HAL_GetTick>
 80085b2:	4602      	mov	r2, r0
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	1ad3      	subs	r3, r2, r3
 80085b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80085bc:	d901      	bls.n	80085c2 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 80085be:	2303      	movs	r3, #3
 80085c0:	e0b0      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085c2:	4b4b      	ldr	r3, [pc, #300]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80085c4:	6a1b      	ldr	r3, [r3, #32]
 80085c6:	f003 0302 	and.w	r3, r3, #2
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d0ef      	beq.n	80085ae <HAL_RCC_OscConfig+0x37e>
 80085ce:	e013      	b.n	80085f8 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085d0:	f7fd fd1e 	bl	8006010 <HAL_GetTick>
 80085d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085d6:	e009      	b.n	80085ec <HAL_RCC_OscConfig+0x3bc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085d8:	f7fd fd1a 	bl	8006010 <HAL_GetTick>
 80085dc:	4602      	mov	r2, r0
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	1ad3      	subs	r3, r2, r3
 80085e2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80085e6:	d901      	bls.n	80085ec <HAL_RCC_OscConfig+0x3bc>
        {
          return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e09b      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80085ec:	4b40      	ldr	r3, [pc, #256]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80085ee:	6a1b      	ldr	r3, [r3, #32]
 80085f0:	f003 0302 	and.w	r3, r3, #2
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1ef      	bne.n	80085d8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80085f8:	7dfb      	ldrb	r3, [r7, #23]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d105      	bne.n	800860a <HAL_RCC_OscConfig+0x3da>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085fe:	4b3c      	ldr	r3, [pc, #240]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	4a3b      	ldr	r2, [pc, #236]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008604:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008608:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	69db      	ldr	r3, [r3, #28]
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 8087 	beq.w	8008722 <HAL_RCC_OscConfig+0x4f2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008614:	4b36      	ldr	r3, [pc, #216]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	f003 030c 	and.w	r3, r3, #12
 800861c:	2b08      	cmp	r3, #8
 800861e:	d061      	beq.n	80086e4 <HAL_RCC_OscConfig+0x4b4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	2b02      	cmp	r3, #2
 8008626:	d146      	bne.n	80086b6 <HAL_RCC_OscConfig+0x486>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008628:	4b33      	ldr	r3, [pc, #204]	; (80086f8 <HAL_RCC_OscConfig+0x4c8>)
 800862a:	2200      	movs	r2, #0
 800862c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800862e:	f7fd fcef 	bl	8006010 <HAL_GetTick>
 8008632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008634:	e008      	b.n	8008648 <HAL_RCC_OscConfig+0x418>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008636:	f7fd fceb 	bl	8006010 <HAL_GetTick>
 800863a:	4602      	mov	r2, r0
 800863c:	693b      	ldr	r3, [r7, #16]
 800863e:	1ad3      	subs	r3, r2, r3
 8008640:	2b02      	cmp	r3, #2
 8008642:	d901      	bls.n	8008648 <HAL_RCC_OscConfig+0x418>
          {
            return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e06d      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008648:	4b29      	ldr	r3, [pc, #164]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1f0      	bne.n	8008636 <HAL_RCC_OscConfig+0x406>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800865c:	d108      	bne.n	8008670 <HAL_RCC_OscConfig+0x440>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800865e:	4b24      	ldr	r3, [pc, #144]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	4921      	ldr	r1, [pc, #132]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 800866c:	4313      	orrs	r3, r2
 800866e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008670:	4b1f      	ldr	r3, [pc, #124]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a19      	ldr	r1, [r3, #32]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008680:	430b      	orrs	r3, r1
 8008682:	491b      	ldr	r1, [pc, #108]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 8008684:	4313      	orrs	r3, r2
 8008686:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008688:	4b1b      	ldr	r3, [pc, #108]	; (80086f8 <HAL_RCC_OscConfig+0x4c8>)
 800868a:	2201      	movs	r2, #1
 800868c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800868e:	f7fd fcbf 	bl	8006010 <HAL_GetTick>
 8008692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008694:	e008      	b.n	80086a8 <HAL_RCC_OscConfig+0x478>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008696:	f7fd fcbb 	bl	8006010 <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d901      	bls.n	80086a8 <HAL_RCC_OscConfig+0x478>
          {
            return HAL_TIMEOUT;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e03d      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80086a8:	4b11      	ldr	r3, [pc, #68]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d0f0      	beq.n	8008696 <HAL_RCC_OscConfig+0x466>
 80086b4:	e035      	b.n	8008722 <HAL_RCC_OscConfig+0x4f2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086b6:	4b10      	ldr	r3, [pc, #64]	; (80086f8 <HAL_RCC_OscConfig+0x4c8>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086bc:	f7fd fca8 	bl	8006010 <HAL_GetTick>
 80086c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80086c2:	e008      	b.n	80086d6 <HAL_RCC_OscConfig+0x4a6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086c4:	f7fd fca4 	bl	8006010 <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	2b02      	cmp	r3, #2
 80086d0:	d901      	bls.n	80086d6 <HAL_RCC_OscConfig+0x4a6>
          {
            return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e026      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80086d6:	4b06      	ldr	r3, [pc, #24]	; (80086f0 <HAL_RCC_OscConfig+0x4c0>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1f0      	bne.n	80086c4 <HAL_RCC_OscConfig+0x494>
 80086e2:	e01e      	b.n	8008722 <HAL_RCC_OscConfig+0x4f2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	69db      	ldr	r3, [r3, #28]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d107      	bne.n	80086fc <HAL_RCC_OscConfig+0x4cc>
      {
        return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e019      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
 80086f0:	40021000 	.word	0x40021000
 80086f4:	40007000 	.word	0x40007000
 80086f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80086fc:	4b0b      	ldr	r3, [pc, #44]	; (800872c <HAL_RCC_OscConfig+0x4fc>)
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a1b      	ldr	r3, [r3, #32]
 800870c:	429a      	cmp	r2, r3
 800870e:	d106      	bne.n	800871e <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800871a:	429a      	cmp	r2, r3
 800871c:	d001      	beq.n	8008722 <HAL_RCC_OscConfig+0x4f2>
        {
          return HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	e000      	b.n	8008724 <HAL_RCC_OscConfig+0x4f4>
        }
      }
    }
  }

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3718      	adds	r7, #24
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	40021000 	.word	0x40021000

08008730 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e0d0      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008744:	4b6a      	ldr	r3, [pc, #424]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f003 0307 	and.w	r3, r3, #7
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	429a      	cmp	r2, r3
 8008750:	d910      	bls.n	8008774 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008752:	4b67      	ldr	r3, [pc, #412]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f023 0207 	bic.w	r2, r3, #7
 800875a:	4965      	ldr	r1, [pc, #404]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	4313      	orrs	r3, r2
 8008760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008762:	4b63      	ldr	r3, [pc, #396]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 0307 	and.w	r3, r3, #7
 800876a:	683a      	ldr	r2, [r7, #0]
 800876c:	429a      	cmp	r2, r3
 800876e:	d001      	beq.n	8008774 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e0b8      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	2b00      	cmp	r3, #0
 800877e:	d020      	beq.n	80087c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 0304 	and.w	r3, r3, #4
 8008788:	2b00      	cmp	r3, #0
 800878a:	d005      	beq.n	8008798 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800878c:	4b59      	ldr	r3, [pc, #356]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	4a58      	ldr	r2, [pc, #352]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 8008792:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008796:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f003 0308 	and.w	r3, r3, #8
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d005      	beq.n	80087b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80087a4:	4b53      	ldr	r3, [pc, #332]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	4a52      	ldr	r2, [pc, #328]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80087ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087b0:	4b50      	ldr	r3, [pc, #320]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	494d      	ldr	r1, [pc, #308]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087be:	4313      	orrs	r3, r2
 80087c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 0301 	and.w	r3, r3, #1
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d040      	beq.n	8008850 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d107      	bne.n	80087e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80087d6:	4b47      	ldr	r3, [pc, #284]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d115      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	e07f      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	2b02      	cmp	r3, #2
 80087ec:	d107      	bne.n	80087fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ee:	4b41      	ldr	r3, [pc, #260]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d109      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e073      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087fe:	4b3d      	ldr	r3, [pc, #244]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e06b      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800880e:	4b39      	ldr	r3, [pc, #228]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f023 0203 	bic.w	r2, r3, #3
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	4936      	ldr	r1, [pc, #216]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 800881c:	4313      	orrs	r3, r2
 800881e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008820:	f7fd fbf6 	bl	8006010 <HAL_GetTick>
 8008824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008826:	e00a      	b.n	800883e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008828:	f7fd fbf2 	bl	8006010 <HAL_GetTick>
 800882c:	4602      	mov	r2, r0
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	f241 3288 	movw	r2, #5000	; 0x1388
 8008836:	4293      	cmp	r3, r2
 8008838:	d901      	bls.n	800883e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e053      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800883e:	4b2d      	ldr	r3, [pc, #180]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	f003 020c 	and.w	r2, r3, #12
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	429a      	cmp	r2, r3
 800884e:	d1eb      	bne.n	8008828 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008850:	4b27      	ldr	r3, [pc, #156]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 0307 	and.w	r3, r3, #7
 8008858:	683a      	ldr	r2, [r7, #0]
 800885a:	429a      	cmp	r2, r3
 800885c:	d210      	bcs.n	8008880 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800885e:	4b24      	ldr	r3, [pc, #144]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f023 0207 	bic.w	r2, r3, #7
 8008866:	4922      	ldr	r1, [pc, #136]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	4313      	orrs	r3, r2
 800886c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800886e:	4b20      	ldr	r3, [pc, #128]	; (80088f0 <HAL_RCC_ClockConfig+0x1c0>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 0307 	and.w	r3, r3, #7
 8008876:	683a      	ldr	r2, [r7, #0]
 8008878:	429a      	cmp	r2, r3
 800887a:	d001      	beq.n	8008880 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	e032      	b.n	80088e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f003 0304 	and.w	r3, r3, #4
 8008888:	2b00      	cmp	r3, #0
 800888a:	d008      	beq.n	800889e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800888c:	4b19      	ldr	r3, [pc, #100]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	4916      	ldr	r1, [pc, #88]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 800889a:	4313      	orrs	r3, r2
 800889c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f003 0308 	and.w	r3, r3, #8
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d009      	beq.n	80088be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80088aa:	4b12      	ldr	r3, [pc, #72]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	00db      	lsls	r3, r3, #3
 80088b8:	490e      	ldr	r1, [pc, #56]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80088ba:	4313      	orrs	r3, r2
 80088bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80088be:	f000 f821 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 80088c2:	4602      	mov	r2, r0
 80088c4:	4b0b      	ldr	r3, [pc, #44]	; (80088f4 <HAL_RCC_ClockConfig+0x1c4>)
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	091b      	lsrs	r3, r3, #4
 80088ca:	f003 030f 	and.w	r3, r3, #15
 80088ce:	490a      	ldr	r1, [pc, #40]	; (80088f8 <HAL_RCC_ClockConfig+0x1c8>)
 80088d0:	5ccb      	ldrb	r3, [r1, r3]
 80088d2:	fa22 f303 	lsr.w	r3, r2, r3
 80088d6:	4a09      	ldr	r2, [pc, #36]	; (80088fc <HAL_RCC_ClockConfig+0x1cc>)
 80088d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80088da:	4b09      	ldr	r3, [pc, #36]	; (8008900 <HAL_RCC_ClockConfig+0x1d0>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4618      	mov	r0, r3
 80088e0:	f7fd fb54 	bl	8005f8c <HAL_InitTick>

  return HAL_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40022000 	.word	0x40022000
 80088f4:	40021000 	.word	0x40021000
 80088f8:	0800b53c 	.word	0x0800b53c
 80088fc:	20000200 	.word	0x20000200
 8008900:	20000204 	.word	0x20000204

08008904 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008904:	b490      	push	{r4, r7}
 8008906:	b08a      	sub	sp, #40	; 0x28
 8008908:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800890a:	4b29      	ldr	r3, [pc, #164]	; (80089b0 <HAL_RCC_GetSysClockFreq+0xac>)
 800890c:	1d3c      	adds	r4, r7, #4
 800890e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008910:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008914:	f240 2301 	movw	r3, #513	; 0x201
 8008918:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800891a:	2300      	movs	r3, #0
 800891c:	61fb      	str	r3, [r7, #28]
 800891e:	2300      	movs	r3, #0
 8008920:	61bb      	str	r3, [r7, #24]
 8008922:	2300      	movs	r3, #0
 8008924:	627b      	str	r3, [r7, #36]	; 0x24
 8008926:	2300      	movs	r3, #0
 8008928:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800892a:	2300      	movs	r3, #0
 800892c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800892e:	4b21      	ldr	r3, [pc, #132]	; (80089b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f003 030c 	and.w	r3, r3, #12
 800893a:	2b04      	cmp	r3, #4
 800893c:	d002      	beq.n	8008944 <HAL_RCC_GetSysClockFreq+0x40>
 800893e:	2b08      	cmp	r3, #8
 8008940:	d003      	beq.n	800894a <HAL_RCC_GetSysClockFreq+0x46>
 8008942:	e02b      	b.n	800899c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008944:	4b1c      	ldr	r3, [pc, #112]	; (80089b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008946:	623b      	str	r3, [r7, #32]
      break;
 8008948:	e02b      	b.n	80089a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	0c9b      	lsrs	r3, r3, #18
 800894e:	f003 030f 	and.w	r3, r3, #15
 8008952:	3328      	adds	r3, #40	; 0x28
 8008954:	443b      	add	r3, r7
 8008956:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800895a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800895c:	69fb      	ldr	r3, [r7, #28]
 800895e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008962:	2b00      	cmp	r3, #0
 8008964:	d012      	beq.n	800898c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008966:	4b13      	ldr	r3, [pc, #76]	; (80089b4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	0c5b      	lsrs	r3, r3, #17
 800896c:	f003 0301 	and.w	r3, r3, #1
 8008970:	3328      	adds	r3, #40	; 0x28
 8008972:	443b      	add	r3, r7
 8008974:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008978:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	4a0e      	ldr	r2, [pc, #56]	; (80089b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800897e:	fb03 f202 	mul.w	r2, r3, r2
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	fbb2 f3f3 	udiv	r3, r2, r3
 8008988:	627b      	str	r3, [r7, #36]	; 0x24
 800898a:	e004      	b.n	8008996 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	4a0b      	ldr	r2, [pc, #44]	; (80089bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008990:	fb02 f303 	mul.w	r3, r2, r3
 8008994:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008998:	623b      	str	r3, [r7, #32]
      break;
 800899a:	e002      	b.n	80089a2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800899c:	4b06      	ldr	r3, [pc, #24]	; (80089b8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800899e:	623b      	str	r3, [r7, #32]
      break;
 80089a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80089a2:	6a3b      	ldr	r3, [r7, #32]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3728      	adds	r7, #40	; 0x28
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bc90      	pop	{r4, r7}
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	0800b1cc 	.word	0x0800b1cc
 80089b4:	40021000 	.word	0x40021000
 80089b8:	007a1200 	.word	0x007a1200
 80089bc:	003d0900 	.word	0x003d0900

080089c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80089c0:	b480      	push	{r7}
 80089c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80089c4:	4b02      	ldr	r3, [pc, #8]	; (80089d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80089c6:	681b      	ldr	r3, [r3, #0]
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bc80      	pop	{r7}
 80089ce:	4770      	bx	lr
 80089d0:	20000200 	.word	0x20000200

080089d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80089d8:	f7ff fff2 	bl	80089c0 <HAL_RCC_GetHCLKFreq>
 80089dc:	4602      	mov	r2, r0
 80089de:	4b05      	ldr	r3, [pc, #20]	; (80089f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	0a1b      	lsrs	r3, r3, #8
 80089e4:	f003 0307 	and.w	r3, r3, #7
 80089e8:	4903      	ldr	r1, [pc, #12]	; (80089f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80089ea:	5ccb      	ldrb	r3, [r1, r3]
 80089ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	40021000 	.word	0x40021000
 80089f8:	0800b54c 	.word	0x0800b54c

080089fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a00:	f7ff ffde 	bl	80089c0 <HAL_RCC_GetHCLKFreq>
 8008a04:	4602      	mov	r2, r0
 8008a06:	4b05      	ldr	r3, [pc, #20]	; (8008a1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	0adb      	lsrs	r3, r3, #11
 8008a0c:	f003 0307 	and.w	r3, r3, #7
 8008a10:	4903      	ldr	r1, [pc, #12]	; (8008a20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a12:	5ccb      	ldrb	r3, [r1, r3]
 8008a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	40021000 	.word	0x40021000
 8008a20:	0800b54c 	.word	0x0800b54c

08008a24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008a2c:	4b0a      	ldr	r3, [pc, #40]	; (8008a58 <RCC_Delay+0x34>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a0a      	ldr	r2, [pc, #40]	; (8008a5c <RCC_Delay+0x38>)
 8008a32:	fba2 2303 	umull	r2, r3, r2, r3
 8008a36:	0a5b      	lsrs	r3, r3, #9
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	fb02 f303 	mul.w	r3, r2, r3
 8008a3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008a40:	bf00      	nop
  }
  while (Delay --);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	1e5a      	subs	r2, r3, #1
 8008a46:	60fa      	str	r2, [r7, #12]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1f9      	bne.n	8008a40 <RCC_Delay+0x1c>
}
 8008a4c:	bf00      	nop
 8008a4e:	bf00      	nop
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bc80      	pop	{r7}
 8008a56:	4770      	bx	lr
 8008a58:	20000200 	.word	0x20000200
 8008a5c:	10624dd3 	.word	0x10624dd3

08008a60 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b086      	sub	sp, #24
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	613b      	str	r3, [r7, #16]
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d07c      	beq.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    FlagStatus pwrclkchanged = RESET;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a80:	4b4e      	ldr	r3, [pc, #312]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008a82:	69db      	ldr	r3, [r3, #28]
 8008a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d10d      	bne.n	8008aa8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a8c:	4b4b      	ldr	r3, [pc, #300]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008a8e:	69db      	ldr	r3, [r3, #28]
 8008a90:	4a4a      	ldr	r2, [pc, #296]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a96:	61d3      	str	r3, [r2, #28]
 8008a98:	4b48      	ldr	r3, [pc, #288]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aa0:	60bb      	str	r3, [r7, #8]
 8008aa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008aa8:	4b45      	ldr	r3, [pc, #276]	; (8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d118      	bne.n	8008ae6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ab4:	4b42      	ldr	r3, [pc, #264]	; (8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a41      	ldr	r2, [pc, #260]	; (8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008abe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ac0:	f7fd faa6 	bl	8006010 <HAL_GetTick>
 8008ac4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ac6:	e008      	b.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ac8:	f7fd faa2 	bl	8006010 <HAL_GetTick>
 8008acc:	4602      	mov	r2, r0
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	2b64      	cmp	r3, #100	; 0x64
 8008ad4:	d901      	bls.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	e06c      	b.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ada:	4b39      	ldr	r3, [pc, #228]	; (8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0f0      	beq.n	8008ac8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ae6:	4b35      	ldr	r3, [pc, #212]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008ae8:	6a1b      	ldr	r3, [r3, #32]
 8008aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008aee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d02d      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0xf2>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d026      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b04:	4b2d      	ldr	r3, [pc, #180]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b0c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b0e:	4b2d      	ldr	r3, [pc, #180]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b10:	2201      	movs	r2, #1
 8008b12:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b14:	4b2b      	ldr	r3, [pc, #172]	; (8008bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b16:	2200      	movs	r2, #0
 8008b18:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008b1a:	4a28      	ldr	r2, [pc, #160]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d013      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b2a:	f7fd fa71 	bl	8006010 <HAL_GetTick>
 8008b2e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b30:	e009      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b32:	f7fd fa6d 	bl	8006010 <HAL_GetTick>
 8008b36:	4602      	mov	r2, r0
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	1ad3      	subs	r3, r2, r3
 8008b3c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008b40:	d901      	bls.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8008b42:	2303      	movs	r3, #3
 8008b44:	e036      	b.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b46:	4b1d      	ldr	r3, [pc, #116]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	f003 0302 	and.w	r3, r3, #2
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d0ef      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b52:	4b1a      	ldr	r3, [pc, #104]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b54:	6a1b      	ldr	r3, [r3, #32]
 8008b56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	4917      	ldr	r1, [pc, #92]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b60:	4313      	orrs	r3, r2
 8008b62:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008b64:	7dfb      	ldrb	r3, [r7, #23]
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d105      	bne.n	8008b76 <HAL_RCCEx_PeriphCLKConfig+0x116>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b6a:	4b14      	ldr	r3, [pc, #80]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b6c:	69db      	ldr	r3, [r3, #28]
 8008b6e:	4a13      	ldr	r2, [pc, #76]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b74:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f003 0302 	and.w	r3, r3, #2
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d008      	beq.n	8008b94 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008b82:	4b0e      	ldr	r3, [pc, #56]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	490b      	ldr	r1, [pc, #44]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008b90:	4313      	orrs	r3, r2
 8008b92:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 0310 	and.w	r3, r3, #16
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d008      	beq.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ba0:	4b06      	ldr	r3, [pc, #24]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	4903      	ldr	r1, [pc, #12]	; (8008bbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3718      	adds	r7, #24
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}
 8008bbc:	40021000 	.word	0x40021000
 8008bc0:	40007000 	.word	0x40007000
 8008bc4:	42420440 	.word	0x42420440

08008bc8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008bc8:	b590      	push	{r4, r7, lr}
 8008bca:	b08d      	sub	sp, #52	; 0x34
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008bd0:	4b6a      	ldr	r3, [pc, #424]	; (8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8008bd2:	f107 040c 	add.w	r4, r7, #12
 8008bd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008bd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008bdc:	f240 2301 	movw	r3, #513	; 0x201
 8008be0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	627b      	str	r3, [r7, #36]	; 0x24
 8008be6:	2300      	movs	r3, #0
 8008be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bea:	2300      	movs	r3, #0
 8008bec:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	61fb      	str	r3, [r7, #28]
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	2b0f      	cmp	r3, #15
 8008bfc:	f200 80b4 	bhi.w	8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8008c00:	a201      	add	r2, pc, #4	; (adr r2, 8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8008c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c06:	bf00      	nop
 8008c08:	08008ce7 	.word	0x08008ce7
 8008c0c:	08008d4d 	.word	0x08008d4d
 8008c10:	08008d69 	.word	0x08008d69
 8008c14:	08008cd7 	.word	0x08008cd7
 8008c18:	08008d69 	.word	0x08008d69
 8008c1c:	08008d69 	.word	0x08008d69
 8008c20:	08008d69 	.word	0x08008d69
 8008c24:	08008cdf 	.word	0x08008cdf
 8008c28:	08008d69 	.word	0x08008d69
 8008c2c:	08008d69 	.word	0x08008d69
 8008c30:	08008d69 	.word	0x08008d69
 8008c34:	08008d69 	.word	0x08008d69
 8008c38:	08008d69 	.word	0x08008d69
 8008c3c:	08008d69 	.word	0x08008d69
 8008c40:	08008d69 	.word	0x08008d69
 8008c44:	08008c49 	.word	0x08008c49
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8008c48:	4b4d      	ldr	r3, [pc, #308]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8008c4e:	4b4c      	ldr	r3, [pc, #304]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	f000 8088 	beq.w	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	0c9b      	lsrs	r3, r3, #18
 8008c60:	f003 030f 	and.w	r3, r3, #15
 8008c64:	3330      	adds	r3, #48	; 0x30
 8008c66:	443b      	add	r3, r7
 8008c68:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008c6c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008c6e:	69fb      	ldr	r3, [r7, #28]
 8008c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d017      	beq.n	8008ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008c78:	4b41      	ldr	r3, [pc, #260]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	0c5b      	lsrs	r3, r3, #17
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	3330      	adds	r3, #48	; 0x30
 8008c84:	443b      	add	r3, r7
 8008c86:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008c8a:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00d      	beq.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008c96:	4a3b      	ldr	r2, [pc, #236]	; (8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	fb02 f303 	mul.w	r3, r2, r3
 8008ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ca6:	e004      	b.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008ca8:	6a3b      	ldr	r3, [r7, #32]
 8008caa:	4a37      	ldr	r2, [pc, #220]	; (8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8008cac:	fb02 f303 	mul.w	r3, r2, r3
 8008cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008cb2:	4b33      	ldr	r3, [pc, #204]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008cbe:	d102      	bne.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8008cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc2:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8008cc4:	e052      	b.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          frequency = (pllclk * 2) / 3;
 8008cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc8:	005b      	lsls	r3, r3, #1
 8008cca:	4a30      	ldr	r2, [pc, #192]	; (8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8008ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd0:	085b      	lsrs	r3, r3, #1
 8008cd2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008cd4:	e04a      	b.n	8008d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008cd6:	f7ff fe15 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 8008cda:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008cdc:	e049      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008cde:	f7ff fe11 	bl	8008904 <HAL_RCC_GetSysClockFreq>
 8008ce2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008ce4:	e045      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008ce6:	4b26      	ldr	r3, [pc, #152]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cf6:	d108      	bne.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	f003 0302 	and.w	r3, r3, #2
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d003      	beq.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8008d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d06:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d08:	e01f      	b.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d14:	d109      	bne.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8008d16:	4b1a      	ldr	r3, [pc, #104]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1a:	f003 0302 	and.w	r3, r3, #2
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8008d22:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d28:	e00f      	b.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d34:	d11c      	bne.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8008d36:	4b12      	ldr	r3, [pc, #72]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d016      	beq.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        frequency = HSE_VALUE / 128U;
 8008d42:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008d46:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8008d48:	e012      	b.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8008d4a:	e011      	b.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008d4c:	f7ff fe56 	bl	80089fc <HAL_RCC_GetPCLK2Freq>
 8008d50:	4602      	mov	r2, r0
 8008d52:	4b0b      	ldr	r3, [pc, #44]	; (8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	0b9b      	lsrs	r3, r3, #14
 8008d58:	f003 0303 	and.w	r3, r3, #3
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	005b      	lsls	r3, r3, #1
 8008d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d64:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008d66:	e004      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    default:
    {
      break;
 8008d68:	bf00      	nop
 8008d6a:	e002      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 8008d6c:	bf00      	nop
 8008d6e:	e000      	b.n	8008d72 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 8008d70:	bf00      	nop
    }
  }
  return (frequency);
 8008d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3734      	adds	r7, #52	; 0x34
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd90      	pop	{r4, r7, pc}
 8008d7c:	0800b1dc 	.word	0x0800b1dc
 8008d80:	40021000 	.word	0x40021000
 8008d84:	007a1200 	.word	0x007a1200
 8008d88:	003d0900 	.word	0x003d0900
 8008d8c:	aaaaaaab 	.word	0xaaaaaaab

08008d90 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b084      	sub	sp, #16
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e084      	b.n	8008eb0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	7c5b      	ldrb	r3, [r3, #17]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d105      	bne.n	8008dbc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2200      	movs	r2, #0
 8008db4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f7fa ffdc 	bl	8003d74 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 faf4 	bl	80093b0 <HAL_RTC_WaitForSynchro>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d004      	beq.n	8008dd8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2204      	movs	r2, #4
 8008dd2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e06b      	b.n	8008eb0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fbad 	bl	8009538 <RTC_EnterInitMode>
 8008dde:	4603      	mov	r3, r0
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d004      	beq.n	8008dee <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2204      	movs	r2, #4
 8008de8:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e060      	b.n	8008eb0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	685a      	ldr	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0207 	bic.w	r2, r2, #7
 8008dfc:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d005      	beq.n	8008e12 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008e06:	4b2c      	ldr	r3, [pc, #176]	; (8008eb8 <HAL_RTC_Init+0x128>)
 8008e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e0a:	4a2b      	ldr	r2, [pc, #172]	; (8008eb8 <HAL_RTC_Init+0x128>)
 8008e0c:	f023 0301 	bic.w	r3, r3, #1
 8008e10:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8008e12:	4b29      	ldr	r3, [pc, #164]	; (8008eb8 <HAL_RTC_Init+0x128>)
 8008e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e16:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	4926      	ldr	r1, [pc, #152]	; (8008eb8 <HAL_RTC_Init+0x128>)
 8008e20:	4313      	orrs	r3, r2
 8008e22:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e2c:	d003      	beq.n	8008e36 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	e00e      	b.n	8008e54 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8008e36:	2001      	movs	r0, #1
 8008e38:	f7ff fec6 	bl	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008e3c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d104      	bne.n	8008e4e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2204      	movs	r2, #4
 8008e48:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	e030      	b.n	8008eb0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b01      	subs	r3, #1
 8008e52:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	f023 010f 	bic.w	r1, r3, #15
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	0c1a      	lsrs	r2, r3, #16
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	430a      	orrs	r2, r1
 8008e68:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	0c1b      	lsrs	r3, r3, #16
 8008e72:	041b      	lsls	r3, r3, #16
 8008e74:	68fa      	ldr	r2, [r7, #12]
 8008e76:	b291      	uxth	r1, r2
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	6812      	ldr	r2, [r2, #0]
 8008e7c:	430b      	orrs	r3, r1
 8008e7e:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fb81 	bl	8009588 <RTC_ExitInitMode>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d004      	beq.n	8008e96 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2204      	movs	r2, #4
 8008e90:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	e00c      	b.n	8008eb0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8008eae:	2300      	movs	r3, #0
  }
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3710      	adds	r7, #16
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	40006c00 	.word	0x40006c00

08008ebc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008ebc:	b590      	push	{r4, r7, lr}
 8008ebe:	b087      	sub	sp, #28
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	617b      	str	r3, [r7, #20]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d002      	beq.n	8008edc <HAL_RTC_SetTime+0x20>
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d101      	bne.n	8008ee0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e080      	b.n	8008fe2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	7c1b      	ldrb	r3, [r3, #16]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d101      	bne.n	8008eec <HAL_RTC_SetTime+0x30>
 8008ee8:	2302      	movs	r3, #2
 8008eea:	e07a      	b.n	8008fe2 <HAL_RTC_SetTime+0x126>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2202      	movs	r2, #2
 8008ef6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d113      	bne.n	8008f26 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	461a      	mov	r2, r3
 8008f04:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008f08:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	785b      	ldrb	r3, [r3, #1]
 8008f10:	4619      	mov	r1, r3
 8008f12:	460b      	mov	r3, r1
 8008f14:	011b      	lsls	r3, r3, #4
 8008f16:	1a5b      	subs	r3, r3, r1
 8008f18:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008f1a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8008f1c:	68ba      	ldr	r2, [r7, #8]
 8008f1e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008f20:	4413      	add	r3, r2
 8008f22:	617b      	str	r3, [r7, #20]
 8008f24:	e01e      	b.n	8008f64 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f000 fb71 	bl	8009612 <RTC_Bcd2ToByte>
 8008f30:	4603      	mov	r3, r0
 8008f32:	461a      	mov	r2, r3
 8008f34:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008f38:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	785b      	ldrb	r3, [r3, #1]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 fb66 	bl	8009612 <RTC_Bcd2ToByte>
 8008f46:	4603      	mov	r3, r0
 8008f48:	461a      	mov	r2, r3
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	011b      	lsls	r3, r3, #4
 8008f4e:	1a9b      	subs	r3, r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f52:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	789b      	ldrb	r3, [r3, #2]
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fb5a 	bl	8009612 <RTC_Bcd2ToByte>
 8008f5e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008f60:	4423      	add	r3, r4
 8008f62:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008f64:	6979      	ldr	r1, [r7, #20]
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f000 fa7f 	bl	800946a <RTC_WriteTimeCounter>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d007      	beq.n	8008f82 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2204      	movs	r2, #4
 8008f76:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e02f      	b.n	8008fe2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f022 0205 	bic.w	r2, r2, #5
 8008f90:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008f92:	68f8      	ldr	r0, [r7, #12]
 8008f94:	f000 fa90 	bl	80094b8 <RTC_ReadAlarmCounter>
 8008f98:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fa0:	d018      	beq.n	8008fd4 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8008fa2:	693a      	ldr	r2, [r7, #16]
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d214      	bcs.n	8008fd4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8008fb0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8008fb4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008fb6:	6939      	ldr	r1, [r7, #16]
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f000 fa96 	bl	80094ea <RTC_WriteAlarmCounter>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d007      	beq.n	8008fd4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2204      	movs	r2, #4
 8008fc8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e006      	b.n	8008fe2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
  }
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	371c      	adds	r7, #28
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd90      	pop	{r4, r7, pc}
	...

08008fec <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b088      	sub	sp, #32
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	60f8      	str	r0, [r7, #12]
 8008ff4:	60b9      	str	r1, [r7, #8]
 8008ff6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	61bb      	str	r3, [r7, #24]
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	61fb      	str	r3, [r7, #28]
 8009000:	2300      	movs	r3, #0
 8009002:	617b      	str	r3, [r7, #20]
 8009004:	2300      	movs	r3, #0
 8009006:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d002      	beq.n	8009014 <HAL_RTC_GetTime+0x28>
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d101      	bne.n	8009018 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	e0b5      	b.n	8009184 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	f003 0304 	and.w	r3, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	d001      	beq.n	800902a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e0ac      	b.n	8009184 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f000 f9ed 	bl	800940a <RTC_ReadTimeCounter>
 8009030:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	4a55      	ldr	r2, [pc, #340]	; (800918c <HAL_RTC_GetTime+0x1a0>)
 8009036:	fba2 2303 	umull	r2, r3, r2, r3
 800903a:	0adb      	lsrs	r3, r3, #11
 800903c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800903e:	69ba      	ldr	r2, [r7, #24]
 8009040:	4b52      	ldr	r3, [pc, #328]	; (800918c <HAL_RTC_GetTime+0x1a0>)
 8009042:	fba3 1302 	umull	r1, r3, r3, r2
 8009046:	0adb      	lsrs	r3, r3, #11
 8009048:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800904c:	fb01 f303 	mul.w	r3, r1, r3
 8009050:	1ad3      	subs	r3, r2, r3
 8009052:	4a4f      	ldr	r2, [pc, #316]	; (8009190 <HAL_RTC_GetTime+0x1a4>)
 8009054:	fba2 2303 	umull	r2, r3, r2, r3
 8009058:	095b      	lsrs	r3, r3, #5
 800905a:	b2da      	uxtb	r2, r3
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	4a4a      	ldr	r2, [pc, #296]	; (800918c <HAL_RTC_GetTime+0x1a0>)
 8009064:	fba2 1203 	umull	r1, r2, r2, r3
 8009068:	0ad2      	lsrs	r2, r2, #11
 800906a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800906e:	fb01 f202 	mul.w	r2, r1, r2
 8009072:	1a9a      	subs	r2, r3, r2
 8009074:	4b46      	ldr	r3, [pc, #280]	; (8009190 <HAL_RTC_GetTime+0x1a4>)
 8009076:	fba3 1302 	umull	r1, r3, r3, r2
 800907a:	0959      	lsrs	r1, r3, #5
 800907c:	460b      	mov	r3, r1
 800907e:	011b      	lsls	r3, r3, #4
 8009080:	1a5b      	subs	r3, r3, r1
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	1ad1      	subs	r1, r2, r3
 8009086:	b2ca      	uxtb	r2, r1
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	2b17      	cmp	r3, #23
 8009090:	d955      	bls.n	800913e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	4a3f      	ldr	r2, [pc, #252]	; (8009194 <HAL_RTC_GetTime+0x1a8>)
 8009096:	fba2 2303 	umull	r2, r3, r2, r3
 800909a:	091b      	lsrs	r3, r3, #4
 800909c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800909e:	6939      	ldr	r1, [r7, #16]
 80090a0:	4b3c      	ldr	r3, [pc, #240]	; (8009194 <HAL_RTC_GetTime+0x1a8>)
 80090a2:	fba3 2301 	umull	r2, r3, r3, r1
 80090a6:	091a      	lsrs	r2, r3, #4
 80090a8:	4613      	mov	r3, r2
 80090aa:	005b      	lsls	r3, r3, #1
 80090ac:	4413      	add	r3, r2
 80090ae:	00db      	lsls	r3, r3, #3
 80090b0:	1aca      	subs	r2, r1, r3
 80090b2:	b2d2      	uxtb	r2, r2
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80090b8:	68f8      	ldr	r0, [r7, #12]
 80090ba:	f000 f9fd 	bl	80094b8 <RTC_ReadAlarmCounter>
 80090be:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c6:	d008      	beq.n	80090da <HAL_RTC_GetTime+0xee>
 80090c8:	69fa      	ldr	r2, [r7, #28]
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d904      	bls.n	80090da <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80090d0:	69fa      	ldr	r2, [r7, #28]
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	61fb      	str	r3, [r7, #28]
 80090d8:	e002      	b.n	80090e0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80090da:	f04f 33ff 	mov.w	r3, #4294967295
 80090de:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	4a2d      	ldr	r2, [pc, #180]	; (8009198 <HAL_RTC_GetTime+0x1ac>)
 80090e4:	fb02 f303 	mul.w	r3, r2, r3
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	1ad3      	subs	r3, r2, r3
 80090ec:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80090ee:	69b9      	ldr	r1, [r7, #24]
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 f9ba 	bl	800946a <RTC_WriteTimeCounter>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e041      	b.n	8009184 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009106:	d00c      	beq.n	8009122 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8009108:	69fa      	ldr	r2, [r7, #28]
 800910a:	69bb      	ldr	r3, [r7, #24]
 800910c:	4413      	add	r3, r2
 800910e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009110:	69f9      	ldr	r1, [r7, #28]
 8009112:	68f8      	ldr	r0, [r7, #12]
 8009114:	f000 f9e9 	bl	80094ea <RTC_WriteAlarmCounter>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d00a      	beq.n	8009134 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e030      	b.n	8009184 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009122:	69f9      	ldr	r1, [r7, #28]
 8009124:	68f8      	ldr	r0, [r7, #12]
 8009126:	f000 f9e0 	bl	80094ea <RTC_WriteAlarmCounter>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d001      	beq.n	8009134 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009130:	2301      	movs	r3, #1
 8009132:	e027      	b.n	8009184 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009134:	6979      	ldr	r1, [r7, #20]
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 fa88 	bl	800964c <RTC_DateUpdate>
 800913c:	e003      	b.n	8009146 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	b2da      	uxtb	r2, r3
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d01a      	beq.n	8009182 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	4618      	mov	r0, r3
 8009152:	f000 fa41 	bl	80095d8 <RTC_ByteToBcd2>
 8009156:	4603      	mov	r3, r0
 8009158:	461a      	mov	r2, r3
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	785b      	ldrb	r3, [r3, #1]
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fa38 	bl	80095d8 <RTC_ByteToBcd2>
 8009168:	4603      	mov	r3, r0
 800916a:	461a      	mov	r2, r3
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	789b      	ldrb	r3, [r3, #2]
 8009174:	4618      	mov	r0, r3
 8009176:	f000 fa2f 	bl	80095d8 <RTC_ByteToBcd2>
 800917a:	4603      	mov	r3, r0
 800917c:	461a      	mov	r2, r3
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009182:	2300      	movs	r3, #0
}
 8009184:	4618      	mov	r0, r3
 8009186:	3720      	adds	r7, #32
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	91a2b3c5 	.word	0x91a2b3c5
 8009190:	88888889 	.word	0x88888889
 8009194:	aaaaaaab 	.word	0xaaaaaaab
 8009198:	00015180 	.word	0x00015180

0800919c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b088      	sub	sp, #32
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80091a8:	2300      	movs	r3, #0
 80091aa:	61fb      	str	r3, [r7, #28]
 80091ac:	2300      	movs	r3, #0
 80091ae:	61bb      	str	r3, [r7, #24]
 80091b0:	2300      	movs	r3, #0
 80091b2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <HAL_RTC_SetDate+0x24>
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e097      	b.n	80092f4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	7c1b      	ldrb	r3, [r3, #16]
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d101      	bne.n	80091d0 <HAL_RTC_SetDate+0x34>
 80091cc:	2302      	movs	r3, #2
 80091ce:	e091      	b.n	80092f4 <HAL_RTC_SetDate+0x158>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2201      	movs	r2, #1
 80091d4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2202      	movs	r2, #2
 80091da:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10c      	bne.n	80091fc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	78da      	ldrb	r2, [r3, #3]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	785a      	ldrb	r2, [r3, #1]
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	789a      	ldrb	r2, [r3, #2]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	739a      	strb	r2, [r3, #14]
 80091fa:	e01a      	b.n	8009232 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	78db      	ldrb	r3, [r3, #3]
 8009200:	4618      	mov	r0, r3
 8009202:	f000 fa06 	bl	8009612 <RTC_Bcd2ToByte>
 8009206:	4603      	mov	r3, r0
 8009208:	461a      	mov	r2, r3
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	785b      	ldrb	r3, [r3, #1]
 8009212:	4618      	mov	r0, r3
 8009214:	f000 f9fd 	bl	8009612 <RTC_Bcd2ToByte>
 8009218:	4603      	mov	r3, r0
 800921a:	461a      	mov	r2, r3
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	789b      	ldrb	r3, [r3, #2]
 8009224:	4618      	mov	r0, r3
 8009226:	f000 f9f4 	bl	8009612 <RTC_Bcd2ToByte>
 800922a:	4603      	mov	r3, r0
 800922c:	461a      	mov	r2, r3
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	7bdb      	ldrb	r3, [r3, #15]
 8009236:	4618      	mov	r0, r3
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	7b59      	ldrb	r1, [r3, #13]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	7b9b      	ldrb	r3, [r3, #14]
 8009240:	461a      	mov	r2, r3
 8009242:	f000 fadf 	bl	8009804 <RTC_WeekDayNum>
 8009246:	4603      	mov	r3, r0
 8009248:	461a      	mov	r2, r3
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	7b1a      	ldrb	r2, [r3, #12]
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009256:	68f8      	ldr	r0, [r7, #12]
 8009258:	f000 f8d7 	bl	800940a <RTC_ReadTimeCounter>
 800925c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4a26      	ldr	r2, [pc, #152]	; (80092fc <HAL_RTC_SetDate+0x160>)
 8009262:	fba2 2303 	umull	r2, r3, r2, r3
 8009266:	0adb      	lsrs	r3, r3, #11
 8009268:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	2b18      	cmp	r3, #24
 800926e:	d93a      	bls.n	80092e6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	4a23      	ldr	r2, [pc, #140]	; (8009300 <HAL_RTC_SetDate+0x164>)
 8009274:	fba2 2303 	umull	r2, r3, r2, r3
 8009278:	091b      	lsrs	r3, r3, #4
 800927a:	4a22      	ldr	r2, [pc, #136]	; (8009304 <HAL_RTC_SetDate+0x168>)
 800927c:	fb02 f303 	mul.w	r3, r2, r3
 8009280:	69fa      	ldr	r2, [r7, #28]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009286:	69f9      	ldr	r1, [r7, #28]
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f000 f8ee 	bl	800946a <RTC_WriteTimeCounter>
 800928e:	4603      	mov	r3, r0
 8009290:	2b00      	cmp	r3, #0
 8009292:	d007      	beq.n	80092a4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2204      	movs	r2, #4
 8009298:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	e027      	b.n	80092f4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80092a4:	68f8      	ldr	r0, [r7, #12]
 80092a6:	f000 f907 	bl	80094b8 <RTC_ReadAlarmCounter>
 80092aa:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b2:	d018      	beq.n	80092e6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80092b4:	69ba      	ldr	r2, [r7, #24]
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d214      	bcs.n	80092e6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80092c2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80092c6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80092c8:	69b9      	ldr	r1, [r7, #24]
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f90d 	bl	80094ea <RTC_WriteAlarmCounter>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d007      	beq.n	80092e6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2204      	movs	r2, #4
 80092da:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	e006      	b.n	80092f4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2201      	movs	r2, #1
 80092ea:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2200      	movs	r2, #0
 80092f0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80092f2:	2300      	movs	r3, #0
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3720      	adds	r7, #32
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	91a2b3c5 	.word	0x91a2b3c5
 8009300:	aaaaaaab 	.word	0xaaaaaaab
 8009304:	00015180 	.word	0x00015180

08009308 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af00      	add	r7, sp, #0
 800930e:	60f8      	str	r0, [r7, #12]
 8009310:	60b9      	str	r1, [r7, #8]
 8009312:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8009314:	f107 0314 	add.w	r3, r7, #20
 8009318:	2100      	movs	r1, #0
 800931a:	460a      	mov	r2, r1
 800931c:	801a      	strh	r2, [r3, #0]
 800931e:	460a      	mov	r2, r1
 8009320:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d002      	beq.n	800932e <HAL_RTC_GetDate+0x26>
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e03a      	b.n	80093a8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8009332:	f107 0314 	add.w	r3, r7, #20
 8009336:	2200      	movs	r2, #0
 8009338:	4619      	mov	r1, r3
 800933a:	68f8      	ldr	r0, [r7, #12]
 800933c:	f7ff fe56 	bl	8008fec <HAL_RTC_GetTime>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d001      	beq.n	800934a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	e02e      	b.n	80093a8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	7b1a      	ldrb	r2, [r3, #12]
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	7bda      	ldrb	r2, [r3, #15]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	7b5a      	ldrb	r2, [r3, #13]
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	7b9a      	ldrb	r2, [r3, #14]
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d01a      	beq.n	80093a6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	78db      	ldrb	r3, [r3, #3]
 8009374:	4618      	mov	r0, r3
 8009376:	f000 f92f 	bl	80095d8 <RTC_ByteToBcd2>
 800937a:	4603      	mov	r3, r0
 800937c:	461a      	mov	r2, r3
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	785b      	ldrb	r3, [r3, #1]
 8009386:	4618      	mov	r0, r3
 8009388:	f000 f926 	bl	80095d8 <RTC_ByteToBcd2>
 800938c:	4603      	mov	r3, r0
 800938e:	461a      	mov	r2, r3
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	789b      	ldrb	r3, [r3, #2]
 8009398:	4618      	mov	r0, r3
 800939a:	f000 f91d 	bl	80095d8 <RTC_ByteToBcd2>
 800939e:	4603      	mov	r3, r0
 80093a0:	461a      	mov	r2, r3
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80093a6:	2300      	movs	r3, #0
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3718      	adds	r7, #24
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b084      	sub	sp, #16
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80093b8:	2300      	movs	r3, #0
 80093ba:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d101      	bne.n	80093c6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	e01d      	b.n	8009402 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f022 0208 	bic.w	r2, r2, #8
 80093d4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80093d6:	f7fc fe1b 	bl	8006010 <HAL_GetTick>
 80093da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80093dc:	e009      	b.n	80093f2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80093de:	f7fc fe17 	bl	8006010 <HAL_GetTick>
 80093e2:	4602      	mov	r2, r0
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	1ad3      	subs	r3, r2, r3
 80093e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80093ec:	d901      	bls.n	80093f2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80093ee:	2303      	movs	r3, #3
 80093f0:	e007      	b.n	8009402 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f003 0308 	and.w	r3, r3, #8
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d0ee      	beq.n	80093de <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3710      	adds	r7, #16
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800940a:	b480      	push	{r7}
 800940c:	b087      	sub	sp, #28
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8009412:	2300      	movs	r3, #0
 8009414:	827b      	strh	r3, [r7, #18]
 8009416:	2300      	movs	r3, #0
 8009418:	823b      	strh	r3, [r7, #16]
 800941a:	2300      	movs	r3, #0
 800941c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800941e:	2300      	movs	r3, #0
 8009420:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	699b      	ldr	r3, [r3, #24]
 8009428:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	69db      	ldr	r3, [r3, #28]
 8009430:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	699b      	ldr	r3, [r3, #24]
 8009438:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800943a:	8a7a      	ldrh	r2, [r7, #18]
 800943c:	8a3b      	ldrh	r3, [r7, #16]
 800943e:	429a      	cmp	r2, r3
 8009440:	d008      	beq.n	8009454 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8009442:	8a3b      	ldrh	r3, [r7, #16]
 8009444:	041a      	lsls	r2, r3, #16
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	69db      	ldr	r3, [r3, #28]
 800944c:	b29b      	uxth	r3, r3
 800944e:	4313      	orrs	r3, r2
 8009450:	617b      	str	r3, [r7, #20]
 8009452:	e004      	b.n	800945e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8009454:	8a7b      	ldrh	r3, [r7, #18]
 8009456:	041a      	lsls	r2, r3, #16
 8009458:	89fb      	ldrh	r3, [r7, #14]
 800945a:	4313      	orrs	r3, r2
 800945c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800945e:	697b      	ldr	r3, [r7, #20]
}
 8009460:	4618      	mov	r0, r3
 8009462:	371c      	adds	r7, #28
 8009464:	46bd      	mov	sp, r7
 8009466:	bc80      	pop	{r7}
 8009468:	4770      	bx	lr

0800946a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
 8009472:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009474:	2300      	movs	r3, #0
 8009476:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 f85d 	bl	8009538 <RTC_EnterInitMode>
 800947e:	4603      	mov	r3, r0
 8009480:	2b00      	cmp	r3, #0
 8009482:	d002      	beq.n	800948a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	73fb      	strb	r3, [r7, #15]
 8009488:	e011      	b.n	80094ae <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	683a      	ldr	r2, [r7, #0]
 8009490:	0c12      	lsrs	r2, r2, #16
 8009492:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	683a      	ldr	r2, [r7, #0]
 800949a:	b292      	uxth	r2, r2
 800949c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f872 	bl	8009588 <RTC_ExitInitMode>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d001      	beq.n	80094ae <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80094ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80094c0:	2300      	movs	r3, #0
 80094c2:	81fb      	strh	r3, [r7, #14]
 80094c4:	2300      	movs	r3, #0
 80094c6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80094d8:	89fb      	ldrh	r3, [r7, #14]
 80094da:	041a      	lsls	r2, r3, #16
 80094dc:	89bb      	ldrh	r3, [r7, #12]
 80094de:	4313      	orrs	r3, r2
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3714      	adds	r7, #20
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bc80      	pop	{r7}
 80094e8:	4770      	bx	lr

080094ea <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f81d 	bl	8009538 <RTC_EnterInitMode>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d002      	beq.n	800950a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	73fb      	strb	r3, [r7, #15]
 8009508:	e011      	b.n	800952e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	683a      	ldr	r2, [r7, #0]
 8009510:	0c12      	lsrs	r2, r2, #16
 8009512:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	683a      	ldr	r2, [r7, #0]
 800951a:	b292      	uxth	r2, r2
 800951c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 f832 	bl	8009588 <RTC_ExitInitMode>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d001      	beq.n	800952e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b084      	sub	sp, #16
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009540:	2300      	movs	r3, #0
 8009542:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8009544:	f7fc fd64 	bl	8006010 <HAL_GetTick>
 8009548:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800954a:	e009      	b.n	8009560 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800954c:	f7fc fd60 	bl	8006010 <HAL_GetTick>
 8009550:	4602      	mov	r2, r0
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	1ad3      	subs	r3, r2, r3
 8009556:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800955a:	d901      	bls.n	8009560 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800955c:	2303      	movs	r3, #3
 800955e:	e00f      	b.n	8009580 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f003 0320 	and.w	r3, r3, #32
 800956a:	2b00      	cmp	r3, #0
 800956c:	d0ee      	beq.n	800954c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	685a      	ldr	r2, [r3, #4]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f042 0210 	orr.w	r2, r2, #16
 800957c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009590:	2300      	movs	r3, #0
 8009592:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	685a      	ldr	r2, [r3, #4]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f022 0210 	bic.w	r2, r2, #16
 80095a2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80095a4:	f7fc fd34 	bl	8006010 <HAL_GetTick>
 80095a8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80095aa:	e009      	b.n	80095c0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80095ac:	f7fc fd30 	bl	8006010 <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80095ba:	d901      	bls.n	80095c0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80095bc:	2303      	movs	r3, #3
 80095be:	e007      	b.n	80095d0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f003 0320 	and.w	r3, r3, #32
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d0ee      	beq.n	80095ac <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	4603      	mov	r3, r0
 80095e0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80095e6:	e005      	b.n	80095f4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3301      	adds	r3, #1
 80095ec:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80095ee:	79fb      	ldrb	r3, [r7, #7]
 80095f0:	3b0a      	subs	r3, #10
 80095f2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80095f4:	79fb      	ldrb	r3, [r7, #7]
 80095f6:	2b09      	cmp	r3, #9
 80095f8:	d8f6      	bhi.n	80095e8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	011b      	lsls	r3, r3, #4
 8009600:	b2da      	uxtb	r2, r3
 8009602:	79fb      	ldrb	r3, [r7, #7]
 8009604:	4313      	orrs	r3, r2
 8009606:	b2db      	uxtb	r3, r3
}
 8009608:	4618      	mov	r0, r3
 800960a:	3714      	adds	r7, #20
 800960c:	46bd      	mov	sp, r7
 800960e:	bc80      	pop	{r7}
 8009610:	4770      	bx	lr

08009612 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009612:	b480      	push	{r7}
 8009614:	b085      	sub	sp, #20
 8009616:	af00      	add	r7, sp, #0
 8009618:	4603      	mov	r3, r0
 800961a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800961c:	2300      	movs	r3, #0
 800961e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8009620:	79fb      	ldrb	r3, [r7, #7]
 8009622:	091b      	lsrs	r3, r3, #4
 8009624:	b2db      	uxtb	r3, r3
 8009626:	461a      	mov	r2, r3
 8009628:	4613      	mov	r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4413      	add	r3, r2
 800962e:	005b      	lsls	r3, r3, #1
 8009630:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009632:	79fb      	ldrb	r3, [r7, #7]
 8009634:	f003 030f 	and.w	r3, r3, #15
 8009638:	b2da      	uxtb	r2, r3
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	b2db      	uxtb	r3, r3
 800963e:	4413      	add	r3, r2
 8009640:	b2db      	uxtb	r3, r3
}
 8009642:	4618      	mov	r0, r3
 8009644:	3714      	adds	r7, #20
 8009646:	46bd      	mov	sp, r7
 8009648:	bc80      	pop	{r7}
 800964a:	4770      	bx	lr

0800964c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b086      	sub	sp, #24
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8009656:	2300      	movs	r3, #0
 8009658:	617b      	str	r3, [r7, #20]
 800965a:	2300      	movs	r3, #0
 800965c:	613b      	str	r3, [r7, #16]
 800965e:	2300      	movs	r3, #0
 8009660:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8009662:	2300      	movs	r3, #0
 8009664:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	7bdb      	ldrb	r3, [r3, #15]
 800966a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	7b5b      	ldrb	r3, [r3, #13]
 8009670:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	7b9b      	ldrb	r3, [r3, #14]
 8009676:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8009678:	2300      	movs	r3, #0
 800967a:	60bb      	str	r3, [r7, #8]
 800967c:	e06f      	b.n	800975e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d011      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	2b03      	cmp	r3, #3
 8009688:	d00e      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	2b05      	cmp	r3, #5
 800968e:	d00b      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	2b07      	cmp	r3, #7
 8009694:	d008      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	2b08      	cmp	r3, #8
 800969a:	d005      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	2b0a      	cmp	r3, #10
 80096a0:	d002      	beq.n	80096a8 <RTC_DateUpdate+0x5c>
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	2b0c      	cmp	r3, #12
 80096a6:	d117      	bne.n	80096d8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2b1e      	cmp	r3, #30
 80096ac:	d803      	bhi.n	80096b6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	3301      	adds	r3, #1
 80096b2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80096b4:	e050      	b.n	8009758 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	2b0c      	cmp	r3, #12
 80096ba:	d005      	beq.n	80096c8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	3301      	adds	r3, #1
 80096c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80096c2:	2301      	movs	r3, #1
 80096c4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80096c6:	e047      	b.n	8009758 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80096c8:	2301      	movs	r3, #1
 80096ca:	613b      	str	r3, [r7, #16]
          day = 1U;
 80096cc:	2301      	movs	r3, #1
 80096ce:	60fb      	str	r3, [r7, #12]
          year++;
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	3301      	adds	r3, #1
 80096d4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80096d6:	e03f      	b.n	8009758 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	2b04      	cmp	r3, #4
 80096dc:	d008      	beq.n	80096f0 <RTC_DateUpdate+0xa4>
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	2b06      	cmp	r3, #6
 80096e2:	d005      	beq.n	80096f0 <RTC_DateUpdate+0xa4>
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	2b09      	cmp	r3, #9
 80096e8:	d002      	beq.n	80096f0 <RTC_DateUpdate+0xa4>
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	2b0b      	cmp	r3, #11
 80096ee:	d10c      	bne.n	800970a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2b1d      	cmp	r3, #29
 80096f4:	d803      	bhi.n	80096fe <RTC_DateUpdate+0xb2>
      {
        day++;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	3301      	adds	r3, #1
 80096fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80096fc:	e02c      	b.n	8009758 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	3301      	adds	r3, #1
 8009702:	613b      	str	r3, [r7, #16]
        day = 1U;
 8009704:	2301      	movs	r3, #1
 8009706:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8009708:	e026      	b.n	8009758 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	2b02      	cmp	r3, #2
 800970e:	d123      	bne.n	8009758 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	2b1b      	cmp	r3, #27
 8009714:	d803      	bhi.n	800971e <RTC_DateUpdate+0xd2>
      {
        day++;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	3301      	adds	r3, #1
 800971a:	60fb      	str	r3, [r7, #12]
 800971c:	e01c      	b.n	8009758 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2b1c      	cmp	r3, #28
 8009722:	d111      	bne.n	8009748 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	b29b      	uxth	r3, r3
 8009728:	4618      	mov	r0, r3
 800972a:	f000 f839 	bl	80097a0 <RTC_IsLeapYear>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d003      	beq.n	800973c <RTC_DateUpdate+0xf0>
        {
          day++;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	3301      	adds	r3, #1
 8009738:	60fb      	str	r3, [r7, #12]
 800973a:	e00d      	b.n	8009758 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	3301      	adds	r3, #1
 8009740:	613b      	str	r3, [r7, #16]
          day = 1U;
 8009742:	2301      	movs	r3, #1
 8009744:	60fb      	str	r3, [r7, #12]
 8009746:	e007      	b.n	8009758 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b1d      	cmp	r3, #29
 800974c:	d104      	bne.n	8009758 <RTC_DateUpdate+0x10c>
      {
        month++;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	3301      	adds	r3, #1
 8009752:	613b      	str	r3, [r7, #16]
        day = 1U;
 8009754:	2301      	movs	r3, #1
 8009756:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	3301      	adds	r3, #1
 800975c:	60bb      	str	r3, [r7, #8]
 800975e:	68ba      	ldr	r2, [r7, #8]
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	429a      	cmp	r2, r3
 8009764:	d38b      	bcc.n	800967e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	b2da      	uxtb	r2, r3
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	b2da      	uxtb	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	b2da      	uxtb	r2, r3
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	b2db      	uxtb	r3, r3
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	b2d2      	uxtb	r2, r2
 8009786:	4619      	mov	r1, r3
 8009788:	6978      	ldr	r0, [r7, #20]
 800978a:	f000 f83b 	bl	8009804 <RTC_WeekDayNum>
 800978e:	4603      	mov	r3, r0
 8009790:	461a      	mov	r2, r3
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	731a      	strb	r2, [r3, #12]
}
 8009796:	bf00      	nop
 8009798:	3718      	adds	r7, #24
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
	...

080097a0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b083      	sub	sp, #12
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	4603      	mov	r3, r0
 80097a8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80097aa:	88fb      	ldrh	r3, [r7, #6]
 80097ac:	f003 0303 	and.w	r3, r3, #3
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80097b6:	2300      	movs	r3, #0
 80097b8:	e01d      	b.n	80097f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80097ba:	88fb      	ldrh	r3, [r7, #6]
 80097bc:	4a10      	ldr	r2, [pc, #64]	; (8009800 <RTC_IsLeapYear+0x60>)
 80097be:	fba2 1203 	umull	r1, r2, r2, r3
 80097c2:	0952      	lsrs	r2, r2, #5
 80097c4:	2164      	movs	r1, #100	; 0x64
 80097c6:	fb01 f202 	mul.w	r2, r1, r2
 80097ca:	1a9b      	subs	r3, r3, r2
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d001      	beq.n	80097d6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80097d2:	2301      	movs	r3, #1
 80097d4:	e00f      	b.n	80097f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	4a09      	ldr	r2, [pc, #36]	; (8009800 <RTC_IsLeapYear+0x60>)
 80097da:	fba2 1203 	umull	r1, r2, r2, r3
 80097de:	09d2      	lsrs	r2, r2, #7
 80097e0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80097e4:	fb01 f202 	mul.w	r2, r1, r2
 80097e8:	1a9b      	subs	r3, r3, r2
 80097ea:	b29b      	uxth	r3, r3
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d101      	bne.n	80097f4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80097f0:	2301      	movs	r3, #1
 80097f2:	e000      	b.n	80097f6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80097f4:	2300      	movs	r3, #0
  }
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bc80      	pop	{r7}
 80097fe:	4770      	bx	lr
 8009800:	51eb851f 	.word	0x51eb851f

08009804 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	460b      	mov	r3, r1
 800980e:	70fb      	strb	r3, [r7, #3]
 8009810:	4613      	mov	r3, r2
 8009812:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8009814:	2300      	movs	r3, #0
 8009816:	60bb      	str	r3, [r7, #8]
 8009818:	2300      	movs	r3, #0
 800981a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8009822:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8009824:	78fb      	ldrb	r3, [r7, #3]
 8009826:	2b02      	cmp	r3, #2
 8009828:	d82d      	bhi.n	8009886 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800982a:	78fa      	ldrb	r2, [r7, #3]
 800982c:	4613      	mov	r3, r2
 800982e:	005b      	lsls	r3, r3, #1
 8009830:	4413      	add	r3, r2
 8009832:	00db      	lsls	r3, r3, #3
 8009834:	1a9b      	subs	r3, r3, r2
 8009836:	4a2c      	ldr	r2, [pc, #176]	; (80098e8 <RTC_WeekDayNum+0xe4>)
 8009838:	fba2 2303 	umull	r2, r3, r2, r3
 800983c:	085a      	lsrs	r2, r3, #1
 800983e:	78bb      	ldrb	r3, [r7, #2]
 8009840:	441a      	add	r2, r3
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	441a      	add	r2, r3
 8009846:	68bb      	ldr	r3, [r7, #8]
 8009848:	3b01      	subs	r3, #1
 800984a:	089b      	lsrs	r3, r3, #2
 800984c:	441a      	add	r2, r3
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	3b01      	subs	r3, #1
 8009852:	4926      	ldr	r1, [pc, #152]	; (80098ec <RTC_WeekDayNum+0xe8>)
 8009854:	fba1 1303 	umull	r1, r3, r1, r3
 8009858:	095b      	lsrs	r3, r3, #5
 800985a:	1ad2      	subs	r2, r2, r3
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	3b01      	subs	r3, #1
 8009860:	4922      	ldr	r1, [pc, #136]	; (80098ec <RTC_WeekDayNum+0xe8>)
 8009862:	fba1 1303 	umull	r1, r3, r1, r3
 8009866:	09db      	lsrs	r3, r3, #7
 8009868:	4413      	add	r3, r2
 800986a:	1d1a      	adds	r2, r3, #4
 800986c:	4b20      	ldr	r3, [pc, #128]	; (80098f0 <RTC_WeekDayNum+0xec>)
 800986e:	fba3 1302 	umull	r1, r3, r3, r2
 8009872:	1ad1      	subs	r1, r2, r3
 8009874:	0849      	lsrs	r1, r1, #1
 8009876:	440b      	add	r3, r1
 8009878:	0899      	lsrs	r1, r3, #2
 800987a:	460b      	mov	r3, r1
 800987c:	00db      	lsls	r3, r3, #3
 800987e:	1a5b      	subs	r3, r3, r1
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	60fb      	str	r3, [r7, #12]
 8009884:	e029      	b.n	80098da <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8009886:	78fa      	ldrb	r2, [r7, #3]
 8009888:	4613      	mov	r3, r2
 800988a:	005b      	lsls	r3, r3, #1
 800988c:	4413      	add	r3, r2
 800988e:	00db      	lsls	r3, r3, #3
 8009890:	1a9b      	subs	r3, r3, r2
 8009892:	4a15      	ldr	r2, [pc, #84]	; (80098e8 <RTC_WeekDayNum+0xe4>)
 8009894:	fba2 2303 	umull	r2, r3, r2, r3
 8009898:	085a      	lsrs	r2, r3, #1
 800989a:	78bb      	ldrb	r3, [r7, #2]
 800989c:	441a      	add	r2, r3
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	441a      	add	r2, r3
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	089b      	lsrs	r3, r3, #2
 80098a6:	441a      	add	r2, r3
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4910      	ldr	r1, [pc, #64]	; (80098ec <RTC_WeekDayNum+0xe8>)
 80098ac:	fba1 1303 	umull	r1, r3, r1, r3
 80098b0:	095b      	lsrs	r3, r3, #5
 80098b2:	1ad2      	subs	r2, r2, r3
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	490d      	ldr	r1, [pc, #52]	; (80098ec <RTC_WeekDayNum+0xe8>)
 80098b8:	fba1 1303 	umull	r1, r3, r1, r3
 80098bc:	09db      	lsrs	r3, r3, #7
 80098be:	4413      	add	r3, r2
 80098c0:	1c9a      	adds	r2, r3, #2
 80098c2:	4b0b      	ldr	r3, [pc, #44]	; (80098f0 <RTC_WeekDayNum+0xec>)
 80098c4:	fba3 1302 	umull	r1, r3, r3, r2
 80098c8:	1ad1      	subs	r1, r2, r3
 80098ca:	0849      	lsrs	r1, r1, #1
 80098cc:	440b      	add	r3, r1
 80098ce:	0899      	lsrs	r1, r3, #2
 80098d0:	460b      	mov	r3, r1
 80098d2:	00db      	lsls	r3, r3, #3
 80098d4:	1a5b      	subs	r3, r3, r1
 80098d6:	1ad3      	subs	r3, r2, r3
 80098d8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	b2db      	uxtb	r3, r3
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3714      	adds	r7, #20
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bc80      	pop	{r7}
 80098e6:	4770      	bx	lr
 80098e8:	38e38e39 	.word	0x38e38e39
 80098ec:	51eb851f 	.word	0x51eb851f
 80098f0:	24924925 	.word	0x24924925

080098f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d101      	bne.n	8009906 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	e076      	b.n	80099f4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800990a:	2b00      	cmp	r3, #0
 800990c:	d108      	bne.n	8009920 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009916:	d009      	beq.n	800992c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	61da      	str	r2, [r3, #28]
 800991e:	e005      	b.n	800992c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2200      	movs	r2, #0
 8009924:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b00      	cmp	r3, #0
 800993c:	d106      	bne.n	800994c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f7fa fa38 	bl	8003dbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2202      	movs	r2, #2
 8009950:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681a      	ldr	r2, [r3, #0]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009962:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009974:	431a      	orrs	r2, r3
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800997e:	431a      	orrs	r2, r3
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	f003 0302 	and.w	r3, r3, #2
 8009988:	431a      	orrs	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	f003 0301 	and.w	r3, r3, #1
 8009992:	431a      	orrs	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800999c:	431a      	orrs	r2, r3
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	69db      	ldr	r3, [r3, #28]
 80099a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80099a6:	431a      	orrs	r2, r3
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6a1b      	ldr	r3, [r3, #32]
 80099ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099b0:	ea42 0103 	orr.w	r1, r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	430a      	orrs	r2, r1
 80099c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	699b      	ldr	r3, [r3, #24]
 80099c8:	0c1a      	lsrs	r2, r3, #16
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f002 0204 	and.w	r2, r2, #4
 80099d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	69da      	ldr	r2, [r3, #28]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80099e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2201      	movs	r2, #1
 80099ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3708      	adds	r7, #8
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b088      	sub	sp, #32
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	603b      	str	r3, [r7, #0]
 8009a08:	4613      	mov	r3, r2
 8009a0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d101      	bne.n	8009a1e <HAL_SPI_Transmit+0x22>
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	e126      	b.n	8009c6c <HAL_SPI_Transmit+0x270>
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a26:	f7fc faf3 	bl	8006010 <HAL_GetTick>
 8009a2a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009a2c:	88fb      	ldrh	r3, [r7, #6]
 8009a2e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d002      	beq.n	8009a42 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009a3c:	2302      	movs	r3, #2
 8009a3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009a40:	e10b      	b.n	8009c5a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d002      	beq.n	8009a4e <HAL_SPI_Transmit+0x52>
 8009a48:	88fb      	ldrh	r3, [r7, #6]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d102      	bne.n	8009a54 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009a52:	e102      	b.n	8009c5a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2203      	movs	r2, #3
 8009a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	68ba      	ldr	r2, [r7, #8]
 8009a66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	88fa      	ldrh	r2, [r7, #6]
 8009a6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	88fa      	ldrh	r2, [r7, #6]
 8009a72:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	2200      	movs	r2, #0
 8009a78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2200      	movs	r2, #0
 8009a84:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a9a:	d10f      	bne.n	8009abc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009aaa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009aba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ac6:	2b40      	cmp	r3, #64	; 0x40
 8009ac8:	d007      	beq.n	8009ada <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ad8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	68db      	ldr	r3, [r3, #12]
 8009ade:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ae2:	d14b      	bne.n	8009b7c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d002      	beq.n	8009af2 <HAL_SPI_Transmit+0xf6>
 8009aec:	8afb      	ldrh	r3, [r7, #22]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d13e      	bne.n	8009b70 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af6:	881a      	ldrh	r2, [r3, #0]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b02:	1c9a      	adds	r2, r3, #2
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	b29a      	uxth	r2, r3
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009b16:	e02b      	b.n	8009b70 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689b      	ldr	r3, [r3, #8]
 8009b1e:	f003 0302 	and.w	r3, r3, #2
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d112      	bne.n	8009b4c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b2a:	881a      	ldrh	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b36:	1c9a      	adds	r2, r3, #2
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	3b01      	subs	r3, #1
 8009b44:	b29a      	uxth	r2, r3
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	86da      	strh	r2, [r3, #54]	; 0x36
 8009b4a:	e011      	b.n	8009b70 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b4c:	f7fc fa60 	bl	8006010 <HAL_GetTick>
 8009b50:	4602      	mov	r2, r0
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d803      	bhi.n	8009b64 <HAL_SPI_Transmit+0x168>
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b62:	d102      	bne.n	8009b6a <HAL_SPI_Transmit+0x16e>
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d102      	bne.n	8009b70 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009b6e:	e074      	b.n	8009c5a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1ce      	bne.n	8009b18 <HAL_SPI_Transmit+0x11c>
 8009b7a:	e04c      	b.n	8009c16 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d002      	beq.n	8009b8a <HAL_SPI_Transmit+0x18e>
 8009b84:	8afb      	ldrh	r3, [r7, #22]
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d140      	bne.n	8009c0c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	330c      	adds	r3, #12
 8009b94:	7812      	ldrb	r2, [r2, #0]
 8009b96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9c:	1c5a      	adds	r2, r3, #1
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	3b01      	subs	r3, #1
 8009baa:	b29a      	uxth	r2, r3
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009bb0:	e02c      	b.n	8009c0c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	f003 0302 	and.w	r3, r3, #2
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d113      	bne.n	8009be8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	330c      	adds	r3, #12
 8009bca:	7812      	ldrb	r2, [r2, #0]
 8009bcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd2:	1c5a      	adds	r2, r3, #1
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bdc:	b29b      	uxth	r3, r3
 8009bde:	3b01      	subs	r3, #1
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	86da      	strh	r2, [r3, #54]	; 0x36
 8009be6:	e011      	b.n	8009c0c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009be8:	f7fc fa12 	bl	8006010 <HAL_GetTick>
 8009bec:	4602      	mov	r2, r0
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	1ad3      	subs	r3, r2, r3
 8009bf2:	683a      	ldr	r2, [r7, #0]
 8009bf4:	429a      	cmp	r2, r3
 8009bf6:	d803      	bhi.n	8009c00 <HAL_SPI_Transmit+0x204>
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bfe:	d102      	bne.n	8009c06 <HAL_SPI_Transmit+0x20a>
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d102      	bne.n	8009c0c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009c06:	2303      	movs	r3, #3
 8009c08:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009c0a:	e026      	b.n	8009c5a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d1cd      	bne.n	8009bb2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c16:	69ba      	ldr	r2, [r7, #24]
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	68f8      	ldr	r0, [r7, #12]
 8009c1c:	f000 fbc4 	bl	800a3a8 <SPI_EndRxTxTransaction>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d002      	beq.n	8009c2c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d10a      	bne.n	8009c4a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c34:	2300      	movs	r3, #0
 8009c36:	613b      	str	r3, [r7, #16]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	613b      	str	r3, [r7, #16]
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	689b      	ldr	r3, [r3, #8]
 8009c46:	613b      	str	r3, [r7, #16]
 8009c48:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d002      	beq.n	8009c58 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009c52:	2301      	movs	r3, #1
 8009c54:	77fb      	strb	r3, [r7, #31]
 8009c56:	e000      	b.n	8009c5a <HAL_SPI_Transmit+0x25e>
  }

error:
 8009c58:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009c6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	3720      	adds	r7, #32
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b088      	sub	sp, #32
 8009c78:	af02      	add	r7, sp, #8
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	603b      	str	r3, [r7, #0]
 8009c80:	4613      	mov	r3, r2
 8009c82:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009c84:	2300      	movs	r3, #0
 8009c86:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c90:	d112      	bne.n	8009cb8 <HAL_SPI_Receive+0x44>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d10e      	bne.n	8009cb8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2204      	movs	r2, #4
 8009c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009ca2:	88fa      	ldrh	r2, [r7, #6]
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	9300      	str	r3, [sp, #0]
 8009ca8:	4613      	mov	r3, r2
 8009caa:	68ba      	ldr	r2, [r7, #8]
 8009cac:	68b9      	ldr	r1, [r7, #8]
 8009cae:	68f8      	ldr	r0, [r7, #12]
 8009cb0:	f000 f8f1 	bl	8009e96 <HAL_SPI_TransmitReceive>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	e0ea      	b.n	8009e8e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d101      	bne.n	8009cc6 <HAL_SPI_Receive+0x52>
 8009cc2:	2302      	movs	r3, #2
 8009cc4:	e0e3      	b.n	8009e8e <HAL_SPI_Receive+0x21a>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009cce:	f7fc f99f 	bl	8006010 <HAL_GetTick>
 8009cd2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d002      	beq.n	8009ce6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009ce0:	2302      	movs	r3, #2
 8009ce2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009ce4:	e0ca      	b.n	8009e7c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d002      	beq.n	8009cf2 <HAL_SPI_Receive+0x7e>
 8009cec:	88fb      	ldrh	r3, [r7, #6]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d102      	bne.n	8009cf8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cf6:	e0c1      	b.n	8009e7c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2204      	movs	r2, #4
 8009cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	68ba      	ldr	r2, [r7, #8]
 8009d0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	88fa      	ldrh	r2, [r7, #6]
 8009d10:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	88fa      	ldrh	r2, [r7, #6]
 8009d16:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2200      	movs	r2, #0
 8009d28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	2200      	movs	r2, #0
 8009d34:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d3e:	d10f      	bne.n	8009d60 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009d5e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d6a:	2b40      	cmp	r3, #64	; 0x40
 8009d6c:	d007      	beq.n	8009d7e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d7c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	68db      	ldr	r3, [r3, #12]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d162      	bne.n	8009e4c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009d86:	e02e      	b.n	8009de6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	f003 0301 	and.w	r3, r3, #1
 8009d92:	2b01      	cmp	r3, #1
 8009d94:	d115      	bne.n	8009dc2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f103 020c 	add.w	r2, r3, #12
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da2:	7812      	ldrb	r2, [r2, #0]
 8009da4:	b2d2      	uxtb	r2, r2
 8009da6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dac:	1c5a      	adds	r2, r3, #1
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	3b01      	subs	r3, #1
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009dc0:	e011      	b.n	8009de6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009dc2:	f7fc f925 	bl	8006010 <HAL_GetTick>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	1ad3      	subs	r3, r2, r3
 8009dcc:	683a      	ldr	r2, [r7, #0]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d803      	bhi.n	8009dda <HAL_SPI_Receive+0x166>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd8:	d102      	bne.n	8009de0 <HAL_SPI_Receive+0x16c>
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d102      	bne.n	8009de6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009de4:	e04a      	b.n	8009e7c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d1cb      	bne.n	8009d88 <HAL_SPI_Receive+0x114>
 8009df0:	e031      	b.n	8009e56 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	f003 0301 	and.w	r3, r3, #1
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d113      	bne.n	8009e28 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68da      	ldr	r2, [r3, #12]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e0a:	b292      	uxth	r2, r2
 8009e0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e12:	1c9a      	adds	r2, r3, #2
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	b29a      	uxth	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e26:	e011      	b.n	8009e4c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e28:	f7fc f8f2 	bl	8006010 <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	693b      	ldr	r3, [r7, #16]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d803      	bhi.n	8009e40 <HAL_SPI_Receive+0x1cc>
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e3e:	d102      	bne.n	8009e46 <HAL_SPI_Receive+0x1d2>
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d102      	bne.n	8009e4c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009e46:	2303      	movs	r3, #3
 8009e48:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009e4a:	e017      	b.n	8009e7c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1cd      	bne.n	8009df2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009e56:	693a      	ldr	r2, [r7, #16]
 8009e58:	6839      	ldr	r1, [r7, #0]
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f000 fa52 	bl	800a304 <SPI_EndRxTransaction>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d002      	beq.n	8009e6c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2220      	movs	r2, #32
 8009e6a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009e74:	2301      	movs	r3, #1
 8009e76:	75fb      	strb	r3, [r7, #23]
 8009e78:	e000      	b.n	8009e7c <HAL_SPI_Receive+0x208>
  }

error :
 8009e7a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3718      	adds	r7, #24
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b08c      	sub	sp, #48	; 0x30
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	60f8      	str	r0, [r7, #12]
 8009e9e:	60b9      	str	r1, [r7, #8]
 8009ea0:	607a      	str	r2, [r7, #4]
 8009ea2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d101      	bne.n	8009ebc <HAL_SPI_TransmitReceive+0x26>
 8009eb8:	2302      	movs	r3, #2
 8009eba:	e18a      	b.n	800a1d2 <HAL_SPI_TransmitReceive+0x33c>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ec4:	f7fc f8a4 	bl	8006010 <HAL_GetTick>
 8009ec8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ed0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009eda:	887b      	ldrh	r3, [r7, #2]
 8009edc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d00f      	beq.n	8009f06 <HAL_SPI_TransmitReceive+0x70>
 8009ee6:	69fb      	ldr	r3, [r7, #28]
 8009ee8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009eec:	d107      	bne.n	8009efe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	689b      	ldr	r3, [r3, #8]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d103      	bne.n	8009efe <HAL_SPI_TransmitReceive+0x68>
 8009ef6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009efa:	2b04      	cmp	r3, #4
 8009efc:	d003      	beq.n	8009f06 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009efe:	2302      	movs	r3, #2
 8009f00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009f04:	e15b      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d005      	beq.n	8009f18 <HAL_SPI_TransmitReceive+0x82>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d002      	beq.n	8009f18 <HAL_SPI_TransmitReceive+0x82>
 8009f12:	887b      	ldrh	r3, [r7, #2]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d103      	bne.n	8009f20 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009f1e:	e14e      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	2b04      	cmp	r3, #4
 8009f2a:	d003      	beq.n	8009f34 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2205      	movs	r2, #5
 8009f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	887a      	ldrh	r2, [r7, #2]
 8009f44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	887a      	ldrh	r2, [r7, #2]
 8009f4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	68ba      	ldr	r2, [r7, #8]
 8009f50:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	887a      	ldrh	r2, [r7, #2]
 8009f56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	887a      	ldrh	r2, [r7, #2]
 8009f5c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	2200      	movs	r2, #0
 8009f62:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2200      	movs	r2, #0
 8009f68:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f74:	2b40      	cmp	r3, #64	; 0x40
 8009f76:	d007      	beq.n	8009f88 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f90:	d178      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d002      	beq.n	8009fa0 <HAL_SPI_TransmitReceive+0x10a>
 8009f9a:	8b7b      	ldrh	r3, [r7, #26]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d166      	bne.n	800a06e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fa4:	881a      	ldrh	r2, [r3, #0]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb0:	1c9a      	adds	r2, r3, #2
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	b29a      	uxth	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fc4:	e053      	b.n	800a06e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d11b      	bne.n	800a00c <HAL_SPI_TransmitReceive+0x176>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d016      	beq.n	800a00c <HAL_SPI_TransmitReceive+0x176>
 8009fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d113      	bne.n	800a00c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fe8:	881a      	ldrh	r2, [r3, #0]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff4:	1c9a      	adds	r2, r3, #2
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	3b01      	subs	r3, #1
 800a002:	b29a      	uxth	r2, r3
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a008:	2300      	movs	r3, #0
 800a00a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	f003 0301 	and.w	r3, r3, #1
 800a016:	2b01      	cmp	r3, #1
 800a018:	d119      	bne.n	800a04e <HAL_SPI_TransmitReceive+0x1b8>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a01e:	b29b      	uxth	r3, r3
 800a020:	2b00      	cmp	r3, #0
 800a022:	d014      	beq.n	800a04e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68da      	ldr	r2, [r3, #12]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a02e:	b292      	uxth	r2, r2
 800a030:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a036:	1c9a      	adds	r2, r3, #2
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a040:	b29b      	uxth	r3, r3
 800a042:	3b01      	subs	r3, #1
 800a044:	b29a      	uxth	r2, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a04a:	2301      	movs	r3, #1
 800a04c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a04e:	f7fb ffdf 	bl	8006010 <HAL_GetTick>
 800a052:	4602      	mov	r2, r0
 800a054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a056:	1ad3      	subs	r3, r2, r3
 800a058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d807      	bhi.n	800a06e <HAL_SPI_TransmitReceive+0x1d8>
 800a05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a060:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a064:	d003      	beq.n	800a06e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a06c:	e0a7      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a072:	b29b      	uxth	r3, r3
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1a6      	bne.n	8009fc6 <HAL_SPI_TransmitReceive+0x130>
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a07c:	b29b      	uxth	r3, r3
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1a1      	bne.n	8009fc6 <HAL_SPI_TransmitReceive+0x130>
 800a082:	e07c      	b.n	800a17e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d002      	beq.n	800a092 <HAL_SPI_TransmitReceive+0x1fc>
 800a08c:	8b7b      	ldrh	r3, [r7, #26]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d16b      	bne.n	800a16a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	330c      	adds	r3, #12
 800a09c:	7812      	ldrb	r2, [r2, #0]
 800a09e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0a4:	1c5a      	adds	r2, r3, #1
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	b29a      	uxth	r2, r3
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0b8:	e057      	b.n	800a16a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	f003 0302 	and.w	r3, r3, #2
 800a0c4:	2b02      	cmp	r3, #2
 800a0c6:	d11c      	bne.n	800a102 <HAL_SPI_TransmitReceive+0x26c>
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0cc:	b29b      	uxth	r3, r3
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d017      	beq.n	800a102 <HAL_SPI_TransmitReceive+0x26c>
 800a0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d114      	bne.n	800a102 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	330c      	adds	r3, #12
 800a0e2:	7812      	ldrb	r2, [r2, #0]
 800a0e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0ea:	1c5a      	adds	r2, r3, #1
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	b29a      	uxth	r2, r3
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a0fe:	2300      	movs	r3, #0
 800a100:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	f003 0301 	and.w	r3, r3, #1
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d119      	bne.n	800a144 <HAL_SPI_TransmitReceive+0x2ae>
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a114:	b29b      	uxth	r3, r3
 800a116:	2b00      	cmp	r3, #0
 800a118:	d014      	beq.n	800a144 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	68da      	ldr	r2, [r3, #12]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a124:	b2d2      	uxtb	r2, r2
 800a126:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a12c:	1c5a      	adds	r2, r3, #1
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a136:	b29b      	uxth	r3, r3
 800a138:	3b01      	subs	r3, #1
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a140:	2301      	movs	r3, #1
 800a142:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a144:	f7fb ff64 	bl	8006010 <HAL_GetTick>
 800a148:	4602      	mov	r2, r0
 800a14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14c:	1ad3      	subs	r3, r2, r3
 800a14e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a150:	429a      	cmp	r2, r3
 800a152:	d803      	bhi.n	800a15c <HAL_SPI_TransmitReceive+0x2c6>
 800a154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15a:	d102      	bne.n	800a162 <HAL_SPI_TransmitReceive+0x2cc>
 800a15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d103      	bne.n	800a16a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a168:	e029      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a16e:	b29b      	uxth	r3, r3
 800a170:	2b00      	cmp	r3, #0
 800a172:	d1a2      	bne.n	800a0ba <HAL_SPI_TransmitReceive+0x224>
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a178:	b29b      	uxth	r3, r3
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d19d      	bne.n	800a0ba <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a17e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a180:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f000 f910 	bl	800a3a8 <SPI_EndRxTxTransaction>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d006      	beq.n	800a19c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a18e:	2301      	movs	r3, #1
 800a190:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	2220      	movs	r2, #32
 800a198:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a19a:	e010      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d10b      	bne.n	800a1bc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	617b      	str	r3, [r7, #20]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	617b      	str	r3, [r7, #20]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	617b      	str	r3, [r7, #20]
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	e000      	b.n	800a1be <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a1bc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a1ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3730      	adds	r7, #48	; 0x30
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a1da:	b480      	push	{r7}
 800a1dc:	b083      	sub	sp, #12
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1e8:	b2db      	uxtb	r3, r3
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	370c      	adds	r7, #12
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bc80      	pop	{r7}
 800a1f2:	4770      	bx	lr

0800a1f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b088      	sub	sp, #32
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	603b      	str	r3, [r7, #0]
 800a200:	4613      	mov	r3, r2
 800a202:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a204:	f7fb ff04 	bl	8006010 <HAL_GetTick>
 800a208:	4602      	mov	r2, r0
 800a20a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a20c:	1a9b      	subs	r3, r3, r2
 800a20e:	683a      	ldr	r2, [r7, #0]
 800a210:	4413      	add	r3, r2
 800a212:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a214:	f7fb fefc 	bl	8006010 <HAL_GetTick>
 800a218:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a21a:	4b39      	ldr	r3, [pc, #228]	; (800a300 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	015b      	lsls	r3, r3, #5
 800a220:	0d1b      	lsrs	r3, r3, #20
 800a222:	69fa      	ldr	r2, [r7, #28]
 800a224:	fb02 f303 	mul.w	r3, r2, r3
 800a228:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a22a:	e054      	b.n	800a2d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a232:	d050      	beq.n	800a2d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a234:	f7fb feec 	bl	8006010 <HAL_GetTick>
 800a238:	4602      	mov	r2, r0
 800a23a:	69bb      	ldr	r3, [r7, #24]
 800a23c:	1ad3      	subs	r3, r2, r3
 800a23e:	69fa      	ldr	r2, [r7, #28]
 800a240:	429a      	cmp	r2, r3
 800a242:	d902      	bls.n	800a24a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d13d      	bne.n	800a2c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	685a      	ldr	r2, [r3, #4]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a258:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a262:	d111      	bne.n	800a288 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a26c:	d004      	beq.n	800a278 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a276:	d107      	bne.n	800a288 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	681a      	ldr	r2, [r3, #0]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a286:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a28c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a290:	d10f      	bne.n	800a2b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	681a      	ldr	r2, [r3, #0]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a2b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a2c2:	2303      	movs	r3, #3
 800a2c4:	e017      	b.n	800a2f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	689a      	ldr	r2, [r3, #8]
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	68ba      	ldr	r2, [r7, #8]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	bf0c      	ite	eq
 800a2e6:	2301      	moveq	r3, #1
 800a2e8:	2300      	movne	r3, #0
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	79fb      	ldrb	r3, [r7, #7]
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d19b      	bne.n	800a22c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3720      	adds	r7, #32
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop
 800a300:	20000200 	.word	0x20000200

0800a304 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af02      	add	r7, sp, #8
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a318:	d111      	bne.n	800a33e <SPI_EndRxTransaction+0x3a>
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a322:	d004      	beq.n	800a32e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a32c:	d107      	bne.n	800a33e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a33c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a346:	d117      	bne.n	800a378 <SPI_EndRxTransaction+0x74>
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a350:	d112      	bne.n	800a378 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	9300      	str	r3, [sp, #0]
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	2200      	movs	r2, #0
 800a35a:	2101      	movs	r1, #1
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f7ff ff49 	bl	800a1f4 <SPI_WaitFlagStateUntilTimeout>
 800a362:	4603      	mov	r3, r0
 800a364:	2b00      	cmp	r3, #0
 800a366:	d01a      	beq.n	800a39e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a36c:	f043 0220 	orr.w	r2, r3, #32
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a374:	2303      	movs	r3, #3
 800a376:	e013      	b.n	800a3a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	9300      	str	r3, [sp, #0]
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	2200      	movs	r2, #0
 800a380:	2180      	movs	r1, #128	; 0x80
 800a382:	68f8      	ldr	r0, [r7, #12]
 800a384:	f7ff ff36 	bl	800a1f4 <SPI_WaitFlagStateUntilTimeout>
 800a388:	4603      	mov	r3, r0
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d007      	beq.n	800a39e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a392:	f043 0220 	orr.w	r2, r3, #32
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a39a:	2303      	movs	r3, #3
 800a39c:	e000      	b.n	800a3a0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800a39e:	2300      	movs	r3, #0
}
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	3710      	adds	r7, #16
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	bd80      	pop	{r7, pc}

0800a3a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b086      	sub	sp, #24
 800a3ac:	af02      	add	r7, sp, #8
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	9300      	str	r3, [sp, #0]
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	2180      	movs	r1, #128	; 0x80
 800a3be:	68f8      	ldr	r0, [r7, #12]
 800a3c0:	f7ff ff18 	bl	800a1f4 <SPI_WaitFlagStateUntilTimeout>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d007      	beq.n	800a3da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3ce:	f043 0220 	orr.w	r2, r3, #32
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e000      	b.n	800a3dc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d101      	bne.n	800a3f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	e03f      	b.n	800a476 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d106      	bne.n	800a410 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f7f9 fd5c 	bl	8003ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2224      	movs	r2, #36	; 0x24
 800a414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68da      	ldr	r2, [r3, #12]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a426:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 f96d 	bl	800a708 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	691a      	ldr	r2, [r3, #16]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a43c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	695a      	ldr	r2, [r3, #20]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a44c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	68da      	ldr	r2, [r3, #12]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a45c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2200      	movs	r2, #0
 800a462:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2220      	movs	r2, #32
 800a468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2220      	movs	r2, #32
 800a470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a474:	2300      	movs	r3, #0
}
 800a476:	4618      	mov	r0, r3
 800a478:	3708      	adds	r7, #8
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}

0800a47e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	b08a      	sub	sp, #40	; 0x28
 800a482:	af02      	add	r7, sp, #8
 800a484:	60f8      	str	r0, [r7, #12]
 800a486:	60b9      	str	r1, [r7, #8]
 800a488:	603b      	str	r3, [r7, #0]
 800a48a:	4613      	mov	r3, r2
 800a48c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a498:	b2db      	uxtb	r3, r3
 800a49a:	2b20      	cmp	r3, #32
 800a49c:	d17c      	bne.n	800a598 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d002      	beq.n	800a4aa <HAL_UART_Transmit+0x2c>
 800a4a4:	88fb      	ldrh	r3, [r7, #6]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d101      	bne.n	800a4ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e075      	b.n	800a59a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d101      	bne.n	800a4bc <HAL_UART_Transmit+0x3e>
 800a4b8:	2302      	movs	r3, #2
 800a4ba:	e06e      	b.n	800a59a <HAL_UART_Transmit+0x11c>
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2221      	movs	r2, #33	; 0x21
 800a4ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a4d2:	f7fb fd9d 	bl	8006010 <HAL_GetTick>
 800a4d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	88fa      	ldrh	r2, [r7, #6]
 800a4dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	88fa      	ldrh	r2, [r7, #6]
 800a4e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4ec:	d108      	bne.n	800a500 <HAL_UART_Transmit+0x82>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	691b      	ldr	r3, [r3, #16]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d104      	bne.n	800a500 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	61bb      	str	r3, [r7, #24]
 800a4fe:	e003      	b.n	800a508 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a504:	2300      	movs	r3, #0
 800a506:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a510:	e02a      	b.n	800a568 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	9300      	str	r3, [sp, #0]
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	2200      	movs	r2, #0
 800a51a:	2180      	movs	r1, #128	; 0x80
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f000 f870 	bl	800a602 <UART_WaitOnFlagUntilTimeout>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d001      	beq.n	800a52c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a528:	2303      	movs	r3, #3
 800a52a:	e036      	b.n	800a59a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d10b      	bne.n	800a54a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	881b      	ldrh	r3, [r3, #0]
 800a536:	461a      	mov	r2, r3
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a540:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	3302      	adds	r3, #2
 800a546:	61bb      	str	r3, [r7, #24]
 800a548:	e007      	b.n	800a55a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a54a:	69fb      	ldr	r3, [r7, #28]
 800a54c:	781a      	ldrb	r2, [r3, #0]
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a554:	69fb      	ldr	r3, [r7, #28]
 800a556:	3301      	adds	r3, #1
 800a558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a55e:	b29b      	uxth	r3, r3
 800a560:	3b01      	subs	r3, #1
 800a562:	b29a      	uxth	r2, r3
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1cf      	bne.n	800a512 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	9300      	str	r3, [sp, #0]
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	2200      	movs	r2, #0
 800a57a:	2140      	movs	r1, #64	; 0x40
 800a57c:	68f8      	ldr	r0, [r7, #12]
 800a57e:	f000 f840 	bl	800a602 <UART_WaitOnFlagUntilTimeout>
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a588:	2303      	movs	r3, #3
 800a58a:	e006      	b.n	800a59a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2220      	movs	r2, #32
 800a590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	e000      	b.n	800a59a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a598:	2302      	movs	r3, #2
  }
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3720      	adds	r7, #32
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}

0800a5a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a5a2:	b580      	push	{r7, lr}
 800a5a4:	b084      	sub	sp, #16
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	60f8      	str	r0, [r7, #12]
 800a5aa:	60b9      	str	r1, [r7, #8]
 800a5ac:	4613      	mov	r3, r2
 800a5ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	2b20      	cmp	r3, #32
 800a5ba:	d11d      	bne.n	800a5f8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d002      	beq.n	800a5c8 <HAL_UART_Receive_IT+0x26>
 800a5c2:	88fb      	ldrh	r3, [r7, #6]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d101      	bne.n	800a5cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e016      	b.n	800a5fa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d101      	bne.n	800a5da <HAL_UART_Receive_IT+0x38>
 800a5d6:	2302      	movs	r3, #2
 800a5d8:	e00f      	b.n	800a5fa <HAL_UART_Receive_IT+0x58>
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800a5e8:	88fb      	ldrh	r3, [r7, #6]
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	68b9      	ldr	r1, [r7, #8]
 800a5ee:	68f8      	ldr	r0, [r7, #12]
 800a5f0:	f000 f851 	bl	800a696 <UART_Start_Receive_IT>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	e000      	b.n	800a5fa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a5f8:	2302      	movs	r3, #2
  }
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3710      	adds	r7, #16
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b084      	sub	sp, #16
 800a606:	af00      	add	r7, sp, #0
 800a608:	60f8      	str	r0, [r7, #12]
 800a60a:	60b9      	str	r1, [r7, #8]
 800a60c:	603b      	str	r3, [r7, #0]
 800a60e:	4613      	mov	r3, r2
 800a610:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a612:	e02c      	b.n	800a66e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a614:	69bb      	ldr	r3, [r7, #24]
 800a616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a61a:	d028      	beq.n	800a66e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a61c:	69bb      	ldr	r3, [r7, #24]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d007      	beq.n	800a632 <UART_WaitOnFlagUntilTimeout+0x30>
 800a622:	f7fb fcf5 	bl	8006010 <HAL_GetTick>
 800a626:	4602      	mov	r2, r0
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	1ad3      	subs	r3, r2, r3
 800a62c:	69ba      	ldr	r2, [r7, #24]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d21d      	bcs.n	800a66e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68da      	ldr	r2, [r3, #12]
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a640:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	695a      	ldr	r2, [r3, #20]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f022 0201 	bic.w	r2, r2, #1
 800a650:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2220      	movs	r2, #32
 800a656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	2220      	movs	r2, #32
 800a65e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	2200      	movs	r2, #0
 800a666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a66a:	2303      	movs	r3, #3
 800a66c:	e00f      	b.n	800a68e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	4013      	ands	r3, r2
 800a678:	68ba      	ldr	r2, [r7, #8]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	bf0c      	ite	eq
 800a67e:	2301      	moveq	r3, #1
 800a680:	2300      	movne	r3, #0
 800a682:	b2db      	uxtb	r3, r3
 800a684:	461a      	mov	r2, r3
 800a686:	79fb      	ldrb	r3, [r7, #7]
 800a688:	429a      	cmp	r2, r3
 800a68a:	d0c3      	beq.n	800a614 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a68c:	2300      	movs	r3, #0
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3710      	adds	r7, #16
 800a692:	46bd      	mov	sp, r7
 800a694:	bd80      	pop	{r7, pc}

0800a696 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a696:	b480      	push	{r7}
 800a698:	b085      	sub	sp, #20
 800a69a:	af00      	add	r7, sp, #0
 800a69c:	60f8      	str	r0, [r7, #12]
 800a69e:	60b9      	str	r1, [r7, #8]
 800a6a0:	4613      	mov	r3, r2
 800a6a2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	68ba      	ldr	r2, [r7, #8]
 800a6a8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	88fa      	ldrh	r2, [r7, #6]
 800a6ae:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	88fa      	ldrh	r2, [r7, #6]
 800a6b4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2222      	movs	r2, #34	; 0x22
 800a6c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	68da      	ldr	r2, [r3, #12]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a6da:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	695a      	ldr	r2, [r3, #20]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	f042 0201 	orr.w	r2, r2, #1
 800a6ea:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68da      	ldr	r2, [r3, #12]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f042 0220 	orr.w	r2, r2, #32
 800a6fa:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3714      	adds	r7, #20
 800a702:	46bd      	mov	sp, r7
 800a704:	bc80      	pop	{r7}
 800a706:	4770      	bx	lr

0800a708 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	68da      	ldr	r2, [r3, #12]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	430a      	orrs	r2, r1
 800a724:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	689a      	ldr	r2, [r3, #8]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	691b      	ldr	r3, [r3, #16]
 800a72e:	431a      	orrs	r2, r3
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	695b      	ldr	r3, [r3, #20]
 800a734:	4313      	orrs	r3, r2
 800a736:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a742:	f023 030c 	bic.w	r3, r3, #12
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	6812      	ldr	r2, [r2, #0]
 800a74a:	68b9      	ldr	r1, [r7, #8]
 800a74c:	430b      	orrs	r3, r1
 800a74e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	695b      	ldr	r3, [r3, #20]
 800a756:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	699a      	ldr	r2, [r3, #24]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a2c      	ldr	r2, [pc, #176]	; (800a81c <UART_SetConfig+0x114>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d103      	bne.n	800a778 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a770:	f7fe f944 	bl	80089fc <HAL_RCC_GetPCLK2Freq>
 800a774:	60f8      	str	r0, [r7, #12]
 800a776:	e002      	b.n	800a77e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a778:	f7fe f92c 	bl	80089d4 <HAL_RCC_GetPCLK1Freq>
 800a77c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a77e:	68fa      	ldr	r2, [r7, #12]
 800a780:	4613      	mov	r3, r2
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4413      	add	r3, r2
 800a786:	009a      	lsls	r2, r3, #2
 800a788:	441a      	add	r2, r3
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	009b      	lsls	r3, r3, #2
 800a790:	fbb2 f3f3 	udiv	r3, r2, r3
 800a794:	4a22      	ldr	r2, [pc, #136]	; (800a820 <UART_SetConfig+0x118>)
 800a796:	fba2 2303 	umull	r2, r3, r2, r3
 800a79a:	095b      	lsrs	r3, r3, #5
 800a79c:	0119      	lsls	r1, r3, #4
 800a79e:	68fa      	ldr	r2, [r7, #12]
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	009b      	lsls	r3, r3, #2
 800a7a4:	4413      	add	r3, r2
 800a7a6:	009a      	lsls	r2, r3, #2
 800a7a8:	441a      	add	r2, r3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a7b4:	4b1a      	ldr	r3, [pc, #104]	; (800a820 <UART_SetConfig+0x118>)
 800a7b6:	fba3 0302 	umull	r0, r3, r3, r2
 800a7ba:	095b      	lsrs	r3, r3, #5
 800a7bc:	2064      	movs	r0, #100	; 0x64
 800a7be:	fb00 f303 	mul.w	r3, r0, r3
 800a7c2:	1ad3      	subs	r3, r2, r3
 800a7c4:	011b      	lsls	r3, r3, #4
 800a7c6:	3332      	adds	r3, #50	; 0x32
 800a7c8:	4a15      	ldr	r2, [pc, #84]	; (800a820 <UART_SetConfig+0x118>)
 800a7ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a7ce:	095b      	lsrs	r3, r3, #5
 800a7d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7d4:	4419      	add	r1, r3
 800a7d6:	68fa      	ldr	r2, [r7, #12]
 800a7d8:	4613      	mov	r3, r2
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	4413      	add	r3, r2
 800a7de:	009a      	lsls	r2, r3, #2
 800a7e0:	441a      	add	r2, r3
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	fbb2 f2f3 	udiv	r2, r2, r3
 800a7ec:	4b0c      	ldr	r3, [pc, #48]	; (800a820 <UART_SetConfig+0x118>)
 800a7ee:	fba3 0302 	umull	r0, r3, r3, r2
 800a7f2:	095b      	lsrs	r3, r3, #5
 800a7f4:	2064      	movs	r0, #100	; 0x64
 800a7f6:	fb00 f303 	mul.w	r3, r0, r3
 800a7fa:	1ad3      	subs	r3, r2, r3
 800a7fc:	011b      	lsls	r3, r3, #4
 800a7fe:	3332      	adds	r3, #50	; 0x32
 800a800:	4a07      	ldr	r2, [pc, #28]	; (800a820 <UART_SetConfig+0x118>)
 800a802:	fba2 2303 	umull	r2, r3, r2, r3
 800a806:	095b      	lsrs	r3, r3, #5
 800a808:	f003 020f 	and.w	r2, r3, #15
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	440a      	add	r2, r1
 800a812:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a814:	bf00      	nop
 800a816:	3710      	adds	r7, #16
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	40013800 	.word	0x40013800
 800a820:	51eb851f 	.word	0x51eb851f

0800a824 <__errno>:
 800a824:	4b01      	ldr	r3, [pc, #4]	; (800a82c <__errno+0x8>)
 800a826:	6818      	ldr	r0, [r3, #0]
 800a828:	4770      	bx	lr
 800a82a:	bf00      	nop
 800a82c:	2000020c 	.word	0x2000020c

0800a830 <__libc_init_array>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	2600      	movs	r6, #0
 800a834:	4d0c      	ldr	r5, [pc, #48]	; (800a868 <__libc_init_array+0x38>)
 800a836:	4c0d      	ldr	r4, [pc, #52]	; (800a86c <__libc_init_array+0x3c>)
 800a838:	1b64      	subs	r4, r4, r5
 800a83a:	10a4      	asrs	r4, r4, #2
 800a83c:	42a6      	cmp	r6, r4
 800a83e:	d109      	bne.n	800a854 <__libc_init_array+0x24>
 800a840:	f000 fcaa 	bl	800b198 <_init>
 800a844:	2600      	movs	r6, #0
 800a846:	4d0a      	ldr	r5, [pc, #40]	; (800a870 <__libc_init_array+0x40>)
 800a848:	4c0a      	ldr	r4, [pc, #40]	; (800a874 <__libc_init_array+0x44>)
 800a84a:	1b64      	subs	r4, r4, r5
 800a84c:	10a4      	asrs	r4, r4, #2
 800a84e:	42a6      	cmp	r6, r4
 800a850:	d105      	bne.n	800a85e <__libc_init_array+0x2e>
 800a852:	bd70      	pop	{r4, r5, r6, pc}
 800a854:	f855 3b04 	ldr.w	r3, [r5], #4
 800a858:	4798      	blx	r3
 800a85a:	3601      	adds	r6, #1
 800a85c:	e7ee      	b.n	800a83c <__libc_init_array+0xc>
 800a85e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a862:	4798      	blx	r3
 800a864:	3601      	adds	r6, #1
 800a866:	e7f2      	b.n	800a84e <__libc_init_array+0x1e>
 800a868:	0800b588 	.word	0x0800b588
 800a86c:	0800b588 	.word	0x0800b588
 800a870:	0800b588 	.word	0x0800b588
 800a874:	0800b58c 	.word	0x0800b58c

0800a878 <malloc>:
 800a878:	4b02      	ldr	r3, [pc, #8]	; (800a884 <malloc+0xc>)
 800a87a:	4601      	mov	r1, r0
 800a87c:	6818      	ldr	r0, [r3, #0]
 800a87e:	f000 b87b 	b.w	800a978 <_malloc_r>
 800a882:	bf00      	nop
 800a884:	2000020c 	.word	0x2000020c

0800a888 <free>:
 800a888:	4b02      	ldr	r3, [pc, #8]	; (800a894 <free+0xc>)
 800a88a:	4601      	mov	r1, r0
 800a88c:	6818      	ldr	r0, [r3, #0]
 800a88e:	f000 b80b 	b.w	800a8a8 <_free_r>
 800a892:	bf00      	nop
 800a894:	2000020c 	.word	0x2000020c

0800a898 <memset>:
 800a898:	4603      	mov	r3, r0
 800a89a:	4402      	add	r2, r0
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d100      	bne.n	800a8a2 <memset+0xa>
 800a8a0:	4770      	bx	lr
 800a8a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a8a6:	e7f9      	b.n	800a89c <memset+0x4>

0800a8a8 <_free_r>:
 800a8a8:	b538      	push	{r3, r4, r5, lr}
 800a8aa:	4605      	mov	r5, r0
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	d040      	beq.n	800a932 <_free_r+0x8a>
 800a8b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8b4:	1f0c      	subs	r4, r1, #4
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	bfb8      	it	lt
 800a8ba:	18e4      	addlt	r4, r4, r3
 800a8bc:	f000 f900 	bl	800aac0 <__malloc_lock>
 800a8c0:	4a1c      	ldr	r2, [pc, #112]	; (800a934 <_free_r+0x8c>)
 800a8c2:	6813      	ldr	r3, [r2, #0]
 800a8c4:	b933      	cbnz	r3, 800a8d4 <_free_r+0x2c>
 800a8c6:	6063      	str	r3, [r4, #4]
 800a8c8:	6014      	str	r4, [r2, #0]
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8d0:	f000 b8fc 	b.w	800aacc <__malloc_unlock>
 800a8d4:	42a3      	cmp	r3, r4
 800a8d6:	d908      	bls.n	800a8ea <_free_r+0x42>
 800a8d8:	6820      	ldr	r0, [r4, #0]
 800a8da:	1821      	adds	r1, r4, r0
 800a8dc:	428b      	cmp	r3, r1
 800a8de:	bf01      	itttt	eq
 800a8e0:	6819      	ldreq	r1, [r3, #0]
 800a8e2:	685b      	ldreq	r3, [r3, #4]
 800a8e4:	1809      	addeq	r1, r1, r0
 800a8e6:	6021      	streq	r1, [r4, #0]
 800a8e8:	e7ed      	b.n	800a8c6 <_free_r+0x1e>
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	b10b      	cbz	r3, 800a8f4 <_free_r+0x4c>
 800a8f0:	42a3      	cmp	r3, r4
 800a8f2:	d9fa      	bls.n	800a8ea <_free_r+0x42>
 800a8f4:	6811      	ldr	r1, [r2, #0]
 800a8f6:	1850      	adds	r0, r2, r1
 800a8f8:	42a0      	cmp	r0, r4
 800a8fa:	d10b      	bne.n	800a914 <_free_r+0x6c>
 800a8fc:	6820      	ldr	r0, [r4, #0]
 800a8fe:	4401      	add	r1, r0
 800a900:	1850      	adds	r0, r2, r1
 800a902:	4283      	cmp	r3, r0
 800a904:	6011      	str	r1, [r2, #0]
 800a906:	d1e0      	bne.n	800a8ca <_free_r+0x22>
 800a908:	6818      	ldr	r0, [r3, #0]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	4401      	add	r1, r0
 800a90e:	6011      	str	r1, [r2, #0]
 800a910:	6053      	str	r3, [r2, #4]
 800a912:	e7da      	b.n	800a8ca <_free_r+0x22>
 800a914:	d902      	bls.n	800a91c <_free_r+0x74>
 800a916:	230c      	movs	r3, #12
 800a918:	602b      	str	r3, [r5, #0]
 800a91a:	e7d6      	b.n	800a8ca <_free_r+0x22>
 800a91c:	6820      	ldr	r0, [r4, #0]
 800a91e:	1821      	adds	r1, r4, r0
 800a920:	428b      	cmp	r3, r1
 800a922:	bf01      	itttt	eq
 800a924:	6819      	ldreq	r1, [r3, #0]
 800a926:	685b      	ldreq	r3, [r3, #4]
 800a928:	1809      	addeq	r1, r1, r0
 800a92a:	6021      	streq	r1, [r4, #0]
 800a92c:	6063      	str	r3, [r4, #4]
 800a92e:	6054      	str	r4, [r2, #4]
 800a930:	e7cb      	b.n	800a8ca <_free_r+0x22>
 800a932:	bd38      	pop	{r3, r4, r5, pc}
 800a934:	200010c0 	.word	0x200010c0

0800a938 <sbrk_aligned>:
 800a938:	b570      	push	{r4, r5, r6, lr}
 800a93a:	4e0e      	ldr	r6, [pc, #56]	; (800a974 <sbrk_aligned+0x3c>)
 800a93c:	460c      	mov	r4, r1
 800a93e:	6831      	ldr	r1, [r6, #0]
 800a940:	4605      	mov	r5, r0
 800a942:	b911      	cbnz	r1, 800a94a <sbrk_aligned+0x12>
 800a944:	f000 f88c 	bl	800aa60 <_sbrk_r>
 800a948:	6030      	str	r0, [r6, #0]
 800a94a:	4621      	mov	r1, r4
 800a94c:	4628      	mov	r0, r5
 800a94e:	f000 f887 	bl	800aa60 <_sbrk_r>
 800a952:	1c43      	adds	r3, r0, #1
 800a954:	d00a      	beq.n	800a96c <sbrk_aligned+0x34>
 800a956:	1cc4      	adds	r4, r0, #3
 800a958:	f024 0403 	bic.w	r4, r4, #3
 800a95c:	42a0      	cmp	r0, r4
 800a95e:	d007      	beq.n	800a970 <sbrk_aligned+0x38>
 800a960:	1a21      	subs	r1, r4, r0
 800a962:	4628      	mov	r0, r5
 800a964:	f000 f87c 	bl	800aa60 <_sbrk_r>
 800a968:	3001      	adds	r0, #1
 800a96a:	d101      	bne.n	800a970 <sbrk_aligned+0x38>
 800a96c:	f04f 34ff 	mov.w	r4, #4294967295
 800a970:	4620      	mov	r0, r4
 800a972:	bd70      	pop	{r4, r5, r6, pc}
 800a974:	200010c4 	.word	0x200010c4

0800a978 <_malloc_r>:
 800a978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a97c:	1ccd      	adds	r5, r1, #3
 800a97e:	f025 0503 	bic.w	r5, r5, #3
 800a982:	3508      	adds	r5, #8
 800a984:	2d0c      	cmp	r5, #12
 800a986:	bf38      	it	cc
 800a988:	250c      	movcc	r5, #12
 800a98a:	2d00      	cmp	r5, #0
 800a98c:	4607      	mov	r7, r0
 800a98e:	db01      	blt.n	800a994 <_malloc_r+0x1c>
 800a990:	42a9      	cmp	r1, r5
 800a992:	d905      	bls.n	800a9a0 <_malloc_r+0x28>
 800a994:	230c      	movs	r3, #12
 800a996:	2600      	movs	r6, #0
 800a998:	603b      	str	r3, [r7, #0]
 800a99a:	4630      	mov	r0, r6
 800a99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9a0:	4e2e      	ldr	r6, [pc, #184]	; (800aa5c <_malloc_r+0xe4>)
 800a9a2:	f000 f88d 	bl	800aac0 <__malloc_lock>
 800a9a6:	6833      	ldr	r3, [r6, #0]
 800a9a8:	461c      	mov	r4, r3
 800a9aa:	bb34      	cbnz	r4, 800a9fa <_malloc_r+0x82>
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	4638      	mov	r0, r7
 800a9b0:	f7ff ffc2 	bl	800a938 <sbrk_aligned>
 800a9b4:	1c43      	adds	r3, r0, #1
 800a9b6:	4604      	mov	r4, r0
 800a9b8:	d14d      	bne.n	800aa56 <_malloc_r+0xde>
 800a9ba:	6834      	ldr	r4, [r6, #0]
 800a9bc:	4626      	mov	r6, r4
 800a9be:	2e00      	cmp	r6, #0
 800a9c0:	d140      	bne.n	800aa44 <_malloc_r+0xcc>
 800a9c2:	6823      	ldr	r3, [r4, #0]
 800a9c4:	4631      	mov	r1, r6
 800a9c6:	4638      	mov	r0, r7
 800a9c8:	eb04 0803 	add.w	r8, r4, r3
 800a9cc:	f000 f848 	bl	800aa60 <_sbrk_r>
 800a9d0:	4580      	cmp	r8, r0
 800a9d2:	d13a      	bne.n	800aa4a <_malloc_r+0xd2>
 800a9d4:	6821      	ldr	r1, [r4, #0]
 800a9d6:	3503      	adds	r5, #3
 800a9d8:	1a6d      	subs	r5, r5, r1
 800a9da:	f025 0503 	bic.w	r5, r5, #3
 800a9de:	3508      	adds	r5, #8
 800a9e0:	2d0c      	cmp	r5, #12
 800a9e2:	bf38      	it	cc
 800a9e4:	250c      	movcc	r5, #12
 800a9e6:	4638      	mov	r0, r7
 800a9e8:	4629      	mov	r1, r5
 800a9ea:	f7ff ffa5 	bl	800a938 <sbrk_aligned>
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	d02b      	beq.n	800aa4a <_malloc_r+0xd2>
 800a9f2:	6823      	ldr	r3, [r4, #0]
 800a9f4:	442b      	add	r3, r5
 800a9f6:	6023      	str	r3, [r4, #0]
 800a9f8:	e00e      	b.n	800aa18 <_malloc_r+0xa0>
 800a9fa:	6822      	ldr	r2, [r4, #0]
 800a9fc:	1b52      	subs	r2, r2, r5
 800a9fe:	d41e      	bmi.n	800aa3e <_malloc_r+0xc6>
 800aa00:	2a0b      	cmp	r2, #11
 800aa02:	d916      	bls.n	800aa32 <_malloc_r+0xba>
 800aa04:	1961      	adds	r1, r4, r5
 800aa06:	42a3      	cmp	r3, r4
 800aa08:	6025      	str	r5, [r4, #0]
 800aa0a:	bf18      	it	ne
 800aa0c:	6059      	strne	r1, [r3, #4]
 800aa0e:	6863      	ldr	r3, [r4, #4]
 800aa10:	bf08      	it	eq
 800aa12:	6031      	streq	r1, [r6, #0]
 800aa14:	5162      	str	r2, [r4, r5]
 800aa16:	604b      	str	r3, [r1, #4]
 800aa18:	4638      	mov	r0, r7
 800aa1a:	f104 060b 	add.w	r6, r4, #11
 800aa1e:	f000 f855 	bl	800aacc <__malloc_unlock>
 800aa22:	f026 0607 	bic.w	r6, r6, #7
 800aa26:	1d23      	adds	r3, r4, #4
 800aa28:	1af2      	subs	r2, r6, r3
 800aa2a:	d0b6      	beq.n	800a99a <_malloc_r+0x22>
 800aa2c:	1b9b      	subs	r3, r3, r6
 800aa2e:	50a3      	str	r3, [r4, r2]
 800aa30:	e7b3      	b.n	800a99a <_malloc_r+0x22>
 800aa32:	6862      	ldr	r2, [r4, #4]
 800aa34:	42a3      	cmp	r3, r4
 800aa36:	bf0c      	ite	eq
 800aa38:	6032      	streq	r2, [r6, #0]
 800aa3a:	605a      	strne	r2, [r3, #4]
 800aa3c:	e7ec      	b.n	800aa18 <_malloc_r+0xa0>
 800aa3e:	4623      	mov	r3, r4
 800aa40:	6864      	ldr	r4, [r4, #4]
 800aa42:	e7b2      	b.n	800a9aa <_malloc_r+0x32>
 800aa44:	4634      	mov	r4, r6
 800aa46:	6876      	ldr	r6, [r6, #4]
 800aa48:	e7b9      	b.n	800a9be <_malloc_r+0x46>
 800aa4a:	230c      	movs	r3, #12
 800aa4c:	4638      	mov	r0, r7
 800aa4e:	603b      	str	r3, [r7, #0]
 800aa50:	f000 f83c 	bl	800aacc <__malloc_unlock>
 800aa54:	e7a1      	b.n	800a99a <_malloc_r+0x22>
 800aa56:	6025      	str	r5, [r4, #0]
 800aa58:	e7de      	b.n	800aa18 <_malloc_r+0xa0>
 800aa5a:	bf00      	nop
 800aa5c:	200010c0 	.word	0x200010c0

0800aa60 <_sbrk_r>:
 800aa60:	b538      	push	{r3, r4, r5, lr}
 800aa62:	2300      	movs	r3, #0
 800aa64:	4d05      	ldr	r5, [pc, #20]	; (800aa7c <_sbrk_r+0x1c>)
 800aa66:	4604      	mov	r4, r0
 800aa68:	4608      	mov	r0, r1
 800aa6a:	602b      	str	r3, [r5, #0]
 800aa6c:	f7fa fe14 	bl	8005698 <_sbrk>
 800aa70:	1c43      	adds	r3, r0, #1
 800aa72:	d102      	bne.n	800aa7a <_sbrk_r+0x1a>
 800aa74:	682b      	ldr	r3, [r5, #0]
 800aa76:	b103      	cbz	r3, 800aa7a <_sbrk_r+0x1a>
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	bd38      	pop	{r3, r4, r5, pc}
 800aa7c:	200010c8 	.word	0x200010c8

0800aa80 <siprintf>:
 800aa80:	b40e      	push	{r1, r2, r3}
 800aa82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aa86:	b500      	push	{lr}
 800aa88:	b09c      	sub	sp, #112	; 0x70
 800aa8a:	ab1d      	add	r3, sp, #116	; 0x74
 800aa8c:	9002      	str	r0, [sp, #8]
 800aa8e:	9006      	str	r0, [sp, #24]
 800aa90:	9107      	str	r1, [sp, #28]
 800aa92:	9104      	str	r1, [sp, #16]
 800aa94:	4808      	ldr	r0, [pc, #32]	; (800aab8 <siprintf+0x38>)
 800aa96:	4909      	ldr	r1, [pc, #36]	; (800aabc <siprintf+0x3c>)
 800aa98:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa9c:	9105      	str	r1, [sp, #20]
 800aa9e:	6800      	ldr	r0, [r0, #0]
 800aaa0:	a902      	add	r1, sp, #8
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	f000 f874 	bl	800ab90 <_svfiprintf_r>
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	9b02      	ldr	r3, [sp, #8]
 800aaac:	701a      	strb	r2, [r3, #0]
 800aaae:	b01c      	add	sp, #112	; 0x70
 800aab0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aab4:	b003      	add	sp, #12
 800aab6:	4770      	bx	lr
 800aab8:	2000020c 	.word	0x2000020c
 800aabc:	ffff0208 	.word	0xffff0208

0800aac0 <__malloc_lock>:
 800aac0:	4801      	ldr	r0, [pc, #4]	; (800aac8 <__malloc_lock+0x8>)
 800aac2:	f7fb ba24 	b.w	8005f0e <__retarget_lock_acquire_recursive>
 800aac6:	bf00      	nop
 800aac8:	200010b8 	.word	0x200010b8

0800aacc <__malloc_unlock>:
 800aacc:	4801      	ldr	r0, [pc, #4]	; (800aad4 <__malloc_unlock+0x8>)
 800aace:	f7fb ba32 	b.w	8005f36 <__retarget_lock_release_recursive>
 800aad2:	bf00      	nop
 800aad4:	200010b8 	.word	0x200010b8

0800aad8 <__ssputs_r>:
 800aad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aadc:	688e      	ldr	r6, [r1, #8]
 800aade:	4682      	mov	sl, r0
 800aae0:	429e      	cmp	r6, r3
 800aae2:	460c      	mov	r4, r1
 800aae4:	4690      	mov	r8, r2
 800aae6:	461f      	mov	r7, r3
 800aae8:	d838      	bhi.n	800ab5c <__ssputs_r+0x84>
 800aaea:	898a      	ldrh	r2, [r1, #12]
 800aaec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aaf0:	d032      	beq.n	800ab58 <__ssputs_r+0x80>
 800aaf2:	6825      	ldr	r5, [r4, #0]
 800aaf4:	6909      	ldr	r1, [r1, #16]
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	eba5 0901 	sub.w	r9, r5, r1
 800aafc:	6965      	ldr	r5, [r4, #20]
 800aafe:	444b      	add	r3, r9
 800ab00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab08:	106d      	asrs	r5, r5, #1
 800ab0a:	429d      	cmp	r5, r3
 800ab0c:	bf38      	it	cc
 800ab0e:	461d      	movcc	r5, r3
 800ab10:	0553      	lsls	r3, r2, #21
 800ab12:	d531      	bpl.n	800ab78 <__ssputs_r+0xa0>
 800ab14:	4629      	mov	r1, r5
 800ab16:	f7ff ff2f 	bl	800a978 <_malloc_r>
 800ab1a:	4606      	mov	r6, r0
 800ab1c:	b950      	cbnz	r0, 800ab34 <__ssputs_r+0x5c>
 800ab1e:	230c      	movs	r3, #12
 800ab20:	f04f 30ff 	mov.w	r0, #4294967295
 800ab24:	f8ca 3000 	str.w	r3, [sl]
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab2e:	81a3      	strh	r3, [r4, #12]
 800ab30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab34:	464a      	mov	r2, r9
 800ab36:	6921      	ldr	r1, [r4, #16]
 800ab38:	f000 face 	bl	800b0d8 <memcpy>
 800ab3c:	89a3      	ldrh	r3, [r4, #12]
 800ab3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ab42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab46:	81a3      	strh	r3, [r4, #12]
 800ab48:	6126      	str	r6, [r4, #16]
 800ab4a:	444e      	add	r6, r9
 800ab4c:	6026      	str	r6, [r4, #0]
 800ab4e:	463e      	mov	r6, r7
 800ab50:	6165      	str	r5, [r4, #20]
 800ab52:	eba5 0509 	sub.w	r5, r5, r9
 800ab56:	60a5      	str	r5, [r4, #8]
 800ab58:	42be      	cmp	r6, r7
 800ab5a:	d900      	bls.n	800ab5e <__ssputs_r+0x86>
 800ab5c:	463e      	mov	r6, r7
 800ab5e:	4632      	mov	r2, r6
 800ab60:	4641      	mov	r1, r8
 800ab62:	6820      	ldr	r0, [r4, #0]
 800ab64:	f000 fac6 	bl	800b0f4 <memmove>
 800ab68:	68a3      	ldr	r3, [r4, #8]
 800ab6a:	2000      	movs	r0, #0
 800ab6c:	1b9b      	subs	r3, r3, r6
 800ab6e:	60a3      	str	r3, [r4, #8]
 800ab70:	6823      	ldr	r3, [r4, #0]
 800ab72:	4433      	add	r3, r6
 800ab74:	6023      	str	r3, [r4, #0]
 800ab76:	e7db      	b.n	800ab30 <__ssputs_r+0x58>
 800ab78:	462a      	mov	r2, r5
 800ab7a:	f000 fad5 	bl	800b128 <_realloc_r>
 800ab7e:	4606      	mov	r6, r0
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d1e1      	bne.n	800ab48 <__ssputs_r+0x70>
 800ab84:	4650      	mov	r0, sl
 800ab86:	6921      	ldr	r1, [r4, #16]
 800ab88:	f7ff fe8e 	bl	800a8a8 <_free_r>
 800ab8c:	e7c7      	b.n	800ab1e <__ssputs_r+0x46>
	...

0800ab90 <_svfiprintf_r>:
 800ab90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab94:	4698      	mov	r8, r3
 800ab96:	898b      	ldrh	r3, [r1, #12]
 800ab98:	4607      	mov	r7, r0
 800ab9a:	061b      	lsls	r3, r3, #24
 800ab9c:	460d      	mov	r5, r1
 800ab9e:	4614      	mov	r4, r2
 800aba0:	b09d      	sub	sp, #116	; 0x74
 800aba2:	d50e      	bpl.n	800abc2 <_svfiprintf_r+0x32>
 800aba4:	690b      	ldr	r3, [r1, #16]
 800aba6:	b963      	cbnz	r3, 800abc2 <_svfiprintf_r+0x32>
 800aba8:	2140      	movs	r1, #64	; 0x40
 800abaa:	f7ff fee5 	bl	800a978 <_malloc_r>
 800abae:	6028      	str	r0, [r5, #0]
 800abb0:	6128      	str	r0, [r5, #16]
 800abb2:	b920      	cbnz	r0, 800abbe <_svfiprintf_r+0x2e>
 800abb4:	230c      	movs	r3, #12
 800abb6:	603b      	str	r3, [r7, #0]
 800abb8:	f04f 30ff 	mov.w	r0, #4294967295
 800abbc:	e0d1      	b.n	800ad62 <_svfiprintf_r+0x1d2>
 800abbe:	2340      	movs	r3, #64	; 0x40
 800abc0:	616b      	str	r3, [r5, #20]
 800abc2:	2300      	movs	r3, #0
 800abc4:	9309      	str	r3, [sp, #36]	; 0x24
 800abc6:	2320      	movs	r3, #32
 800abc8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abcc:	2330      	movs	r3, #48	; 0x30
 800abce:	f04f 0901 	mov.w	r9, #1
 800abd2:	f8cd 800c 	str.w	r8, [sp, #12]
 800abd6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ad7c <_svfiprintf_r+0x1ec>
 800abda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abde:	4623      	mov	r3, r4
 800abe0:	469a      	mov	sl, r3
 800abe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abe6:	b10a      	cbz	r2, 800abec <_svfiprintf_r+0x5c>
 800abe8:	2a25      	cmp	r2, #37	; 0x25
 800abea:	d1f9      	bne.n	800abe0 <_svfiprintf_r+0x50>
 800abec:	ebba 0b04 	subs.w	fp, sl, r4
 800abf0:	d00b      	beq.n	800ac0a <_svfiprintf_r+0x7a>
 800abf2:	465b      	mov	r3, fp
 800abf4:	4622      	mov	r2, r4
 800abf6:	4629      	mov	r1, r5
 800abf8:	4638      	mov	r0, r7
 800abfa:	f7ff ff6d 	bl	800aad8 <__ssputs_r>
 800abfe:	3001      	adds	r0, #1
 800ac00:	f000 80aa 	beq.w	800ad58 <_svfiprintf_r+0x1c8>
 800ac04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac06:	445a      	add	r2, fp
 800ac08:	9209      	str	r2, [sp, #36]	; 0x24
 800ac0a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f000 80a2 	beq.w	800ad58 <_svfiprintf_r+0x1c8>
 800ac14:	2300      	movs	r3, #0
 800ac16:	f04f 32ff 	mov.w	r2, #4294967295
 800ac1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac1e:	f10a 0a01 	add.w	sl, sl, #1
 800ac22:	9304      	str	r3, [sp, #16]
 800ac24:	9307      	str	r3, [sp, #28]
 800ac26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac2a:	931a      	str	r3, [sp, #104]	; 0x68
 800ac2c:	4654      	mov	r4, sl
 800ac2e:	2205      	movs	r2, #5
 800ac30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac34:	4851      	ldr	r0, [pc, #324]	; (800ad7c <_svfiprintf_r+0x1ec>)
 800ac36:	f000 fa41 	bl	800b0bc <memchr>
 800ac3a:	9a04      	ldr	r2, [sp, #16]
 800ac3c:	b9d8      	cbnz	r0, 800ac76 <_svfiprintf_r+0xe6>
 800ac3e:	06d0      	lsls	r0, r2, #27
 800ac40:	bf44      	itt	mi
 800ac42:	2320      	movmi	r3, #32
 800ac44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac48:	0711      	lsls	r1, r2, #28
 800ac4a:	bf44      	itt	mi
 800ac4c:	232b      	movmi	r3, #43	; 0x2b
 800ac4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac52:	f89a 3000 	ldrb.w	r3, [sl]
 800ac56:	2b2a      	cmp	r3, #42	; 0x2a
 800ac58:	d015      	beq.n	800ac86 <_svfiprintf_r+0xf6>
 800ac5a:	4654      	mov	r4, sl
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	f04f 0c0a 	mov.w	ip, #10
 800ac62:	9a07      	ldr	r2, [sp, #28]
 800ac64:	4621      	mov	r1, r4
 800ac66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac6a:	3b30      	subs	r3, #48	; 0x30
 800ac6c:	2b09      	cmp	r3, #9
 800ac6e:	d94e      	bls.n	800ad0e <_svfiprintf_r+0x17e>
 800ac70:	b1b0      	cbz	r0, 800aca0 <_svfiprintf_r+0x110>
 800ac72:	9207      	str	r2, [sp, #28]
 800ac74:	e014      	b.n	800aca0 <_svfiprintf_r+0x110>
 800ac76:	eba0 0308 	sub.w	r3, r0, r8
 800ac7a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	46a2      	mov	sl, r4
 800ac82:	9304      	str	r3, [sp, #16]
 800ac84:	e7d2      	b.n	800ac2c <_svfiprintf_r+0x9c>
 800ac86:	9b03      	ldr	r3, [sp, #12]
 800ac88:	1d19      	adds	r1, r3, #4
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	9103      	str	r1, [sp, #12]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	bfbb      	ittet	lt
 800ac92:	425b      	neglt	r3, r3
 800ac94:	f042 0202 	orrlt.w	r2, r2, #2
 800ac98:	9307      	strge	r3, [sp, #28]
 800ac9a:	9307      	strlt	r3, [sp, #28]
 800ac9c:	bfb8      	it	lt
 800ac9e:	9204      	strlt	r2, [sp, #16]
 800aca0:	7823      	ldrb	r3, [r4, #0]
 800aca2:	2b2e      	cmp	r3, #46	; 0x2e
 800aca4:	d10c      	bne.n	800acc0 <_svfiprintf_r+0x130>
 800aca6:	7863      	ldrb	r3, [r4, #1]
 800aca8:	2b2a      	cmp	r3, #42	; 0x2a
 800acaa:	d135      	bne.n	800ad18 <_svfiprintf_r+0x188>
 800acac:	9b03      	ldr	r3, [sp, #12]
 800acae:	3402      	adds	r4, #2
 800acb0:	1d1a      	adds	r2, r3, #4
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	9203      	str	r2, [sp, #12]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	bfb8      	it	lt
 800acba:	f04f 33ff 	movlt.w	r3, #4294967295
 800acbe:	9305      	str	r3, [sp, #20]
 800acc0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800ad80 <_svfiprintf_r+0x1f0>
 800acc4:	2203      	movs	r2, #3
 800acc6:	4650      	mov	r0, sl
 800acc8:	7821      	ldrb	r1, [r4, #0]
 800acca:	f000 f9f7 	bl	800b0bc <memchr>
 800acce:	b140      	cbz	r0, 800ace2 <_svfiprintf_r+0x152>
 800acd0:	2340      	movs	r3, #64	; 0x40
 800acd2:	eba0 000a 	sub.w	r0, r0, sl
 800acd6:	fa03 f000 	lsl.w	r0, r3, r0
 800acda:	9b04      	ldr	r3, [sp, #16]
 800acdc:	3401      	adds	r4, #1
 800acde:	4303      	orrs	r3, r0
 800ace0:	9304      	str	r3, [sp, #16]
 800ace2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ace6:	2206      	movs	r2, #6
 800ace8:	4826      	ldr	r0, [pc, #152]	; (800ad84 <_svfiprintf_r+0x1f4>)
 800acea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800acee:	f000 f9e5 	bl	800b0bc <memchr>
 800acf2:	2800      	cmp	r0, #0
 800acf4:	d038      	beq.n	800ad68 <_svfiprintf_r+0x1d8>
 800acf6:	4b24      	ldr	r3, [pc, #144]	; (800ad88 <_svfiprintf_r+0x1f8>)
 800acf8:	bb1b      	cbnz	r3, 800ad42 <_svfiprintf_r+0x1b2>
 800acfa:	9b03      	ldr	r3, [sp, #12]
 800acfc:	3307      	adds	r3, #7
 800acfe:	f023 0307 	bic.w	r3, r3, #7
 800ad02:	3308      	adds	r3, #8
 800ad04:	9303      	str	r3, [sp, #12]
 800ad06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad08:	4433      	add	r3, r6
 800ad0a:	9309      	str	r3, [sp, #36]	; 0x24
 800ad0c:	e767      	b.n	800abde <_svfiprintf_r+0x4e>
 800ad0e:	460c      	mov	r4, r1
 800ad10:	2001      	movs	r0, #1
 800ad12:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad16:	e7a5      	b.n	800ac64 <_svfiprintf_r+0xd4>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	f04f 0c0a 	mov.w	ip, #10
 800ad1e:	4619      	mov	r1, r3
 800ad20:	3401      	adds	r4, #1
 800ad22:	9305      	str	r3, [sp, #20]
 800ad24:	4620      	mov	r0, r4
 800ad26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad2a:	3a30      	subs	r2, #48	; 0x30
 800ad2c:	2a09      	cmp	r2, #9
 800ad2e:	d903      	bls.n	800ad38 <_svfiprintf_r+0x1a8>
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d0c5      	beq.n	800acc0 <_svfiprintf_r+0x130>
 800ad34:	9105      	str	r1, [sp, #20]
 800ad36:	e7c3      	b.n	800acc0 <_svfiprintf_r+0x130>
 800ad38:	4604      	mov	r4, r0
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad40:	e7f0      	b.n	800ad24 <_svfiprintf_r+0x194>
 800ad42:	ab03      	add	r3, sp, #12
 800ad44:	9300      	str	r3, [sp, #0]
 800ad46:	462a      	mov	r2, r5
 800ad48:	4638      	mov	r0, r7
 800ad4a:	4b10      	ldr	r3, [pc, #64]	; (800ad8c <_svfiprintf_r+0x1fc>)
 800ad4c:	a904      	add	r1, sp, #16
 800ad4e:	f3af 8000 	nop.w
 800ad52:	1c42      	adds	r2, r0, #1
 800ad54:	4606      	mov	r6, r0
 800ad56:	d1d6      	bne.n	800ad06 <_svfiprintf_r+0x176>
 800ad58:	89ab      	ldrh	r3, [r5, #12]
 800ad5a:	065b      	lsls	r3, r3, #25
 800ad5c:	f53f af2c 	bmi.w	800abb8 <_svfiprintf_r+0x28>
 800ad60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad62:	b01d      	add	sp, #116	; 0x74
 800ad64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad68:	ab03      	add	r3, sp, #12
 800ad6a:	9300      	str	r3, [sp, #0]
 800ad6c:	462a      	mov	r2, r5
 800ad6e:	4638      	mov	r0, r7
 800ad70:	4b06      	ldr	r3, [pc, #24]	; (800ad8c <_svfiprintf_r+0x1fc>)
 800ad72:	a904      	add	r1, sp, #16
 800ad74:	f000 f87c 	bl	800ae70 <_printf_i>
 800ad78:	e7eb      	b.n	800ad52 <_svfiprintf_r+0x1c2>
 800ad7a:	bf00      	nop
 800ad7c:	0800b554 	.word	0x0800b554
 800ad80:	0800b55a 	.word	0x0800b55a
 800ad84:	0800b55e 	.word	0x0800b55e
 800ad88:	00000000 	.word	0x00000000
 800ad8c:	0800aad9 	.word	0x0800aad9

0800ad90 <_printf_common>:
 800ad90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad94:	4616      	mov	r6, r2
 800ad96:	4699      	mov	r9, r3
 800ad98:	688a      	ldr	r2, [r1, #8]
 800ad9a:	690b      	ldr	r3, [r1, #16]
 800ad9c:	4607      	mov	r7, r0
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	bfb8      	it	lt
 800ada2:	4613      	movlt	r3, r2
 800ada4:	6033      	str	r3, [r6, #0]
 800ada6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800adaa:	460c      	mov	r4, r1
 800adac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800adb0:	b10a      	cbz	r2, 800adb6 <_printf_common+0x26>
 800adb2:	3301      	adds	r3, #1
 800adb4:	6033      	str	r3, [r6, #0]
 800adb6:	6823      	ldr	r3, [r4, #0]
 800adb8:	0699      	lsls	r1, r3, #26
 800adba:	bf42      	ittt	mi
 800adbc:	6833      	ldrmi	r3, [r6, #0]
 800adbe:	3302      	addmi	r3, #2
 800adc0:	6033      	strmi	r3, [r6, #0]
 800adc2:	6825      	ldr	r5, [r4, #0]
 800adc4:	f015 0506 	ands.w	r5, r5, #6
 800adc8:	d106      	bne.n	800add8 <_printf_common+0x48>
 800adca:	f104 0a19 	add.w	sl, r4, #25
 800adce:	68e3      	ldr	r3, [r4, #12]
 800add0:	6832      	ldr	r2, [r6, #0]
 800add2:	1a9b      	subs	r3, r3, r2
 800add4:	42ab      	cmp	r3, r5
 800add6:	dc28      	bgt.n	800ae2a <_printf_common+0x9a>
 800add8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800addc:	1e13      	subs	r3, r2, #0
 800adde:	6822      	ldr	r2, [r4, #0]
 800ade0:	bf18      	it	ne
 800ade2:	2301      	movne	r3, #1
 800ade4:	0692      	lsls	r2, r2, #26
 800ade6:	d42d      	bmi.n	800ae44 <_printf_common+0xb4>
 800ade8:	4649      	mov	r1, r9
 800adea:	4638      	mov	r0, r7
 800adec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800adf0:	47c0      	blx	r8
 800adf2:	3001      	adds	r0, #1
 800adf4:	d020      	beq.n	800ae38 <_printf_common+0xa8>
 800adf6:	6823      	ldr	r3, [r4, #0]
 800adf8:	68e5      	ldr	r5, [r4, #12]
 800adfa:	f003 0306 	and.w	r3, r3, #6
 800adfe:	2b04      	cmp	r3, #4
 800ae00:	bf18      	it	ne
 800ae02:	2500      	movne	r5, #0
 800ae04:	6832      	ldr	r2, [r6, #0]
 800ae06:	f04f 0600 	mov.w	r6, #0
 800ae0a:	68a3      	ldr	r3, [r4, #8]
 800ae0c:	bf08      	it	eq
 800ae0e:	1aad      	subeq	r5, r5, r2
 800ae10:	6922      	ldr	r2, [r4, #16]
 800ae12:	bf08      	it	eq
 800ae14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	bfc4      	itt	gt
 800ae1c:	1a9b      	subgt	r3, r3, r2
 800ae1e:	18ed      	addgt	r5, r5, r3
 800ae20:	341a      	adds	r4, #26
 800ae22:	42b5      	cmp	r5, r6
 800ae24:	d11a      	bne.n	800ae5c <_printf_common+0xcc>
 800ae26:	2000      	movs	r0, #0
 800ae28:	e008      	b.n	800ae3c <_printf_common+0xac>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	4652      	mov	r2, sl
 800ae2e:	4649      	mov	r1, r9
 800ae30:	4638      	mov	r0, r7
 800ae32:	47c0      	blx	r8
 800ae34:	3001      	adds	r0, #1
 800ae36:	d103      	bne.n	800ae40 <_printf_common+0xb0>
 800ae38:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae40:	3501      	adds	r5, #1
 800ae42:	e7c4      	b.n	800adce <_printf_common+0x3e>
 800ae44:	2030      	movs	r0, #48	; 0x30
 800ae46:	18e1      	adds	r1, r4, r3
 800ae48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ae4c:	1c5a      	adds	r2, r3, #1
 800ae4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ae52:	4422      	add	r2, r4
 800ae54:	3302      	adds	r3, #2
 800ae56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ae5a:	e7c5      	b.n	800ade8 <_printf_common+0x58>
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	4622      	mov	r2, r4
 800ae60:	4649      	mov	r1, r9
 800ae62:	4638      	mov	r0, r7
 800ae64:	47c0      	blx	r8
 800ae66:	3001      	adds	r0, #1
 800ae68:	d0e6      	beq.n	800ae38 <_printf_common+0xa8>
 800ae6a:	3601      	adds	r6, #1
 800ae6c:	e7d9      	b.n	800ae22 <_printf_common+0x92>
	...

0800ae70 <_printf_i>:
 800ae70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae74:	7e0f      	ldrb	r7, [r1, #24]
 800ae76:	4691      	mov	r9, r2
 800ae78:	2f78      	cmp	r7, #120	; 0x78
 800ae7a:	4680      	mov	r8, r0
 800ae7c:	460c      	mov	r4, r1
 800ae7e:	469a      	mov	sl, r3
 800ae80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ae82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ae86:	d807      	bhi.n	800ae98 <_printf_i+0x28>
 800ae88:	2f62      	cmp	r7, #98	; 0x62
 800ae8a:	d80a      	bhi.n	800aea2 <_printf_i+0x32>
 800ae8c:	2f00      	cmp	r7, #0
 800ae8e:	f000 80d9 	beq.w	800b044 <_printf_i+0x1d4>
 800ae92:	2f58      	cmp	r7, #88	; 0x58
 800ae94:	f000 80a4 	beq.w	800afe0 <_printf_i+0x170>
 800ae98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aea0:	e03a      	b.n	800af18 <_printf_i+0xa8>
 800aea2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aea6:	2b15      	cmp	r3, #21
 800aea8:	d8f6      	bhi.n	800ae98 <_printf_i+0x28>
 800aeaa:	a101      	add	r1, pc, #4	; (adr r1, 800aeb0 <_printf_i+0x40>)
 800aeac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aeb0:	0800af09 	.word	0x0800af09
 800aeb4:	0800af1d 	.word	0x0800af1d
 800aeb8:	0800ae99 	.word	0x0800ae99
 800aebc:	0800ae99 	.word	0x0800ae99
 800aec0:	0800ae99 	.word	0x0800ae99
 800aec4:	0800ae99 	.word	0x0800ae99
 800aec8:	0800af1d 	.word	0x0800af1d
 800aecc:	0800ae99 	.word	0x0800ae99
 800aed0:	0800ae99 	.word	0x0800ae99
 800aed4:	0800ae99 	.word	0x0800ae99
 800aed8:	0800ae99 	.word	0x0800ae99
 800aedc:	0800b02b 	.word	0x0800b02b
 800aee0:	0800af4d 	.word	0x0800af4d
 800aee4:	0800b00d 	.word	0x0800b00d
 800aee8:	0800ae99 	.word	0x0800ae99
 800aeec:	0800ae99 	.word	0x0800ae99
 800aef0:	0800b04d 	.word	0x0800b04d
 800aef4:	0800ae99 	.word	0x0800ae99
 800aef8:	0800af4d 	.word	0x0800af4d
 800aefc:	0800ae99 	.word	0x0800ae99
 800af00:	0800ae99 	.word	0x0800ae99
 800af04:	0800b015 	.word	0x0800b015
 800af08:	682b      	ldr	r3, [r5, #0]
 800af0a:	1d1a      	adds	r2, r3, #4
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	602a      	str	r2, [r5, #0]
 800af10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800af18:	2301      	movs	r3, #1
 800af1a:	e0a4      	b.n	800b066 <_printf_i+0x1f6>
 800af1c:	6820      	ldr	r0, [r4, #0]
 800af1e:	6829      	ldr	r1, [r5, #0]
 800af20:	0606      	lsls	r6, r0, #24
 800af22:	f101 0304 	add.w	r3, r1, #4
 800af26:	d50a      	bpl.n	800af3e <_printf_i+0xce>
 800af28:	680e      	ldr	r6, [r1, #0]
 800af2a:	602b      	str	r3, [r5, #0]
 800af2c:	2e00      	cmp	r6, #0
 800af2e:	da03      	bge.n	800af38 <_printf_i+0xc8>
 800af30:	232d      	movs	r3, #45	; 0x2d
 800af32:	4276      	negs	r6, r6
 800af34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af38:	230a      	movs	r3, #10
 800af3a:	485e      	ldr	r0, [pc, #376]	; (800b0b4 <_printf_i+0x244>)
 800af3c:	e019      	b.n	800af72 <_printf_i+0x102>
 800af3e:	680e      	ldr	r6, [r1, #0]
 800af40:	f010 0f40 	tst.w	r0, #64	; 0x40
 800af44:	602b      	str	r3, [r5, #0]
 800af46:	bf18      	it	ne
 800af48:	b236      	sxthne	r6, r6
 800af4a:	e7ef      	b.n	800af2c <_printf_i+0xbc>
 800af4c:	682b      	ldr	r3, [r5, #0]
 800af4e:	6820      	ldr	r0, [r4, #0]
 800af50:	1d19      	adds	r1, r3, #4
 800af52:	6029      	str	r1, [r5, #0]
 800af54:	0601      	lsls	r1, r0, #24
 800af56:	d501      	bpl.n	800af5c <_printf_i+0xec>
 800af58:	681e      	ldr	r6, [r3, #0]
 800af5a:	e002      	b.n	800af62 <_printf_i+0xf2>
 800af5c:	0646      	lsls	r6, r0, #25
 800af5e:	d5fb      	bpl.n	800af58 <_printf_i+0xe8>
 800af60:	881e      	ldrh	r6, [r3, #0]
 800af62:	2f6f      	cmp	r7, #111	; 0x6f
 800af64:	bf0c      	ite	eq
 800af66:	2308      	moveq	r3, #8
 800af68:	230a      	movne	r3, #10
 800af6a:	4852      	ldr	r0, [pc, #328]	; (800b0b4 <_printf_i+0x244>)
 800af6c:	2100      	movs	r1, #0
 800af6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800af72:	6865      	ldr	r5, [r4, #4]
 800af74:	2d00      	cmp	r5, #0
 800af76:	bfa8      	it	ge
 800af78:	6821      	ldrge	r1, [r4, #0]
 800af7a:	60a5      	str	r5, [r4, #8]
 800af7c:	bfa4      	itt	ge
 800af7e:	f021 0104 	bicge.w	r1, r1, #4
 800af82:	6021      	strge	r1, [r4, #0]
 800af84:	b90e      	cbnz	r6, 800af8a <_printf_i+0x11a>
 800af86:	2d00      	cmp	r5, #0
 800af88:	d04d      	beq.n	800b026 <_printf_i+0x1b6>
 800af8a:	4615      	mov	r5, r2
 800af8c:	fbb6 f1f3 	udiv	r1, r6, r3
 800af90:	fb03 6711 	mls	r7, r3, r1, r6
 800af94:	5dc7      	ldrb	r7, [r0, r7]
 800af96:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800af9a:	4637      	mov	r7, r6
 800af9c:	42bb      	cmp	r3, r7
 800af9e:	460e      	mov	r6, r1
 800afa0:	d9f4      	bls.n	800af8c <_printf_i+0x11c>
 800afa2:	2b08      	cmp	r3, #8
 800afa4:	d10b      	bne.n	800afbe <_printf_i+0x14e>
 800afa6:	6823      	ldr	r3, [r4, #0]
 800afa8:	07de      	lsls	r6, r3, #31
 800afaa:	d508      	bpl.n	800afbe <_printf_i+0x14e>
 800afac:	6923      	ldr	r3, [r4, #16]
 800afae:	6861      	ldr	r1, [r4, #4]
 800afb0:	4299      	cmp	r1, r3
 800afb2:	bfde      	ittt	le
 800afb4:	2330      	movle	r3, #48	; 0x30
 800afb6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800afba:	f105 35ff 	addle.w	r5, r5, #4294967295
 800afbe:	1b52      	subs	r2, r2, r5
 800afc0:	6122      	str	r2, [r4, #16]
 800afc2:	464b      	mov	r3, r9
 800afc4:	4621      	mov	r1, r4
 800afc6:	4640      	mov	r0, r8
 800afc8:	f8cd a000 	str.w	sl, [sp]
 800afcc:	aa03      	add	r2, sp, #12
 800afce:	f7ff fedf 	bl	800ad90 <_printf_common>
 800afd2:	3001      	adds	r0, #1
 800afd4:	d14c      	bne.n	800b070 <_printf_i+0x200>
 800afd6:	f04f 30ff 	mov.w	r0, #4294967295
 800afda:	b004      	add	sp, #16
 800afdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe0:	4834      	ldr	r0, [pc, #208]	; (800b0b4 <_printf_i+0x244>)
 800afe2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800afe6:	6829      	ldr	r1, [r5, #0]
 800afe8:	6823      	ldr	r3, [r4, #0]
 800afea:	f851 6b04 	ldr.w	r6, [r1], #4
 800afee:	6029      	str	r1, [r5, #0]
 800aff0:	061d      	lsls	r5, r3, #24
 800aff2:	d514      	bpl.n	800b01e <_printf_i+0x1ae>
 800aff4:	07df      	lsls	r7, r3, #31
 800aff6:	bf44      	itt	mi
 800aff8:	f043 0320 	orrmi.w	r3, r3, #32
 800affc:	6023      	strmi	r3, [r4, #0]
 800affe:	b91e      	cbnz	r6, 800b008 <_printf_i+0x198>
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	f023 0320 	bic.w	r3, r3, #32
 800b006:	6023      	str	r3, [r4, #0]
 800b008:	2310      	movs	r3, #16
 800b00a:	e7af      	b.n	800af6c <_printf_i+0xfc>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	f043 0320 	orr.w	r3, r3, #32
 800b012:	6023      	str	r3, [r4, #0]
 800b014:	2378      	movs	r3, #120	; 0x78
 800b016:	4828      	ldr	r0, [pc, #160]	; (800b0b8 <_printf_i+0x248>)
 800b018:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b01c:	e7e3      	b.n	800afe6 <_printf_i+0x176>
 800b01e:	0659      	lsls	r1, r3, #25
 800b020:	bf48      	it	mi
 800b022:	b2b6      	uxthmi	r6, r6
 800b024:	e7e6      	b.n	800aff4 <_printf_i+0x184>
 800b026:	4615      	mov	r5, r2
 800b028:	e7bb      	b.n	800afa2 <_printf_i+0x132>
 800b02a:	682b      	ldr	r3, [r5, #0]
 800b02c:	6826      	ldr	r6, [r4, #0]
 800b02e:	1d18      	adds	r0, r3, #4
 800b030:	6961      	ldr	r1, [r4, #20]
 800b032:	6028      	str	r0, [r5, #0]
 800b034:	0635      	lsls	r5, r6, #24
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	d501      	bpl.n	800b03e <_printf_i+0x1ce>
 800b03a:	6019      	str	r1, [r3, #0]
 800b03c:	e002      	b.n	800b044 <_printf_i+0x1d4>
 800b03e:	0670      	lsls	r0, r6, #25
 800b040:	d5fb      	bpl.n	800b03a <_printf_i+0x1ca>
 800b042:	8019      	strh	r1, [r3, #0]
 800b044:	2300      	movs	r3, #0
 800b046:	4615      	mov	r5, r2
 800b048:	6123      	str	r3, [r4, #16]
 800b04a:	e7ba      	b.n	800afc2 <_printf_i+0x152>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	2100      	movs	r1, #0
 800b050:	1d1a      	adds	r2, r3, #4
 800b052:	602a      	str	r2, [r5, #0]
 800b054:	681d      	ldr	r5, [r3, #0]
 800b056:	6862      	ldr	r2, [r4, #4]
 800b058:	4628      	mov	r0, r5
 800b05a:	f000 f82f 	bl	800b0bc <memchr>
 800b05e:	b108      	cbz	r0, 800b064 <_printf_i+0x1f4>
 800b060:	1b40      	subs	r0, r0, r5
 800b062:	6060      	str	r0, [r4, #4]
 800b064:	6863      	ldr	r3, [r4, #4]
 800b066:	6123      	str	r3, [r4, #16]
 800b068:	2300      	movs	r3, #0
 800b06a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b06e:	e7a8      	b.n	800afc2 <_printf_i+0x152>
 800b070:	462a      	mov	r2, r5
 800b072:	4649      	mov	r1, r9
 800b074:	4640      	mov	r0, r8
 800b076:	6923      	ldr	r3, [r4, #16]
 800b078:	47d0      	blx	sl
 800b07a:	3001      	adds	r0, #1
 800b07c:	d0ab      	beq.n	800afd6 <_printf_i+0x166>
 800b07e:	6823      	ldr	r3, [r4, #0]
 800b080:	079b      	lsls	r3, r3, #30
 800b082:	d413      	bmi.n	800b0ac <_printf_i+0x23c>
 800b084:	68e0      	ldr	r0, [r4, #12]
 800b086:	9b03      	ldr	r3, [sp, #12]
 800b088:	4298      	cmp	r0, r3
 800b08a:	bfb8      	it	lt
 800b08c:	4618      	movlt	r0, r3
 800b08e:	e7a4      	b.n	800afda <_printf_i+0x16a>
 800b090:	2301      	movs	r3, #1
 800b092:	4632      	mov	r2, r6
 800b094:	4649      	mov	r1, r9
 800b096:	4640      	mov	r0, r8
 800b098:	47d0      	blx	sl
 800b09a:	3001      	adds	r0, #1
 800b09c:	d09b      	beq.n	800afd6 <_printf_i+0x166>
 800b09e:	3501      	adds	r5, #1
 800b0a0:	68e3      	ldr	r3, [r4, #12]
 800b0a2:	9903      	ldr	r1, [sp, #12]
 800b0a4:	1a5b      	subs	r3, r3, r1
 800b0a6:	42ab      	cmp	r3, r5
 800b0a8:	dcf2      	bgt.n	800b090 <_printf_i+0x220>
 800b0aa:	e7eb      	b.n	800b084 <_printf_i+0x214>
 800b0ac:	2500      	movs	r5, #0
 800b0ae:	f104 0619 	add.w	r6, r4, #25
 800b0b2:	e7f5      	b.n	800b0a0 <_printf_i+0x230>
 800b0b4:	0800b565 	.word	0x0800b565
 800b0b8:	0800b576 	.word	0x0800b576

0800b0bc <memchr>:
 800b0bc:	4603      	mov	r3, r0
 800b0be:	b510      	push	{r4, lr}
 800b0c0:	b2c9      	uxtb	r1, r1
 800b0c2:	4402      	add	r2, r0
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	d101      	bne.n	800b0ce <memchr+0x12>
 800b0ca:	2000      	movs	r0, #0
 800b0cc:	e003      	b.n	800b0d6 <memchr+0x1a>
 800b0ce:	7804      	ldrb	r4, [r0, #0]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	428c      	cmp	r4, r1
 800b0d4:	d1f6      	bne.n	800b0c4 <memchr+0x8>
 800b0d6:	bd10      	pop	{r4, pc}

0800b0d8 <memcpy>:
 800b0d8:	440a      	add	r2, r1
 800b0da:	4291      	cmp	r1, r2
 800b0dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0e0:	d100      	bne.n	800b0e4 <memcpy+0xc>
 800b0e2:	4770      	bx	lr
 800b0e4:	b510      	push	{r4, lr}
 800b0e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0ea:	4291      	cmp	r1, r2
 800b0ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0f0:	d1f9      	bne.n	800b0e6 <memcpy+0xe>
 800b0f2:	bd10      	pop	{r4, pc}

0800b0f4 <memmove>:
 800b0f4:	4288      	cmp	r0, r1
 800b0f6:	b510      	push	{r4, lr}
 800b0f8:	eb01 0402 	add.w	r4, r1, r2
 800b0fc:	d902      	bls.n	800b104 <memmove+0x10>
 800b0fe:	4284      	cmp	r4, r0
 800b100:	4623      	mov	r3, r4
 800b102:	d807      	bhi.n	800b114 <memmove+0x20>
 800b104:	1e43      	subs	r3, r0, #1
 800b106:	42a1      	cmp	r1, r4
 800b108:	d008      	beq.n	800b11c <memmove+0x28>
 800b10a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b10e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b112:	e7f8      	b.n	800b106 <memmove+0x12>
 800b114:	4601      	mov	r1, r0
 800b116:	4402      	add	r2, r0
 800b118:	428a      	cmp	r2, r1
 800b11a:	d100      	bne.n	800b11e <memmove+0x2a>
 800b11c:	bd10      	pop	{r4, pc}
 800b11e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b126:	e7f7      	b.n	800b118 <memmove+0x24>

0800b128 <_realloc_r>:
 800b128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b12c:	4680      	mov	r8, r0
 800b12e:	4614      	mov	r4, r2
 800b130:	460e      	mov	r6, r1
 800b132:	b921      	cbnz	r1, 800b13e <_realloc_r+0x16>
 800b134:	4611      	mov	r1, r2
 800b136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b13a:	f7ff bc1d 	b.w	800a978 <_malloc_r>
 800b13e:	b92a      	cbnz	r2, 800b14c <_realloc_r+0x24>
 800b140:	f7ff fbb2 	bl	800a8a8 <_free_r>
 800b144:	4625      	mov	r5, r4
 800b146:	4628      	mov	r0, r5
 800b148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b14c:	f000 f81b 	bl	800b186 <_malloc_usable_size_r>
 800b150:	4284      	cmp	r4, r0
 800b152:	4607      	mov	r7, r0
 800b154:	d802      	bhi.n	800b15c <_realloc_r+0x34>
 800b156:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b15a:	d812      	bhi.n	800b182 <_realloc_r+0x5a>
 800b15c:	4621      	mov	r1, r4
 800b15e:	4640      	mov	r0, r8
 800b160:	f7ff fc0a 	bl	800a978 <_malloc_r>
 800b164:	4605      	mov	r5, r0
 800b166:	2800      	cmp	r0, #0
 800b168:	d0ed      	beq.n	800b146 <_realloc_r+0x1e>
 800b16a:	42bc      	cmp	r4, r7
 800b16c:	4622      	mov	r2, r4
 800b16e:	4631      	mov	r1, r6
 800b170:	bf28      	it	cs
 800b172:	463a      	movcs	r2, r7
 800b174:	f7ff ffb0 	bl	800b0d8 <memcpy>
 800b178:	4631      	mov	r1, r6
 800b17a:	4640      	mov	r0, r8
 800b17c:	f7ff fb94 	bl	800a8a8 <_free_r>
 800b180:	e7e1      	b.n	800b146 <_realloc_r+0x1e>
 800b182:	4635      	mov	r5, r6
 800b184:	e7df      	b.n	800b146 <_realloc_r+0x1e>

0800b186 <_malloc_usable_size_r>:
 800b186:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b18a:	1f18      	subs	r0, r3, #4
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	bfbc      	itt	lt
 800b190:	580b      	ldrlt	r3, [r1, r0]
 800b192:	18c0      	addlt	r0, r0, r3
 800b194:	4770      	bx	lr
	...

0800b198 <_init>:
 800b198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19a:	bf00      	nop
 800b19c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b19e:	bc08      	pop	{r3}
 800b1a0:	469e      	mov	lr, r3
 800b1a2:	4770      	bx	lr

0800b1a4 <_fini>:
 800b1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a6:	bf00      	nop
 800b1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1aa:	bc08      	pop	{r3}
 800b1ac:	469e      	mov	lr, r3
 800b1ae:	4770      	bx	lr
