<stg><name>conv1</name>


<trans_list>

<trans id="689" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="14" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="26" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="35" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="35" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="47" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="58" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="70" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="79" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="91" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="92" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="93" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="94" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="103" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="103" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="105" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="115" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="116" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="120" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="124" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="133" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="133" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="135" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="145" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="146" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="149" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_29, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_1, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln23"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln23"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln23"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %store_ln28 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln28 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TILE_OUT:0 %h_4 = load i8 %h

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
TILE_OUT:1 %icmp_ln28 = icmp_eq  i8 %h_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_OUT:2 %br_ln28 = br i1 %icmp_ln28, void %TILE_OUT.split, void %for.end77

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
TILE_OUT.split:0 %zext_ln28 = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_OUT.split:1 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_OUT.split:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
TILE_OUT.split:3 %add_ln91 = add i9 %zext_ln28, i9 508

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="9">
<![CDATA[
TILE_OUT.split:4 %sext_ln91 = sext i9 %add_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
TILE_OUT.split:5 %sext_ln87 = sext i9 %add_ln91

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
TILE_OUT.split:6 %br_ln87 = br void %PAD.i.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0">
<![CDATA[
for.end77:0 %ret_ln66 = ret

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
PAD.i.0:0 %bh = phi i64 0, void %TILE_OUT.split, i64 %add_ln87, void %for.inc42.i.1

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
PAD.i.0:3 %trunc_ln91 = trunc i64 %bh

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:4 %add_ln91_2 = add i64 %bh, i64 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
PAD.i.0:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln91_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:6 %icmp_ln56 = icmp_sgt  i64 %add_ln91_2, i64 254

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PAD.i.0:7 %add_ln56 = add i32 %trunc_ln91, i32 %sext_ln87

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:8 %select_ln55 = select i1 %tmp, i32 0, i32 254

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.0:9 %or_ln55 = or i1 %tmp, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:10 %hclamp = select i1 %or_ln55, i32 %select_ln55, i32 %add_ln56

]]></Node>
<StgValue><ssdm name="hclamp"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
PAD.i.0:11 %shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="43" op_0_bw="42">
<![CDATA[
PAD.i.0:12 %sext_ln93 = sext i42 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
PAD.i.0:13 %shl_ln93_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln93_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="43" op_0_bw="34">
<![CDATA[
PAD.i.0:14 %sext_ln93_1 = sext i34 %shl_ln93_1

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
PAD.i.0:15 %sub_ln93 = sub i43 %sext_ln93, i43 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="sub_ln93"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="43">
<![CDATA[
PAD.i.0:16 %sext_ln93_4 = sext i43 %sub_ln93

]]></Node>
<StgValue><ssdm name="sext_ln93_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:17 %add_ln93 = add i64 %sext_ln93_4, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.0:18 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln93, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.0:19 %sext_ln93_2 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln93_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.0:20 %i1_addr = getelementptr i32 %i1, i64 %sext_ln93_2

]]></Node>
<StgValue><ssdm name="i1_addr"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.0:24 %add_ln94 = add i64 %add_ln93, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.0:25 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.0:26 %sext_ln94 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.0:27 %i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln94

]]></Node>
<StgValue><ssdm name="i1_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="197" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="198" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="200" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="202" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="206" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="208" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="210" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.0:21 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
PAD.i.0:22 %i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.0:28 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
PAD.i.0:1 %speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln87"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PAD.i.0:2 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.0:23 %left = bitcast i32 %i1_addr_read_1

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PAD.i.0:29 %i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1

]]></Node>
<StgValue><ssdm name="i1_addr_1_read"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.0:30 %right = bitcast i32 %i1_addr_1_read

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
PAD.i.0:31 %br_ln97 = br void %for.inc.i.0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i.0:0 %p = phi i3 %add_ln97, void %for.inc.i.0.split, i3 0, void %PAD.i.0

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.0:1 %mul_ln99 = mul i64 %bh, i64 88

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="64">
<![CDATA[
for.inc.i.0:2 %trunc_ln99 = trunc i64 %mul_ln99

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.0:3 %tmp_855_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln99, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_855_cast"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.i.0:4 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_855_cast, i3 %p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.0:5 %zext_ln99 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.0:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1191 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1191"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="3">
<![CDATA[
for.inc.i.0:7 %zext_ln97 = zext i3 %p

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.0:8 %icmp_ln97 = icmp_eq  i3 %p, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.0:9 %add_ln97 = add i3 %p, i3 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.0:10 %br_ln97 = br i1 %icmp_ln97, void %for.inc.i.0.split, void %for.end.i.0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:2 %add_ln100 = add i9 %zext_ln97, i9 259

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.i.0.split:8 %store_ln99 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1191

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="236" st_id="17" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="238" st_id="19" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="239" st_id="20" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="240" st_id="21" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="241" st_id="22" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="242" st_id="23" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.0.split:0 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.0.split:1 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.0.split:3 %urem_ln100 = urem i9 %add_ln100, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="9">
<![CDATA[
for.inc.i.0.split:4 %zext_ln100 = zext i9 %urem_ln100

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.0.split:5 %add_ln100_2 = add i11 %trunc_ln99, i11 %zext_ln100

]]></Node>
<StgValue><ssdm name="add_ln100_2"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.0.split:6 %zext_ln100_1 = zext i11 %add_ln100_2

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.0.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1192 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln100_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1192"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.i.0.split:9 %store_ln100 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1192

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.0.split:10 %br_ln97 = br void %for.inc.i.0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="254" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="255" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="256" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="257" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="258" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="259" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="260" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="261" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.0:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.end.i.0:1 %br_ln104 = br void %load-store-loop.i.0

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.i.0:0 %loop_index_i_0 = phi i8 0, void %for.end.i.0, i8 %empty_702, void %.exit.0

]]></Node>
<StgValue><ssdm name="loop_index_i_0"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.i.0:1 %loop_index_i_0_cast = zext i8 %loop_index_i_0

]]></Node>
<StgValue><ssdm name="loop_index_i_0_cast"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.0:2 %exitcond473_013 = icmp_eq  i8 %loop_index_i_0, i8 255

]]></Node>
<StgValue><ssdm name="exitcond473_013"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.0:3 %empty_702 = add i8 %loop_index_i_0, i8 1

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i.0:4 %br_ln0 = br i1 %exitcond473_013, void %load-store-loop.i.0.split, void %for.inc42.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:3 %arrayidx36612_sum_i_0 = add i9 %loop_index_i_0_cast, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_0"/></StgValue>
</operation>

<operation id="269" st_id="35" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="9">
<![CDATA[
load-store-loop.i.0.split:11 %arrayidx36612_sum_i_0_cast = zext i9 %arrayidx36612_sum_i_0

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_0_cast"/></StgValue>
</operation>

<operation id="271" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.0.split:12 %mul671 = mul i19 %arrayidx36612_sum_i_0_cast, i19 745

]]></Node>
<StgValue><ssdm name="mul671"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.i.0.split:13 %p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul671, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="273" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc42.i.0:0 %bh_1 = or i64 %bh, i64 1

]]></Node>
<StgValue><ssdm name="bh_1"/></StgValue>
</operation>

<operation id="274" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc42.i.0:1 %mul_ln99_1 = mul i64 %bh_1, i64 88

]]></Node>
<StgValue><ssdm name="mul_ln99_1"/></StgValue>
</operation>

<operation id="275" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="64">
<![CDATA[
for.inc42.i.0:2 %trunc_ln87 = trunc i64 %mul_ln99_1

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="276" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc42.i.0:3 %icmp_ln87 = icmp_eq  i64 %bh_1, i64 23

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc42.i.0:4 %br_ln87 = br i1 %icmp_ln87, void %PAD.i.1, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="278" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PAD.i.1:0 %or_ln91 = or i32 %trunc_ln91, i32 1

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:1 %add_ln91_3 = add i64 %bh_1, i64 %sext_ln91

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
PAD.i.1:2 %tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln91_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:3 %icmp_ln56_1 = icmp_sgt  i64 %add_ln91_3, i64 254

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
PAD.i.1:4 %add_ln56_1 = add i32 %or_ln91, i32 %sext_ln87

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.1:5 %select_ln55_3 = select i1 %tmp_540, i32 0, i32 254

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.1:6 %or_ln55_1 = or i1 %tmp_540, i1 %icmp_ln56_1

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.1:7 %hclamp_1 = select i1 %or_ln55_1, i32 %select_ln55_3, i32 %add_ln56_1

]]></Node>
<StgValue><ssdm name="hclamp_1"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="42" op_0_bw="42" op_1_bw="32" op_2_bw="10">
<![CDATA[
PAD.i.1:8 %shl_ln93_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %hclamp_1, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln93_2"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="43" op_0_bw="42">
<![CDATA[
PAD.i.1:9 %sext_ln93_5 = sext i42 %shl_ln93_2

]]></Node>
<StgValue><ssdm name="sext_ln93_5"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
PAD.i.1:10 %shl_ln93_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %hclamp_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln93_3"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="43" op_0_bw="34">
<![CDATA[
PAD.i.1:11 %sext_ln93_6 = sext i34 %shl_ln93_3

]]></Node>
<StgValue><ssdm name="sext_ln93_6"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
PAD.i.1:12 %sub_ln93_1 = sub i43 %sext_ln93_5, i43 %sext_ln93_6

]]></Node>
<StgValue><ssdm name="sub_ln93_1"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="43">
<![CDATA[
PAD.i.1:13 %sext_ln93_7 = sext i43 %sub_ln93_1

]]></Node>
<StgValue><ssdm name="sext_ln93_7"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:14 %add_ln93_1 = add i64 %sext_ln93_7, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.1:15 %trunc_ln93_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln93_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.1:16 %sext_ln93_3 = sext i62 %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="sext_ln93_3"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.1:17 %i1_addr_2 = getelementptr i32 %i1, i64 %sext_ln93_3

]]></Node>
<StgValue><ssdm name="i1_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.1:21 %add_ln94_1 = add i64 %add_ln93_1, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.1:22 %trunc_ln94_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln94_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.1:23 %sext_ln94_1 = sext i62 %trunc_ln94_1

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.1:24 %i1_addr_3 = getelementptr i32 %i1, i64 %sext_ln94_1

]]></Node>
<StgValue><ssdm name="i1_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_013" val="1"/>
<literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
OUT.preheader:0 %br_ln32 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="301" st_id="36" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="302" st_id="37" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="303" st_id="38" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="304" st_id="39" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="305" st_id="40" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="306" st_id="41" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="307" st_id="42" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="308" st_id="43" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="309" st_id="44" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="310" st_id="45" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="311" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
load-store-loop.i.0.split:1 %i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read"/></StgValue>
</operation>

<operation id="312" st_id="46" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i.0.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i.0.split:2 %empty_703 = bitcast i32 %i1_addr_read

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %empty_704 = urem i9 %arrayidx36612_sum_i_0, i9 88

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="9">
<![CDATA[
load-store-loop.i.0.split:5 %p_cast10581 = zext i9 %empty_704

]]></Node>
<StgValue><ssdm name="p_cast10581"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.i.0.split:6 %empty_705 = add i11 %trunc_ln99, i11 %p_cast10581

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop.i.0.split:7 %p_cast10588 = zext i11 %empty_705

]]></Node>
<StgValue><ssdm name="p_cast10588"/></StgValue>
</operation>

<operation id="319" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1193 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast10588

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1193"/></StgValue>
</operation>

<operation id="320" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1194 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast10588

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1194"/></StgValue>
</operation>

<operation id="321" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1195 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast10588

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1195"/></StgValue>
</operation>

<operation id="322" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.i.0.split:14 %switch_ln0 = switch i2 %p_cast, void %.case.2.0, i2 0, void %.case.0.0, i2 1, void %.case.1.0

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="323" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.1.0:0 %store_ln93 = store i32 %empty_703, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1194

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="324" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.case.1.0:1 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="325" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.0.0:0 %store_ln93 = store i32 %empty_703, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1193

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="326" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.case.0.0:1 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="327" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="!0"/>
<literal name="p_cast" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.2.0:0 %store_ln93 = store i32 %empty_703, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1195

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="!0"/>
<literal name="p_cast" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.case.2.0:1 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.exit.0:0 %br_ln0 = br void %load-store-loop.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="330" st_id="48" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="331" st_id="49" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="332" st_id="49" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="333" st_id="50" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="334" st_id="50" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="335" st_id="51" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="337" st_id="52" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="338" st_id="52" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="339" st_id="53" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="340" st_id="53" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="341" st_id="54" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="342" st_id="54" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="343" st_id="55" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
PAD.i.1:18 %i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_2_req"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="345" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
PAD.i.1:19 %i1_addr_2_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_2

]]></Node>
<StgValue><ssdm name="i1_addr_2_read_1"/></StgValue>
</operation>

<operation id="346" st_id="56" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
PAD.i.1:25 %i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_3_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="347" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.1:20 %left_1 = bitcast i32 %i1_addr_2_read_1

]]></Node>
<StgValue><ssdm name="left_1"/></StgValue>
</operation>

<operation id="348" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
PAD.i.1:26 %i1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_3

]]></Node>
<StgValue><ssdm name="i1_addr_3_read"/></StgValue>
</operation>

<operation id="349" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.1:27 %right_1 = bitcast i32 %i1_addr_3_read

]]></Node>
<StgValue><ssdm name="right_1"/></StgValue>
</operation>

<operation id="350" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
PAD.i.1:28 %br_ln97 = br void %for.inc.i.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="351" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i.1:0 %p_1 = phi i3 %add_ln97_1, void %for.inc.i.1.split, i3 0, void %PAD.i.1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.1:1 %tmp_858_cast = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %mul_ln99_1, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_858_cast"/></StgValue>
</operation>

<operation id="353" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.i.1:2 %tmp_539 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_858_cast, i3 %p_1

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="354" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.1:3 %zext_ln99_1 = zext i11 %tmp_539

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="355" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.1:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1196 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1196"/></StgValue>
</operation>

<operation id="356" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="3">
<![CDATA[
for.inc.i.1:5 %zext_ln97_1 = zext i3 %p_1

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="357" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.1:6 %icmp_ln97_1 = icmp_eq  i3 %p_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln97_1"/></StgValue>
</operation>

<operation id="358" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i.1:7 %add_ln97_1 = add i3 %p_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="359" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.1:8 %br_ln97 = br i1 %icmp_ln97_1, void %for.inc.i.1.split, void %for.end.i.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="360" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:2 %add_ln100_1 = add i9 %zext_ln97_1, i9 259

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="361" st_id="58" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>

<operation id="362" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.i.1.split:8 %store_ln99 = store i32 %left_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1196

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="363" st_id="59" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="364" st_id="60" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="365" st_id="61" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="366" st_id="62" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="367" st_id="63" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="368" st_id="64" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="369" st_id="65" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="370" st_id="66" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="371" st_id="67" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="372" st_id="68" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="373" st_id="69" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="374" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.1.split:0 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.1.split:1 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="376" st_id="70" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.1.split:3 %urem_ln100_1 = urem i9 %add_ln100_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln100_1"/></StgValue>
</operation>

<operation id="377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="9">
<![CDATA[
for.inc.i.1.split:4 %zext_ln100_2 = zext i9 %urem_ln100_1

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="378" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.1.split:5 %add_ln100_3 = add i11 %trunc_ln87, i11 %zext_ln100_2

]]></Node>
<StgValue><ssdm name="add_ln100_3"/></StgValue>
</operation>

<operation id="379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.1.split:6 %zext_ln100_3 = zext i11 %add_ln100_3

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.1.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1197 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln100_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1197"/></StgValue>
</operation>

<operation id="381" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc.i.1.split:9 %store_ln100 = store i32 %right_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1197

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="382" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.1.split:10 %br_ln97 = br void %for.inc.i.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="383" st_id="71" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="384" st_id="72" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="385" st_id="73" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="386" st_id="74" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="387" st_id="75" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="388" st_id="76" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="389" st_id="77" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="390" st_id="78" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.end.i.1:0 %empty_736 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="391" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
for.end.i.1:1 %br_ln104 = br void %load-store-loop.i.1

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="392" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.i.1:0 %loop_index_i_1 = phi i8 0, void %for.end.i.1, i8 %empty_737, void %.exit.1

]]></Node>
<StgValue><ssdm name="loop_index_i_1"/></StgValue>
</operation>

<operation id="393" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.i.1:1 %loop_index_i_1_cast = zext i8 %loop_index_i_1

]]></Node>
<StgValue><ssdm name="loop_index_i_1_cast"/></StgValue>
</operation>

<operation id="394" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.1:2 %exitcond473_115 = icmp_eq  i8 %loop_index_i_1, i8 255

]]></Node>
<StgValue><ssdm name="exitcond473_115"/></StgValue>
</operation>

<operation id="395" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.1:3 %empty_737 = add i8 %loop_index_i_1, i8 1

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="396" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i.1:4 %br_ln0 = br i1 %exitcond473_115, void %load-store-loop.i.1.split, void %for.inc42.i.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:3 %arrayidx36612_sum_i_1 = add i9 %loop_index_i_1_cast, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_1"/></StgValue>
</operation>

<operation id="398" st_id="79" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="399" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="9">
<![CDATA[
load-store-loop.i.1.split:11 %arrayidx36612_sum_i_1_cast = zext i9 %arrayidx36612_sum_i_1

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_1_cast"/></StgValue>
</operation>

<operation id="400" st_id="79" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.1.split:12 %mul758 = mul i19 %arrayidx36612_sum_i_1_cast, i19 745

]]></Node>
<StgValue><ssdm name="mul758"/></StgValue>
</operation>

<operation id="401" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.i.1.split:13 %p_cast7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul758, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="402" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc42.i.1:0 %add_ln87 = add i64 %bh, i64 2

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="403" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond473_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.i.1:1 %br_ln87 = br void %PAD.i.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="404" st_id="80" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="405" st_id="81" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="406" st_id="82" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="407" st_id="83" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="408" st_id="84" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="409" st_id="85" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="410" st_id="86" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="411" st_id="87" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="412" st_id="88" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="413" st_id="89" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="414" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
load-store-loop.i.1.split:1 %i1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr_2

]]></Node>
<StgValue><ssdm name="i1_addr_2_read"/></StgValue>
</operation>

<operation id="415" st_id="90" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="416" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i.1.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="417" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i.1.split:2 %empty_738 = bitcast i32 %i1_addr_2_read

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="418" st_id="91" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.1.split:4 %empty_739 = urem i9 %arrayidx36612_sum_i_1, i9 88

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="419" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="9">
<![CDATA[
load-store-loop.i.1.split:5 %p_cast10582 = zext i9 %empty_739

]]></Node>
<StgValue><ssdm name="p_cast10582"/></StgValue>
</operation>

<operation id="420" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.i.1.split:6 %empty_740 = add i11 %trunc_ln87, i11 %p_cast10582

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="421" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop.i.1.split:7 %p_cast10590 = zext i11 %empty_740

]]></Node>
<StgValue><ssdm name="p_cast10590"/></StgValue>
</operation>

<operation id="422" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.1.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1198 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast10590

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1198"/></StgValue>
</operation>

<operation id="423" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.1.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1199 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast10590

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1199"/></StgValue>
</operation>

<operation id="424" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.1.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1200 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast10590

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1200"/></StgValue>
</operation>

<operation id="425" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.i.1.split:14 %switch_ln0 = switch i2 %p_cast7, void %.case.2.1, i2 0, void %.case.0.1, i2 1, void %.case.1.1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="426" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.1.1:0 %store_ln93 = store i32 %empty_738, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1199

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="427" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.case.1.1:1 %br_ln0 = br void %.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="428" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.0.1:0 %store_ln93 = store i32 %empty_738, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1198

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="429" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.case.0.1:1 %br_ln0 = br void %.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="430" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="!0"/>
<literal name="p_cast7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.2.1:0 %store_ln93 = store i32 %empty_738, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1200

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="431" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast7" val="!0"/>
<literal name="p_cast7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.case.2.1:1 %br_ln0 = br void %.exit.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="432" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.exit.1:0 %br_ln0 = br void %load-store-loop.i.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="433" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT:0 %out = phi i7 %add_ln32, void %for.inc.1.2.8.preheader, i7 0, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="434" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
OUT:1 %tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="435" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT:2 %br_ln32 = br i1 %tmp_541, void %OUT.split, void %for.inc72

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="436" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="7">
<![CDATA[
OUT.split:0 %trunc_ln32 = trunc i7 %out

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="437" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT.split:1 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="438" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT.split:2 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="439" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
OUT.split:3 %br_ln114 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="440" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc72:0 %add_ln28 = add i8 %h_4, i8 15

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="441" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72:1 %store_ln28 = store i8 %add_ln28, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="442" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
for.inc72:2 %br_ln28 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="443" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:0 %bout = phi i4 %add_ln114_1, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="444" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
IN.i:1 %phi_mul = phi i8 %add_ln114_3, void %for.inc23.i, i8 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="445" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:2 %phi_urem = phi i4 %select_ln114, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="446" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
IN.i:3 %add_ln114_3 = add i8 %phi_mul, i8 22

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="447" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:4 %icmp_ln114 = icmp_eq  i4 %bout, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="448" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:5 %add_ln114_1 = add i4 %bout, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="449" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN.i:6 %br_ln114 = br i1 %icmp_ln114, void %IN.i.split, void %for.inc.2.8.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="450" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN.i.split:0 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="451" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN.i.split:1 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="452" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
IN.i.split:2 %tmp_542 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %out, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="453" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
IN.i.split:3 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_542, i4 %bout

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="454" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="6">
<![CDATA[
IN.i.split:4 %zext_ln114 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="455" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
IN.i.split:5 %tmp_543 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="456" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="2">
<![CDATA[
IN.i.split:6 %tmp_544 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_543, i1 0, i2 %tmp_543

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="457" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="5">
<![CDATA[
IN.i.split:7 %empty_706 = zext i5 %tmp_544

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="458" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="4">
<![CDATA[
IN.i.split:8 %trunc_ln114 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="459" st_id="93" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
IN.i.split:9 %mul_ln120 = mul i15 %zext_ln114, i15 324

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="460" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="15">
<![CDATA[
IN.i.split:10 %zext_ln120 = zext i15 %mul_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="461" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
IN.i.split:11 %add_ln120 = add i64 %zext_ln120, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="462" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
IN.i.split:12 %br_ln116 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="463" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc.2.8.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="464" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body8.0.i:0 %k = phi i4 %add_ln116, void %for.inc.1.i, i4 0, void %IN.i.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="465" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="4">
<![CDATA[
for.body8.0.i:1 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="466" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:2 %empty_707 = add i8 %empty_706, i8 %k_cast

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="467" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:3 %empty_708 = shl i8 %empty_707, i8 3

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="468" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:4 %empty_709 = add i8 %empty_708, i8 %empty_707

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="469" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i:5 %icmp_ln116 = icmp_ult  i4 %k, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="470" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i:6 %br_ln116 = br i1 %icmp_ln116, void %for.inc23.i, void %for.body8.0.i.split

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="471" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:2 %tmp_547 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="472" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.body8.0.i.split:3 %add_ln120_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_547, i4 %k, i2 0

]]></Node>
<StgValue><ssdm name="add_ln120_8"/></StgValue>
</operation>

<operation id="473" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="9">
<![CDATA[
for.body8.0.i.split:4 %zext_ln120_1 = zext i9 %add_ln120_8

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="474" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body8.0.i.split:5 %add_ln120_1 = add i64 %zext_ln120_1, i64 %add_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="475" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:6 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="476" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="62">
<![CDATA[
for.body8.0.i.split:7 %sext_ln120 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="477" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.0.i.split:8 %w1_addr = getelementptr i32 %w1, i64 %sext_ln120

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="478" st_id="95" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="479" st_id="96" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="480" st_id="97" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="481" st_id="98" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="482" st_id="99" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="483" st_id="100" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="484" st_id="101" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="485" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i.split:0 %speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln116"/></StgValue>
</operation>

<operation id="486" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:1 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="487" st_id="102" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:9 %empty_710 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="488" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
for.body8.0.i.split:10 %br_ln120 = br void %load-store-loop.0.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="489" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.0.i:0 %loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_712, void %.exit3

]]></Node>
<StgValue><ssdm name="loop_index_0_i"/></StgValue>
</operation>

<operation id="490" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="4">
<![CDATA[
load-store-loop.0.i:1 %loop_index_0_i_cast10583 = zext i4 %loop_index_0_i

]]></Node>
<StgValue><ssdm name="loop_index_0_i_cast10583"/></StgValue>
</operation>

<operation id="491" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0.i:2 %empty_711 = add i8 %empty_709, i8 %loop_index_0_i_cast10583

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="492" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.0.i:3 %p_cast10592 = zext i8 %empty_711

]]></Node>
<StgValue><ssdm name="p_cast10592"/></StgValue>
</operation>

<operation id="493" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i:4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10592

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81"/></StgValue>
</operation>

<operation id="494" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i:5 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10592

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81"/></StgValue>
</operation>

<operation id="495" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10592

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81"/></StgValue>
</operation>

<operation id="496" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i:7 %exitcond47916 = icmp_eq  i4 %loop_index_0_i, i4 9

]]></Node>
<StgValue><ssdm name="exitcond47916"/></StgValue>
</operation>

<operation id="497" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i:8 %empty_712 = add i4 %loop_index_0_i, i4 1

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="498" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0.i:9 %br_ln0 = br i1 %exitcond47916, void %load-store-loop.0.i.split, void %for.inc.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="499" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i:0 %or_ln120 = or i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="500" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="4">
<![CDATA[
for.inc.0.i:1 %or_ln120_cast = zext i4 %or_ln120

]]></Node>
<StgValue><ssdm name="or_ln120_cast"/></StgValue>
</operation>

<operation id="501" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i:2 %empty_714 = add i8 %empty_706, i8 %or_ln120_cast

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="502" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i:3 %empty_715 = shl i8 %empty_714, i8 3

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="503" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i:4 %empty_716 = add i8 %empty_715, i8 %empty_714

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="504" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.0.i:5 %add_ln120_4 = add i9 %add_ln120_8, i9 36

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="505" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="9">
<![CDATA[
for.inc.0.i:6 %zext_ln120_4 = zext i9 %add_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="506" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.0.i:7 %add_ln120_3 = add i64 %zext_ln120_4, i64 %add_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="507" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i:8 %icmp_ln116_1 = icmp_ult  i4 %or_ln120, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="508" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.i:9 %br_ln116 = br i1 %icmp_ln116_1, void %for.inc23.i, void %for.body8.1.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="509" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.1.i:0 %trunc_ln120_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="510" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="62">
<![CDATA[
for.body8.1.i:1 %sext_ln120_2 = sext i62 %trunc_ln120_2

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="511" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
<literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.1.i:2 %w1_addr_1 = getelementptr i32 %w1, i64 %sext_ln120_2

]]></Node>
<StgValue><ssdm name="w1_addr_1"/></StgValue>
</operation>

<operation id="512" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i:0 %add_ln114_5 = add i4 %phi_urem, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="513" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i:1 %icmp_ln114_2 = icmp_ult  i4 %add_ln114_5, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln114_2"/></StgValue>
</operation>

<operation id="514" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc23.i:2 %select_ln114 = select i1 %icmp_ln114_2, i4 %add_ln114_5, i4 0

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="515" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond47916" val="1"/>
<literal name="icmp_ln116_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:3 %br_ln114 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="516" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.0.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="517" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
load-store-loop.0.i.split:1 %w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_addr_read"/></StgValue>
</operation>

<operation id="518" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.0.i.split:2 %empty_713 = bitcast i32 %w1_addr_read

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="519" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.0.i.split:3 %switch_ln114 = switch i2 %trunc_ln114, void %.case.26, i2 0, void %.case.04, i2 1, void %.case.15

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="520" st_id="105" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.15:0 %store_ln120 = store i32 %empty_713, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="521" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.case.15:1 %br_ln0 = br void %.exit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="522" st_id="105" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.04:0 %store_ln120 = store i32 %empty_713, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="523" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.case.04:1 %br_ln0 = br void %.exit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="524" st_id="105" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="!0"/>
<literal name="trunc_ln114" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.26:0 %store_ln120 = store i32 %empty_713, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="525" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="!0"/>
<literal name="trunc_ln114" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
.case.26:1 %br_ln0 = br void %.exit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="526" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.exit3:0 %br_ln0 = br void %load-store-loop.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="527" st_id="106" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="528" st_id="107" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="529" st_id="108" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="530" st_id="109" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="531" st_id="110" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="532" st_id="111" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="533" st_id="112" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="534" st_id="113" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i:3 %empty_717 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="535" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
for.body8.1.i:4 %br_ln120 = br void %load-store-loop.1.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="536" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.1.i:0 %loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_719, void %.exit2103

]]></Node>
<StgValue><ssdm name="loop_index_1_i"/></StgValue>
</operation>

<operation id="537" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="4">
<![CDATA[
load-store-loop.1.i:1 %loop_index_1_i_cast10584 = zext i4 %loop_index_1_i

]]></Node>
<StgValue><ssdm name="loop_index_1_i_cast10584"/></StgValue>
</operation>

<operation id="538" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.1.i:2 %empty_718 = add i8 %empty_716, i8 %loop_index_1_i_cast10584

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="539" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i:7 %exitcond48017 = icmp_eq  i4 %loop_index_1_i, i4 9

]]></Node>
<StgValue><ssdm name="exitcond48017"/></StgValue>
</operation>

<operation id="540" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i:8 %empty_719 = add i4 %loop_index_1_i, i4 1

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="541" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.1.i:3 %p_cast10595 = zext i8 %empty_718

]]></Node>
<StgValue><ssdm name="p_cast10595"/></StgValue>
</operation>

<operation id="542" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i:4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10595

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163"/></StgValue>
</operation>

<operation id="543" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i:5 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10595

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163"/></StgValue>
</operation>

<operation id="544" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10595

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163"/></StgValue>
</operation>

<operation id="545" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.1.i:9 %br_ln0 = br i1 %exitcond48017, void %load-store-loop.1.i.split, void %for.inc.1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="546" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.1.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="547" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.1.i.split:1 %w1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_addr_1_read"/></StgValue>
</operation>

<operation id="548" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.1.i.split:2 %empty_720 = bitcast i32 %w1_addr_1_read

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="549" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.1.i.split:3 %switch_ln114 = switch i2 %trunc_ln114, void %.case.22106, i2 0, void %.case.02104, i2 1, void %.case.12105

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="550" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.i:0 %add_ln116 = add i4 %k, i4 2

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="551" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond48017" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.i:1 %br_ln116 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="552" st_id="116" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.12105:0 %store_ln120 = store i32 %empty_720, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="553" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.case.12105:1 %br_ln0 = br void %.exit2103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="554" st_id="116" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.02104:0 %store_ln120 = store i32 %empty_720, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="555" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
.case.02104:1 %br_ln0 = br void %.exit2103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="556" st_id="116" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="!0"/>
<literal name="trunc_ln114" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.22106:0 %store_ln120 = store i32 %empty_720, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="557" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114" val="!0"/>
<literal name="trunc_ln114" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
.case.22106:1 %br_ln0 = br void %.exit2103

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="558" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
.exit2103:0 %br_ln0 = br void %load-store-loop.1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="559" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc.2.8.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="560" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.2.8.preheader:3 %call_ln63 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln32, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="561" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.2.8.preheader:1 %or_ln114 = or i6 %trunc_ln32, i6 8

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="562" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="6">
<![CDATA[
for.inc.2.8.preheader:2 %zext_ln63 = zext i6 %or_ln114

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="563" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.2.8.preheader:3 %call_ln63 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln32, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="564" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
for.inc.2.8.preheader:4 %br_ln114 = br void %IN.i452

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="565" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i452:0 %bout_2 = phi i4 %add_ln114_2, void %for.inc23.i463, i4 0, void %for.inc.2.8.preheader

]]></Node>
<StgValue><ssdm name="bout_2"/></StgValue>
</operation>

<operation id="566" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
IN.i452:1 %phi_mul10479 = phi i8 %add_ln114_4, void %for.inc23.i463, i8 0, void %for.inc.2.8.preheader

]]></Node>
<StgValue><ssdm name="phi_mul10479"/></StgValue>
</operation>

<operation id="567" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i452:2 %phi_urem10481 = phi i4 %select_ln114_1, void %for.inc23.i463, i4 0, void %for.inc.2.8.preheader

]]></Node>
<StgValue><ssdm name="phi_urem10481"/></StgValue>
</operation>

<operation id="568" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
IN.i452:3 %add_ln114_4 = add i8 %phi_mul10479, i8 22

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="569" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="4">
<![CDATA[
IN.i452:4 %zext_ln114_1 = zext i4 %bout_2

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="570" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i452:5 %icmp_ln114_1 = icmp_eq  i4 %bout_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="571" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i452:6 %add_ln114_2 = add i4 %bout_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="572" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN.i452:7 %br_ln114 = br i1 %icmp_ln114_1, void %IN.i452.split, void %for.inc.1.2.8.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="573" st_id="120" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
IN.i452.split:2 %add_ln114 = add i7 %zext_ln114_1, i7 %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="574" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="7">
<![CDATA[
IN.i452.split:3 %zext_ln114_2 = zext i7 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="575" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
IN.i452.split:4 %tmp_545 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul10479, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="576" st_id="120" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
IN.i452.split:8 %mul_ln120_1 = mul i16 %zext_ln114_2, i16 324

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>

<operation id="577" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.1.2.8.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="578" st_id="120" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1.2.8.preheader:2 %add_ln32 = add i7 %out, i7 16

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="579" st_id="121" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
IN.i452.split:8 %mul_ln120_1 = mul i16 %zext_ln114_2, i16 324

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="580" st_id="122" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
IN.i452.split:8 %mul_ln120_1 = mul i16 %zext_ln114_2, i16 324

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="581" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN.i452.split:0 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="582" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN.i452.split:1 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="583" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="2">
<![CDATA[
IN.i452.split:5 %tmp_546 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_545, i1 0, i2 %tmp_545

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="584" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="5">
<![CDATA[
IN.i452.split:6 %empty_721 = zext i5 %tmp_546

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="585" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="2" op_0_bw="4">
<![CDATA[
IN.i452.split:7 %trunc_ln114_1 = trunc i4 %phi_urem10481

]]></Node>
<StgValue><ssdm name="trunc_ln114_1"/></StgValue>
</operation>

<operation id="586" st_id="123" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
IN.i452.split:8 %mul_ln120_1 = mul i16 %zext_ln114_2, i16 324

]]></Node>
<StgValue><ssdm name="mul_ln120_1"/></StgValue>
</operation>

<operation id="587" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="16">
<![CDATA[
IN.i452.split:9 %zext_ln120_2 = zext i16 %mul_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="588" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
IN.i452.split:10 %add_ln120_2 = add i64 %zext_ln120_2, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="589" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
IN.i452.split:11 %br_ln116 = br void %for.body8.0.i455

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="590" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body8.0.i455:0 %k_1 = phi i4 %add_ln116_1, void %for.inc.1.i470, i4 0, void %IN.i452.split

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="591" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="4">
<![CDATA[
for.body8.0.i455:1 %k_1_cast = zext i4 %k_1

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="592" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i455:2 %empty_722 = add i8 %empty_721, i8 %k_1_cast

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="593" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i455:3 %empty_723 = shl i8 %empty_722, i8 3

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="594" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i455:4 %empty_724 = add i8 %empty_723, i8 %empty_722

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="595" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.0.i455:5 %icmp_ln116_2 = icmp_ult  i4 %k_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln116_2"/></StgValue>
</operation>

<operation id="596" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i455:6 %br_ln116 = br i1 %icmp_ln116_2, void %for.inc23.i463, void %for.body8.0.i455.split

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="597" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i455.split:2 %tmp_548 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="598" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.body8.0.i455.split:3 %add_ln120_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_548, i4 %k_1, i2 0

]]></Node>
<StgValue><ssdm name="add_ln120_9"/></StgValue>
</operation>

<operation id="599" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="9">
<![CDATA[
for.body8.0.i455.split:4 %zext_ln120_3 = zext i9 %add_ln120_9

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="600" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body8.0.i455.split:5 %add_ln120_5 = add i64 %zext_ln120_3, i64 %add_ln120_2

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="601" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i455.split:6 %trunc_ln120_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="602" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="62">
<![CDATA[
for.body8.0.i455.split:7 %sext_ln120_1 = sext i62 %trunc_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="603" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.0.i455.split:8 %w1_addr_2 = getelementptr i32 %w1, i64 %sext_ln120_1

]]></Node>
<StgValue><ssdm name="w1_addr_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="604" st_id="125" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="605" st_id="126" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="606" st_id="127" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="607" st_id="128" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="608" st_id="129" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="609" st_id="130" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="610" st_id="131" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="611" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i455.split:0 %speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln116"/></StgValue>
</operation>

<operation id="612" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i455.split:1 %specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln116"/></StgValue>
</operation>

<operation id="613" st_id="132" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i455.split:9 %empty_725 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_2, i32 9

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="614" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
for.body8.0.i455.split:10 %br_ln120 = br void %load-store-loop.0.i457

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="615" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.0.i457:0 %loop_index_0_i456 = phi i4 0, void %for.body8.0.i455.split, i4 %empty_727, void %.exit1114

]]></Node>
<StgValue><ssdm name="loop_index_0_i456"/></StgValue>
</operation>

<operation id="616" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
load-store-loop.0.i457:1 %loop_index_0_i456_cast10585 = zext i4 %loop_index_0_i456

]]></Node>
<StgValue><ssdm name="loop_index_0_i456_cast10585"/></StgValue>
</operation>

<operation id="617" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.0.i457:2 %empty_726 = add i8 %empty_724, i8 %loop_index_0_i456_cast10585

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="618" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.0.i457:3 %p_cast10596 = zext i8 %empty_726

]]></Node>
<StgValue><ssdm name="p_cast10596"/></StgValue>
</operation>

<operation id="619" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i457:4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10596

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="620" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i457:5 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10596

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="621" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.0.i457:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10596

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="622" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i457:7 %exitcond51223 = icmp_eq  i4 %loop_index_0_i456, i4 9

]]></Node>
<StgValue><ssdm name="exitcond51223"/></StgValue>
</operation>

<operation id="623" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.0.i457:8 %empty_727 = add i4 %loop_index_0_i456, i4 1

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="624" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.0.i457:9 %br_ln0 = br i1 %exitcond51223, void %load-store-loop.0.i457.split, void %for.inc.0.i460

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="625" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i460:0 %or_ln120_1 = or i4 %k_1, i4 1

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="626" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="4">
<![CDATA[
for.inc.0.i460:1 %or_ln120_1_cast = zext i4 %or_ln120_1

]]></Node>
<StgValue><ssdm name="or_ln120_1_cast"/></StgValue>
</operation>

<operation id="627" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i460:2 %empty_729 = add i8 %empty_721, i8 %or_ln120_1_cast

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="628" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i460:3 %empty_730 = shl i8 %empty_729, i8 3

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="629" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.0.i460:4 %empty_731 = add i8 %empty_730, i8 %empty_729

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="630" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.0.i460:5 %add_ln120_6 = add i9 %add_ln120_9, i9 36

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="631" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="9">
<![CDATA[
for.inc.0.i460:6 %zext_ln120_5 = zext i9 %add_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="632" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.0.i460:7 %add_ln120_7 = add i64 %zext_ln120_5, i64 %add_ln120_2

]]></Node>
<StgValue><ssdm name="add_ln120_7"/></StgValue>
</operation>

<operation id="633" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.0.i460:8 %icmp_ln116_3 = icmp_ult  i4 %or_ln120_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln116_3"/></StgValue>
</operation>

<operation id="634" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.i460:9 %br_ln116 = br i1 %icmp_ln116_3, void %for.inc23.i463, void %for.body8.1.i465

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="635" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.1.i465:0 %trunc_ln120_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln120_3"/></StgValue>
</operation>

<operation id="636" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="62">
<![CDATA[
for.body8.1.i465:1 %sext_ln120_3 = sext i62 %trunc_ln120_3

]]></Node>
<StgValue><ssdm name="sext_ln120_3"/></StgValue>
</operation>

<operation id="637" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116_2" val="1"/>
<literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body8.1.i465:2 %w1_addr_3 = getelementptr i32 %w1, i64 %sext_ln120_3

]]></Node>
<StgValue><ssdm name="w1_addr_3"/></StgValue>
</operation>

<operation id="638" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i463:0 %add_ln114_6 = add i4 %phi_urem10481, i4 1

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="639" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i463:1 %icmp_ln114_3 = icmp_ult  i4 %add_ln114_6, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln114_3"/></StgValue>
</operation>

<operation id="640" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc23.i463:2 %select_ln114_1 = select i1 %icmp_ln114_3, i4 %add_ln114_6, i4 0

]]></Node>
<StgValue><ssdm name="select_ln114_1"/></StgValue>
</operation>

<operation id="641" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51223" val="1"/>
<literal name="icmp_ln116_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i463:3 %br_ln114 = br void %IN.i452

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="642" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.0.i457.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="643" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
load-store-loop.0.i457.split:1 %w1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_2

]]></Node>
<StgValue><ssdm name="w1_addr_2_read"/></StgValue>
</operation>

<operation id="644" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.0.i457.split:2 %empty_728 = bitcast i32 %w1_addr_2_read

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="645" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.0.i457.split:3 %switch_ln114 = switch i2 %trunc_ln114_1, void %.case.21117, i2 0, void %.case.01115, i2 1, void %.case.11116

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="646" st_id="135" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.11116:0 %store_ln120 = store i32 %empty_728, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="647" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.case.11116:1 %br_ln0 = br void %.exit1114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="648" st_id="135" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.01115:0 %store_ln120 = store i32 %empty_728, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="649" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.case.01115:1 %br_ln0 = br void %.exit1114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="650" st_id="135" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="!0"/>
<literal name="trunc_ln114_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.21117:0 %store_ln120 = store i32 %empty_728, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="651" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="!0"/>
<literal name="trunc_ln114_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.case.21117:1 %br_ln0 = br void %.exit1114

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="652" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.exit1114:0 %br_ln0 = br void %load-store-loop.0.i457

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="653" st_id="136" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="654" st_id="137" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="655" st_id="138" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="656" st_id="139" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="657" st_id="140" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="658" st_id="141" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="659" st_id="142" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="660" st_id="143" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.1.i465:3 %empty_732 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_3, i32 9

]]></Node>
<StgValue><ssdm name="empty_732"/></StgValue>
</operation>

<operation id="661" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
for.body8.1.i465:4 %br_ln120 = br void %load-store-loop.1.i467

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="662" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.1.i467:0 %loop_index_1_i466 = phi i4 0, void %for.body8.1.i465, i4 %empty_734, void %.exit2107

]]></Node>
<StgValue><ssdm name="loop_index_1_i466"/></StgValue>
</operation>

<operation id="663" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="4">
<![CDATA[
load-store-loop.1.i467:1 %loop_index_1_i466_cast10586 = zext i4 %loop_index_1_i466

]]></Node>
<StgValue><ssdm name="loop_index_1_i466_cast10586"/></StgValue>
</operation>

<operation id="664" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.1.i467:2 %empty_733 = add i8 %empty_731, i8 %loop_index_1_i466_cast10586

]]></Node>
<StgValue><ssdm name="empty_733"/></StgValue>
</operation>

<operation id="665" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i467:7 %exitcond51324 = icmp_eq  i4 %loop_index_1_i466, i4 9

]]></Node>
<StgValue><ssdm name="exitcond51324"/></StgValue>
</operation>

<operation id="666" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.1.i467:8 %empty_734 = add i4 %loop_index_1_i466, i4 1

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="667" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.1.i467:3 %p_cast10598 = zext i8 %empty_733

]]></Node>
<StgValue><ssdm name="p_cast10598"/></StgValue>
</operation>

<operation id="668" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i467:4 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10598

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164"/></StgValue>
</operation>

<operation id="669" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i467:5 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10598

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164"/></StgValue>
</operation>

<operation id="670" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.1.i467:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i64 0, i64 %p_cast10598

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164"/></StgValue>
</operation>

<operation id="671" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.1.i467:9 %br_ln0 = br i1 %exitcond51324, void %load-store-loop.1.i467.split, void %for.inc.1.i470

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="672" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.1.i467.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="673" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.1.i467.split:1 %w1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_3

]]></Node>
<StgValue><ssdm name="w1_addr_3_read"/></StgValue>
</operation>

<operation id="674" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.1.i467.split:2 %empty_735 = bitcast i32 %w1_addr_3_read

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="675" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.1.i467.split:3 %switch_ln114 = switch i2 %trunc_ln114_1, void %.case.22110, i2 0, void %.case.02108, i2 1, void %.case.12109

]]></Node>
<StgValue><ssdm name="switch_ln114"/></StgValue>
</operation>

<operation id="676" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1.i470:0 %add_ln116_1 = add i4 %k_1, i4 2

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="677" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond51324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.i470:1 %br_ln116 = br void %for.body8.0.i455

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="678" st_id="146" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.12109:0 %store_ln120 = store i32 %empty_735, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="679" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
.case.12109:1 %br_ln0 = br void %.exit2107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="680" st_id="146" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.02108:0 %store_ln120 = store i32 %empty_735, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="681" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
.case.02108:1 %br_ln0 = br void %.exit2107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="682" st_id="146" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="!0"/>
<literal name="trunc_ln114_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.case.22110:0 %store_ln120 = store i32 %empty_735, i8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="683" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln114_1" val="!0"/>
<literal name="trunc_ln114_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
.case.22110:1 %br_ln0 = br void %.exit2107

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="684" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
.exit2107:0 %br_ln0 = br void %load-store-loop.1.i467

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="685" st_id="147" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.1.2.8.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="686" st_id="148" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.1.2.8.preheader:1 %call_ln63 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %or_ln114, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="687" st_id="149" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.1.2.8.preheader:1 %call_ln63 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %or_ln114, i8 %h_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="688" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
for.inc.1.2.8.preheader:3 %br_ln32 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
