// SPDX-License-Identifier: GPL-2.0

use kernel::dma::CoherentAllocation;
use kernel::{device, devres::Devres, error::code::*, pci, prelude::*};

use core::time::Duration;

use crate::driver::Bar0;
use crate::falcon::{gsp::Gsp, sec2::Sec2, Falcon};
use crate::fb::FbLayout;
use crate::fb::SysmemFlush;
use crate::firmware::fwsec::{FwsecCommand, FwsecFirmware};
use crate::firmware::{Firmware, FIRMWARE_VERSION};
use crate::gfw;
use crate::gsp;
use crate::nvfw::r570_144 as fw;
use crate::regs;
use crate::util;
use crate::vbios::Vbios;
use core::fmt;

macro_rules! define_chipset {
    ({ $($variant:ident = $value:expr),* $(,)* }) =>
    {
        /// Enum representation of the GPU chipset.
        #[derive(fmt::Debug, Copy, Clone, PartialOrd, Ord, PartialEq, Eq)]
        pub(crate) enum Chipset {
            $($variant = $value),*,
        }

        impl Chipset {
            pub(crate) const ALL: &'static [Chipset] = &[
                $( Chipset::$variant, )*
            ];

            pub(crate) const NAMES: [&'static str; Self::ALL.len()] = [
                $( util::const_bytes_to_str(
                        util::to_lowercase_bytes::<{ stringify!($variant).len() }>(
                            stringify!($variant)
                        ).as_slice()
                ), )*
            ];
        }

        // TODO replace with something like derive(FromPrimitive)
        impl TryFrom<u32> for Chipset {
            type Error = kernel::error::Error;

            fn try_from(value: u32) -> Result<Self, Self::Error> {
                match value {
                    $( $value => Ok(Chipset::$variant), )*
                    _ => Err(ENODEV),
                }
            }
        }
    }
}

define_chipset!({
    // Turing
    TU102 = 0x162,
    TU104 = 0x164,
    TU106 = 0x166,
    TU117 = 0x167,
    TU116 = 0x168,
    // Ampere
    GA100 = 0x170,
    GA102 = 0x172,
    GA103 = 0x173,
    GA104 = 0x174,
    GA106 = 0x176,
    GA107 = 0x177,
    // Ada
    AD102 = 0x192,
    AD103 = 0x193,
    AD104 = 0x194,
    AD106 = 0x196,
    AD107 = 0x197,
});

impl Chipset {
    pub(crate) fn arch(&self) -> Architecture {
        match self {
            Self::TU102 | Self::TU104 | Self::TU106 | Self::TU117 | Self::TU116 => {
                Architecture::Turing
            }
            Self::GA100 | Self::GA102 | Self::GA103 | Self::GA104 | Self::GA106 | Self::GA107 => {
                Architecture::Ampere
            }
            Self::AD102 | Self::AD103 | Self::AD104 | Self::AD106 | Self::AD107 => {
                Architecture::Ada
            }
        }
    }
}

// TODO
//
// The resulting strings are used to generate firmware paths, hence the
// generated strings have to be stable.
//
// Hence, replace with something like strum_macros derive(Display).
//
// For now, redirect to fmt::Debug for convenience.
impl fmt::Display for Chipset {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{:?}", self)
    }
}

/// Enum representation of the GPU generation.
#[derive(fmt::Debug)]
pub(crate) enum Architecture {
    Turing = 0x16,
    Ampere = 0x17,
    Ada = 0x19,
}

impl TryFrom<u8> for Architecture {
    type Error = Error;

    fn try_from(value: u8) -> Result<Self> {
        match value {
            0x16 => Ok(Self::Turing),
            0x17 => Ok(Self::Ampere),
            0x19 => Ok(Self::Ada),
            _ => Err(ENODEV),
        }
    }
}

pub(crate) struct Revision {
    major: u8,
    minor: u8,
}

impl Revision {
    fn from_boot0(boot0: regs::NV_PMC_BOOT_0) -> Self {
        Self {
            major: boot0.major_revision(),
            minor: boot0.minor_revision(),
        }
    }
}

impl fmt::Display for Revision {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{:x}.{:x}", self.major, self.minor)
    }
}

/// Structure holding the metadata of the GPU.
pub(crate) struct Spec {
    chipset: Chipset,
    /// The revision of the chipset.
    revision: Revision,
}

impl Spec {
    fn new(bar: &Bar0) -> Result<Spec> {
        let boot0 = regs::NV_PMC_BOOT_0::read(bar);

        Ok(Self {
            chipset: boot0.chipset()?,
            revision: Revision::from_boot0(boot0),
        })
    }
}

/// Structure holding the resources required to operate the GPU.
#[pin_data(PinnedDrop)]
pub(crate) struct Gpu {
    spec: Spec,
    /// MMIO mapping of PCI BAR 0
    bar: Devres<Bar0>,
    fw: Firmware,
    /// System memory page required for flushing all pending GPU-side memory writes done through
    /// PCIE into system memory.
    ///
    /// We use an `Option` so we can take the object during `drop`. It is not accessed otherwise.
    sysmem_flush: Option<SysmemFlush>,
    wpr_meta: CoherentAllocation<fw::GspFwWprMeta>,
}

#[pinned_drop]
impl PinnedDrop for Gpu {
    fn drop(mut self: Pin<&mut Self>) {
        // Unregister the sysmem flush page before we release it.
        let _ = self
            .sysmem_flush
            .take()
            .map(|sysmem_flush| self.bar.try_access_with(|b| sysmem_flush.unregister(b)));
    }
}

impl Gpu {
    pub(crate) fn new(
        pdev: &pci::Device<device::Bound>,
        devres_bar: Devres<Bar0>,
    ) -> Result<impl PinInit<Self>> {
        let bar = devres_bar.access(pdev.as_ref())?;
        let spec = Spec::new(bar)?;

        dev_info!(
            pdev.as_ref(),
            "NVIDIA (Chipset: {}, Architecture: {:?}, Revision: {})\n",
            spec.chipset,
            spec.chipset.arch(),
            spec.revision
        );

        pdev.dma_set_mask((1 << 48) - 1)?;
        pdev.dma_set_coherent_mask((1 << 48) - 1)?;

        // We must wait for GFW_BOOT completion before doing any significant setup on the GPU.
        gfw::wait_gfw_boot_completion(bar)
            .inspect_err(|_| dev_err!(pdev.as_ref(), "GFW boot did not complete"))?;

        // System memory page required for sysmembar to properly flush into system memory.
        let sysmem_flush = SysmemFlush::register(pdev.as_ref(), bar, spec.chipset)?;

        let gsp_falcon = Falcon::<Gsp>::new(
            pdev.as_ref(),
            spec.chipset,
            bar,
            spec.chipset > Chipset::GA100,
        )?;
        gsp_falcon.clear_swgen0_intr(bar);

        let sec2_falcon = Falcon::<Sec2>::new(pdev.as_ref(), spec.chipset, bar, true)?;

        let fw = Firmware::new(
            pdev.as_ref(),
            &sec2_falcon,
            &bar,
            spec.chipset,
            FIRMWARE_VERSION,
        )?;

        let fb_layout = FbLayout::new(spec.chipset, bar, &fw)?;
        dev_dbg!(pdev.as_ref(), "{:#x?}\n", fb_layout);

        let bios = Vbios::new(pdev, bar)?;

        let fwsec_frts = FwsecFirmware::new(
            &gsp_falcon,
            pdev.as_ref(),
            bar,
            &bios,
            FwsecCommand::Frts {
                frts_addr: fb_layout.frts.start,
                frts_size: fb_layout.frts.end - fb_layout.frts.start,
            },
        )?;

        // Check that the WPR2 region does not already exists - if it does, the GPU needs to be
        // reset.
        if regs::NV_PFB_PRI_MMU_WPR2_ADDR_HI::read(bar).hi_val() != 0 {
            dev_err!(
                pdev.as_ref(),
                "WPR2 region already exists - GPU needs to be reset to proceed\n"
            );
            return Err(EBUSY);
        }

        // Reset falcon, load FWSEC-FRTS, and run it.
        gsp_falcon
            .reset(bar)
            .inspect_err(|e| dev_err!(pdev.as_ref(), "Failed to reset GSP falcon: {:?}\n", e))?;
        gsp_falcon
            .dma_load(bar, &fwsec_frts)
            .inspect_err(|e| dev_err!(pdev.as_ref(), "Failed to load FWSEC-FRTS: {:?}\n", e))?;
        let (mbox0, _) = gsp_falcon
            .boot(bar, Some(0), None)
            .inspect_err(|e| dev_err!(pdev.as_ref(), "Failed to boot FWSEC-FRTS: {:?}\n", e))?;
        if mbox0 != 0 {
            dev_err!(pdev.as_ref(), "FWSEC firmware returned error {}\n", mbox0);
            return Err(EIO);
        }

        // SCRATCH_E contains FWSEC-FRTS' error code, if any.
        let frts_status = regs::NV_PBUS_SW_SCRATCH_0E::read(bar).frts_err_code();
        if frts_status != 0 {
            dev_err!(
                pdev.as_ref(),
                "FWSEC-FRTS returned with error code {:#x}",
                frts_status
            );
            return Err(EIO);
        }

        // Check the WPR2 has been created as we requested.
        let (wpr2_lo, wpr2_hi) = (
            (regs::NV_PFB_PRI_MMU_WPR2_ADDR_LO::read(bar).lo_val() as u64) << 12,
            (regs::NV_PFB_PRI_MMU_WPR2_ADDR_HI::read(bar).hi_val() as u64) << 12,
        );
        if wpr2_hi == 0 {
            dev_err!(
                pdev.as_ref(),
                "WPR2 region not created after running FWSEC-FRTS\n"
            );

            return Err(EIO);
        } else if wpr2_lo != fb_layout.frts.start {
            dev_err!(
                pdev.as_ref(),
                "WPR2 region created at unexpected address {:#x}; expected {:#x}\n",
                wpr2_lo,
                fb_layout.frts.start,
            );
            return Err(EIO);
        }

        dev_dbg!(pdev.as_ref(), "WPR2: {:#x}-{:#x}\n", wpr2_lo, wpr2_hi);

        let wpr_meta = gsp::build_wpr_meta(pdev.as_ref(), &fw, &fb_layout)?;
        let mut libos = crate::gsp::GspSharedMemObjects::new(pdev, &devres_bar, &gsp_falcon, &sec2_falcon, &fw)?;
        let libos_handle = libos.libos.dma_handle();
        let wpr_handle = wpr_meta.dma_handle();

        gsp_falcon.reset(&bar)?;
        let (mbox0, mbox1) = gsp_falcon.boot(
            &bar,
            Some(libos_handle as u32),
            Some((libos_handle >> 32) as u32),
        )?;
        dev_info!(pdev.as_ref(), "MBOX: {:#x},{:#x}\n", mbox0, mbox1,);

        pr_info!("Trying to run Booter loader...\n");

        sec2_falcon.reset(&bar)?;
        sec2_falcon.dma_load(&bar, &fw.booter_load)?;
        let (mbox0, mbox1) = sec2_falcon.boot(
            &bar,
            Some(wpr_handle as u32),
            Some((wpr_handle >> 32) as u32),
        )?;
        dev_info!(pdev.as_ref(), "MBOX: {:#x},{:#x}\n", mbox0, mbox1,);
        dev_info!(pdev.as_ref(), "WPR2: {:#x}-{:#x}\n", wpr2_lo, wpr2_hi);

        dev_info!(pdev.as_ref(), "GPU instance built\n");
        dev_info!(
            pdev.as_ref(),
            "RISC-V active? {}\n",
            gsp_falcon.is_riscv_active(&bar)?,
        );

        pr_info!("Waiting for INIT_DONE...\n");
        if let Err(e) = libos.cmdq.receive_until(
            fw::NV_VGPU_MSG_EVENT_GSP_INIT_DONE as u32,
            Duration::from_secs(2)
        ) {
            pr_err!("Error receiving INIT_DONE: {:?}\n", e);
        } else {
            pr_info!("INIT_DONE received. GSP is running.\n");
            
            // debugfs files for GSP log
            unsafe {
                if NOVA_DEBUGFS.is_none() {
                    match NovaDebugfs::new("nova") {
                        Ok(debugfs) => {
                            match Arc::pin_init(
                                Mutex::new(debugfs, c_str!("nova_debugfs"), kernel::static_lock_class!()),
                                GFP_KERNEL
                            ) {
                                Ok(arc) => {
                                    NOVA_DEBUGFS = Some(arc);
                                    pr_info!("Created nova debugfs directory\n");
                                }
                                Err(e) => {
                                    pr_err!("Failed to create Arc for debugfs: {:?}\n", e);
                                }
                            }
                        }
                        Err(e) => {
                            pr_err!("Failed to create debugfs: {:?}\n", e);
                        }
                    }
                }

                if let Some(ref debugfs_arc) = NOVA_DEBUGFS {
                    let mut debugfs = debugfs_arc.lock();
                    if let Err(e) = debugfs.create_log_files(&libos) {
                        pr_err!("Failed to create debugfs log files: {:?}\n", e);
                    }
                }
            }
        }

        Ok(pin_init!(Self {
            spec,
            bar: devres_bar,
            fw,
            sysmem_flush: Some(sysmem_flush),
            wpr_meta,
        }))
    }
}
