git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_pwm_controller.git f:/verilog_sva_gh_scraper/data/full_repos/610154180
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab04-SingleCycleDatapath.git f:/verilog_sva_gh_scraper/data/full_repos/604944167
git clone --depth 1 --no-tags https://github.com/vaishaliyadav06/A-digital-Alarm-Clock-using-Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/611739810
git clone --depth 1 --no-tags https://github.com/alvaroags/Sistemas-L-gicos.git f:/verilog_sva_gh_scraper/data/full_repos/610331153
git clone --depth 1 --no-tags https://github.com/RitwikRishabh/Cardinal-Bidirectional-Ring-NoC.git f:/verilog_sva_gh_scraper/data/full_repos/610162158
git clone --depth 1 --no-tags https://github.com/gagana-05/Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/610130514
git clone --depth 1 --no-tags https://github.com/kunnu210697/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/611450362
git clone --depth 1 --no-tags https://github.com/Fanlug/Dinic-Non-Recursive-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/611486276
git clone --depth 1 --no-tags https://github.com/Varun23952/TimedMultiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/611564545
git clone --depth 1 --no-tags https://github.com/Daniel7-28/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/605735408
git clone --depth 1 --no-tags https://github.com/GVTK7/UART-Serail-communication.git f:/verilog_sva_gh_scraper/data/full_repos/607695008
git clone --depth 1 --no-tags https://github.com/aanurag24/DAC_CONVERTER.git f:/verilog_sva_gh_scraper/data/full_repos/608174676
git clone --depth 1 --no-tags https://github.com/StoeanAndrei/process_image.git f:/verilog_sva_gh_scraper/data/full_repos/610938158
git clone --depth 1 --no-tags https://github.com/Shamsa-Hafeez1/-5-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/610756985
git clone --depth 1 --no-tags https://github.com/Quinton-Mincy/FPGA-Development.git f:/verilog_sva_gh_scraper/data/full_repos/611788256
git clone --depth 1 --no-tags https://github.com/vmetodiev/sCORE.git f:/verilog_sva_gh_scraper/data/full_repos/610670060
git clone --depth 1 --no-tags https://github.com/senl7n/UoM_stump.git f:/verilog_sva_gh_scraper/data/full_repos/610456064
git clone --depth 1 --no-tags https://github.com/NotTheEndOfTheWorld/Experiments-in-Digital-and-Logical-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/611305103
git clone --depth 1 --no-tags https://github.com/I4N4P/SDUP.git f:/verilog_sva_gh_scraper/data/full_repos/611373993
git clone --depth 1 --no-tags https://github.com/teobiton/RVME2.git f:/verilog_sva_gh_scraper/data/full_repos/605991526
git clone --depth 1 --no-tags https://github.com/iremcngz/Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/606767410
git clone --depth 1 --no-tags https://github.com/Tarrgaryeen/Qin-Project.git f:/verilog_sva_gh_scraper/data/full_repos/607505189
git clone --depth 1 --no-tags https://github.com/aswaniar/digital_flow.git f:/verilog_sva_gh_scraper/data/full_repos/608478681
git clone --depth 1 --no-tags https://github.com/kjsablan/VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/608317859
git clone --depth 1 --no-tags https://github.com/anita0007/Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/608987418
git clone --depth 1 --no-tags https://github.com/gbeatty3/ee477-final-project-George-Tim.git f:/verilog_sva_gh_scraper/data/full_repos/608836168
git clone --depth 1 --no-tags https://github.com/valmyr/cadence_labs.git f:/verilog_sva_gh_scraper/data/full_repos/607052802
git clone --depth 1 --no-tags https://github.com/Ambika14-3/Vivado-Automation-Tool-.git f:/verilog_sva_gh_scraper/data/full_repos/606451780
git clone --depth 1 --no-tags https://github.com/nazari02105/Digital-System-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/605505097
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/605228468
git clone --depth 1 --no-tags https://github.com/efabless/caravel_test-9a.git f:/verilog_sva_gh_scraper/data/full_repos/605268189
git clone --depth 1 --no-tags https://github.com/Ruben304/ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/605275956
git clone --depth 1 --no-tags https://github.com/anarghyakinila88/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/604869502
git clone --depth 1 --no-tags https://github.com/SeunOjuoko/VerilogTrafficLightSystem.git f:/verilog_sva_gh_scraper/data/full_repos/604725862
git clone --depth 1 --no-tags https://github.com/SahanViduranga98/SystemBusProject.git f:/verilog_sva_gh_scraper/data/full_repos/605039007
git clone --depth 1 --no-tags https://github.com/sicajc/local_binary_pattern_ICC2016.git f:/verilog_sva_gh_scraper/data/full_repos/605860496
git clone --depth 1 --no-tags https://github.com/JuanfraTr/digital-systems.git f:/verilog_sva_gh_scraper/data/full_repos/606268072
git clone --depth 1 --no-tags https://github.com/tybliddell/CS6110_Project.git f:/verilog_sva_gh_scraper/data/full_repos/606574521
git clone --depth 1 --no-tags https://github.com/Sumguy31/tpu.git f:/verilog_sva_gh_scraper/data/full_repos/607424855
git clone --depth 1 --no-tags https://github.com/alu0100977554/CPU-monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/609538653
git clone --depth 1 --no-tags https://github.com/Peter-van-Tol/EMCO5.git f:/verilog_sva_gh_scraper/data/full_repos/609538071
git clone --depth 1 --no-tags https://github.com/TDIE/RTL_Single_Clock_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/609363035
git clone --depth 1 --no-tags https://github.com/FernandoWelzel/digital-miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/609489835
git clone --depth 1 --no-tags https://github.com/atondwalkar/HetSys_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/609316600
git clone --depth 1 --no-tags https://github.com/AdrianBlendea/Mips-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/609871450
git clone --depth 1 --no-tags https://github.com/LindaM123/caja_musica.git f:/verilog_sva_gh_scraper/data/full_repos/609945446
git clone --depth 1 --no-tags https://github.com/radhika7171/Mips32-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/610575276
git clone --depth 1 --no-tags https://github.com/HALxmont/MixPix_Colab.git f:/verilog_sva_gh_scraper/data/full_repos/611025258
git clone --depth 1 --no-tags https://github.com/ranjeetsohanpal/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/610462788
git clone --depth 1 --no-tags https://github.com/chungen04/NTU-CVSD-2023.git f:/verilog_sva_gh_scraper/data/full_repos/611080467
git clone --depth 1 --no-tags https://github.com/Shreyast27/command.git f:/verilog_sva_gh_scraper/data/full_repos/611165204
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/605226901
git clone --depth 1 --no-tags https://github.com/SunnyLin1215/123-Wooden-man.git f:/verilog_sva_gh_scraper/data/full_repos/604510257
git clone --depth 1 --no-tags https://github.com/RudraPratapRohan/voting-machine-nexys.a7.git f:/verilog_sva_gh_scraper/data/full_repos/606112413
git clone --depth 1 --no-tags https://github.com/josevaltersilvacarneiro/2_out_of_5.git f:/verilog_sva_gh_scraper/data/full_repos/606177305
git clone --depth 1 --no-tags https://github.com/faridaelhusseiny278/ATM-Based-Bank-System.git f:/verilog_sva_gh_scraper/data/full_repos/606227862
git clone --depth 1 --no-tags https://github.com/Samyuktha2805/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/606783729
git clone --depth 1 --no-tags https://github.com/dududiamon/final-477.git f:/verilog_sva_gh_scraper/data/full_repos/606599792
git clone --depth 1 --no-tags https://github.com/saianudeep1729/VVIP_RESEARCH.git f:/verilog_sva_gh_scraper/data/full_repos/607041695
git clone --depth 1 --no-tags https://github.com/Jusdin69/CA2022.git f:/verilog_sva_gh_scraper/data/full_repos/605997260
git clone --depth 1 --no-tags https://github.com/mooyee0929/DigitalCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/605503637
git clone --depth 1 --no-tags https://github.com/aswathiek/Verilog_.git f:/verilog_sva_gh_scraper/data/full_repos/605545078
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab5CS161LSingleCycleDatapath.git f:/verilog_sva_gh_scraper/data/full_repos/605796249
git clone --depth 1 --no-tags https://github.com/Tanvir6888/TANVIR.git f:/verilog_sva_gh_scraper/data/full_repos/607789533
git clone --depth 1 --no-tags https://github.com/olenTAMU/ECEN-350.git f:/verilog_sva_gh_scraper/data/full_repos/608339587
git clone --depth 1 --no-tags https://github.com/LayzRay/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/607645404
git clone --depth 1 --no-tags https://github.com/GVTK7/Basic-modules.git f:/verilog_sva_gh_scraper/data/full_repos/607778467
git clone --depth 1 --no-tags https://github.com/djkabutar/image_processing.git f:/verilog_sva_gh_scraper/data/full_repos/610128589
git clone --depth 1 --no-tags https://github.com/Ashwini-Kumar-Nayak-7/RAM-64X8-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/610281265
git clone --depth 1 --no-tags https://github.com/Voidcharacter/3-1-Router-design.git f:/verilog_sva_gh_scraper/data/full_repos/610096891
git clone --depth 1 --no-tags https://github.com/tmdqja1001/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/609864818
git clone --depth 1 --no-tags https://github.com/pavankumarka/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/608709471
git clone --depth 1 --no-tags https://github.com/18341A04A6/caravel_demo_mux.git f:/verilog_sva_gh_scraper/data/full_repos/610686293
git clone --depth 1 --no-tags https://github.com/Assamoon/Implementation-complexity-of-schedulers-for-TSN.git f:/verilog_sva_gh_scraper/data/full_repos/610524771
git clone --depth 1 --no-tags https://github.com/Jiayuz487/simple-processor.git f:/verilog_sva_gh_scraper/data/full_repos/611002116
git clone --depth 1 --no-tags https://github.com/victoria-acpo/VTiny_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/611460703
git clone --depth 1 --no-tags https://github.com/jxyang777/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/611855994
git clone --depth 1 --no-tags https://github.com/liuyuxivapor/Smart-Parkour.git f:/verilog_sva_gh_scraper/data/full_repos/605374547
git clone --depth 1 --no-tags https://github.com/BasselYD/RISC-V-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/611715641
git clone --depth 1 --no-tags https://github.com/StevenChou499/2023Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/611577517
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/VHDL--VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/604637714
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog_Test.git f:/verilog_sva_gh_scraper/data/full_repos/606334822
git clone --depth 1 --no-tags https://github.com/alimrn001/CAD-Midterm-Project.git f:/verilog_sva_gh_scraper/data/full_repos/605320996
git clone --depth 1 --no-tags https://github.com/choukusepurva/Vivado-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/605891178
git clone --depth 1 --no-tags https://github.com/Edmond1218/Vivado-SRT.git f:/verilog_sva_gh_scraper/data/full_repos/605824223
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/605226357
git clone --depth 1 --no-tags https://github.com/BishoyYousry/APB_UART_GPIO_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/605619782
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/Verilog_evaluation.git f:/verilog_sva_gh_scraper/data/full_repos/606295792
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Sequence_Detector_Moore_0011.git f:/verilog_sva_gh_scraper/data/full_repos/606881324
git clone --depth 1 --no-tags https://github.com/JaishreeJ/Verilog_test_01.git f:/verilog_sva_gh_scraper/data/full_repos/606984836
git clone --depth 1 --no-tags https://github.com/jps6562/MIPS_CPU_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/609289550
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/ALSU-Arithmatic_Logic_Shift_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/610004238
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/tape_in_feb_23.git f:/verilog_sva_gh_scraper/data/full_repos/610047460
git clone --depth 1 --no-tags https://github.com/ShankarSNP/Caravel_template.git f:/verilog_sva_gh_scraper/data/full_repos/611093550
git clone --depth 1 --no-tags https://github.com/Hitesh2598/Verilog-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/611630041
git clone --depth 1 --no-tags https://github.com/DianaNatali/soc_image_preprocessing.git f:/verilog_sva_gh_scraper/data/full_repos/610918185
git clone --depth 1 --no-tags https://github.com/tartunian/spi-verification.git f:/verilog_sva_gh_scraper/data/full_repos/610601835
git clone --depth 1 --no-tags https://github.com/pratyushpare/demo.git f:/verilog_sva_gh_scraper/data/full_repos/610486268
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/4-bit-Ripple-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/610632913
git clone --depth 1 --no-tags https://github.com/KappaBarbarosa/11110_LogicDesignLab_FP_RobotDog.git f:/verilog_sva_gh_scraper/data/full_repos/611385186
