<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="18" e="18"/>
<c f="1" b="20" e="18"/>
<c f="1" b="21" e="21"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="23" e="23"/>
<c f="1" b="26" e="26"/>
<c f="1" b="26" e="26"/>
<c f="1" b="28" e="28"/>
<c f="1" b="28" e="28"/>
</Comments>
<Macros/>
<tun>
<NamedDecl name="&lt;using-directive&gt;" id="ace80f589931a8060956c3a4623c1fbc_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="12" lineend="12"/>
<ns name="llvm" id="ace80f589931a8060956c3a4623c1fbc_544dadc8774ac7e8cdf9804c9bca3e1f" file="1" linestart="14" lineend="18" original="">
<v namespace="llvm" name="TheAArch64leTarget" proto="llvm::Target" id="ace80f589931a8060956c3a4623c1fbc_6e76e3e63b6e0c0f6231128731d589bf" file="1" linestart="15" lineend="15" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="15" cb="8">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheAArch64beTarget" proto="llvm::Target" id="ace80f589931a8060956c3a4623c1fbc_935fe870dacb12ab3b0dd7ec68ea2a0c" file="1" linestart="16" lineend="16" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="16" cb="8">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheARM64Target" proto="llvm::Target" id="ace80f589931a8060956c3a4623c1fbc_d1338b70ef14424221fbe6c127cd225d" file="1" linestart="17" lineend="17" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="17" cb="8">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
</ns>
<Decl lang="C">
<f name="LLVMInitializeAArch64TargetInfo" id="ace80f589931a8060956c3a4623c1fbc_1dcf5535d0c2c63cf6e2a8379eb715b5" file="1" linestart="20" lineend="31" previous="3fc44e1dfe5b40d2f8708e748946dea4_1dcf5535d0c2c63cf6e2a8379eb715b5" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="20" cb="51" le="31" ce="1">
<dst lb="23" cb="3" le="24" ce="56">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="23" cb="18" le="23" ce="26" id="9306b6949f28c3a31f519bc736944721_5a90a6bc2f5c5290f72b87a5c25e92f1" nm="UnknownArch"/>

</Stmt>
<Stmt>
<n9 lb="23" cb="50"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="23" cb="56" le="24" ce="55">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="0"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="24" cb="7" kind="lvalue" id="ace80f589931a8060956c3a4623c1fbc_d1338b70ef14424221fbe6c127cd225d" nm="TheARM64Target"/>
<n32 lb="24" cb="23">
<n52 lb="24" cb="23">
<slit/>
</n52>
</n32>
<n32 lb="24" cb="32">
<n52 lb="24" cb="32">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="26" cb="3" le="27" ce="64">
<exp pvirg="true"/>
<Var nm="Z" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="26" cb="18" le="26" ce="26" id="9306b6949f28c3a31f519bc736944721_c0ce2a5f6f6a979ce2f4616c74c3a78c" nm="aarch64"/>

</Stmt>
<Stmt>
<n9 lb="26" cb="46"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="26" cb="52" le="27" ce="63">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="3"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="27" cb="7" kind="lvalue" id="ace80f589931a8060956c3a4623c1fbc_6e76e3e63b6e0c0f6231128731d589bf" nm="TheAArch64leTarget"/>
<n32 lb="27" cb="27">
<n52 lb="27" cb="27">
<slit/>
</n52>
</n32>
<n32 lb="27" cb="38">
<n52 lb="27" cb="38">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="28" cb="3" le="29" ce="64">
<exp pvirg="true"/>
<Var nm="W" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="28" cb="18" le="28" ce="26" id="9306b6949f28c3a31f519bc736944721_d41ac276ff710740321025b86b5ea87a" nm="aarch64_be"/>

</Stmt>
<Stmt>
<n9 lb="28" cb="49"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="28" cb="55" le="29" ce="63">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="4"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="29" cb="7" kind="lvalue" id="ace80f589931a8060956c3a4623c1fbc_935fe870dacb12ab3b0dd7ec68ea2a0c" nm="TheAArch64beTarget"/>
<n32 lb="29" cb="27">
<n52 lb="29" cb="27">
<slit/>
</n52>
</n32>
<n32 lb="29" cb="41">
<n52 lb="29" cb="41">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
</tun>
</Root>
