0.7
2020.2
Apr 18 2022
15:53:03
/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sim_1/new/sim.sv,1676013240,systemVerilog,,,,sim,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,1675986194,systemVerilog,,/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sim_1/new/sim.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sources_1/new/BRANCH_COND_GEN.sv,1675986206,systemVerilog,,/home/brianm/Documents/Repos/CPE233Labs/HW5_MEM_BRANCH_GENS/HW5_MEM_BRANCH_GENS.srcs/sim_1/new/sim.sv,,BRANCH_COND_GEN,,uvm,,,,,,
