./Scripts/Tests/quartus_timing.sh
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Dec 29 22:06:16 2025
Info: Command: quartus_sh -t Scripts/Tests/quartus_compile.tcl
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Mon Dec 29 22:06:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGC -c FPGC
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file FPGC.v
    Info (12023): Found entity 1: FPGC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/IDivider.v
    Info (12023): Found entity 1: IDivider File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/IDivider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/FPDivider.v
    Info (12023): Found entity 1: FPDivider File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/FPDivider.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAM.v
    Info (12023): Found entity 1: VRAM File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/SDRAMcontroller.v
    Info (12023): Found entity 1: SDRAMcontroller File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/SDRAMcontroller.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v
    Info (12023): Found entity 1: ROM File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v
    Info (12023): Found entity 1: MemoryUnit File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/DPRAM.v
    Info (12023): Found entity 1: DPRAM File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/DPRAM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/UARTtx.v
    Info (12023): Found entity 1: UARTtx File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/UARTtx.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/UARTrx.v
    Info (12023): Found entity 1: UARTrx File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/UARTrx.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/SimpleSPI.v
    Info (12023): Found entity 1: SimpleSPI File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/SimpleSPI.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/OStimer.v
    Info (12023): Found entity 1: OStimer File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/OStimer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/MicrosCounter.v
    Info (12023): Found entity 1: MicrosCounter File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/MicrosCounter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/DTRreset.v
    Info (12023): Found entity 1: DtrReset File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/IO/DTRreset.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/TMDSenc.v
    Info (12023): Found entity 1: TMDSenc File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/TMDSenc.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB8toRGB24.v
    Info (12023): Found entity 1: RGB8toRGB24 File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB8toRGB24.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB2HDMI.v
    Info (12023): Found entity 1: RGB2HDMI File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB2HDMI.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/TimingGenerator.v
    Info (12023): Found entity 1: TimingGenerator File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/TimingGenerator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v
    Info (12023): Found entity 1: PixelEngineSRAM File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v
    Info (12023): Found entity 1: FSX_SRAM File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/SRAMArbiter.v
    Info (12023): Found entity 1: SRAMArbiter File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/SRAMArbiter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/AsyncFIFO.v
    Info (12023): Found entity 1: AsyncFIFO File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/AsyncFIFO.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAMPXSram.v
    Info (12023): Found entity 1: VRAMPXSram File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAMPXSram.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/BGWrenderer.v
    Info (12023): Found entity 1: BGWrenderer File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/BGWrenderer.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Multu.v
    Info (12023): Found entity 1: Multu File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Multu.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Mults.v
    Info (12023): Found entity 1: Mults File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Mults.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Stack.v
    Info (12023): Found entity 1: Stack File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Stack.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Regr.v
    Info (12023): Found entity 1: Regr File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Regr.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Regbank.v
    Info (12023): Found entity 1: Regbank File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Regbank.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v
    Info (12023): Found entity 1: MultiCycleALU File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/InterruptController.v
    Info (12023): Found entity 1: InterruptController File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/InterruptController.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/InstructionDecoder.v
    Info (12023): Found entity 1: InstructionDecoder File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/InstructionDecoder.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ControlUnit.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/CacheControllerSDRAM.v
    Info (12023): Found entity 1: CacheController File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/CacheControllerSDRAM.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ParallelComparator.v
    Info (12023): Found entity 1: ParallelComparator File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ParallelComparator.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/BranchJumpUnit.v
    Info (12023): Found entity 1: BranchJumpUnit File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/BranchJumpUnit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v
    Info (12023): Found entity 1: B32P3 File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ALU.v
    Info (12023): Found entity 1: ALU File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/AddressDecoder.v
    Info (12023): Found entity 1: AddressDecoder File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/AddressDecoder.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file main_pll.v
    Info (12023): Found entity 1: main_pll File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/main_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ddr.v
    Info (12023): Found entity 1: ddr File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/ddr.v Line: 40
Info (12127): Elaborating entity "FPGC" for the top level hierarchy
Info (12128): Elaborating entity "main_pll" for hierarchy "main_pll:main_pll_inst" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 167
Info (12128): Elaborating entity "altpll" for hierarchy "main_pll:main_pll_inst|altpll:altpll_component" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/main_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "main_pll:main_pll_inst|altpll:altpll_component" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/main_pll.v Line: 107
Info (12133): Instantiated megafunction "main_pll:main_pll_inst|altpll:altpll_component" with the following parameter: File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/main_pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "7500"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "2"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=main_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/main_pll_altpll.v
    Info (12023): Found entity 1: main_pll_altpll File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 30
Info (12128): Elaborating entity "main_pll_altpll" for hierarchy "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated" File: /home/bart/altera_lite/25.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DtrReset" for hierarchy "DtrReset:dtr_reset" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 181
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:rom" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 236
Warning (10850): Verilog HDL warning at ROM.v(52): number of words (616) in memory file does not match the number of elements in the address range [0:1023] File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v Line: 52
Warning (10030): Net "rom.data_a" at ROM.v(26) has no driver or initial value, using a default initial value '0' File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v Line: 26
Warning (10030): Net "rom.waddr_a" at ROM.v(26) has no driver or initial value, using a default initial value '0' File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v Line: 26
Warning (10030): Net "rom.we_a" at ROM.v(26) has no driver or initial value, using a default initial value '0' File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/ROM.v Line: 26
Info (12128): Elaborating entity "VRAM" for hierarchy "VRAM:vram32" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 274
Info (12128): Elaborating entity "VRAM" for hierarchy "VRAM:vram8" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 312
Info (12128): Elaborating entity "VRAMPXSram" for hierarchy "VRAMPXSram:vrampx_sram" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 362
Info (12128): Elaborating entity "AsyncFIFO" for hierarchy "VRAMPXSram:vrampx_sram|AsyncFIFO:cpu_write_fifo" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAMPXSram.v Line: 93
Warning (10230): Verilog HDL assignment warning at AsyncFIFO.v(43): truncated value with size 32 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/AsyncFIFO.v Line: 43
Warning (10230): Verilog HDL assignment warning at AsyncFIFO.v(52): truncated value with size 32 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/AsyncFIFO.v Line: 52
Info (12128): Elaborating entity "SRAMArbiter" for hierarchy "VRAMPXSram:vrampx_sram|SRAMArbiter:arbiter" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/VRAMPXSram.v Line: 130
Info (12128): Elaborating entity "DPRAM" for hierarchy "DPRAM:l1i_ram" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 400
Info (12128): Elaborating entity "SDRAMcontroller" for hierarchy "SDRAMcontroller:sdc" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 467
Info (12128): Elaborating entity "CacheController" for hierarchy "CacheController:cache_controller" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 528
Info (10264): Verilog HDL Case Statement information at CacheControllerSDRAM.v(287): all case item expressions in this case statement are onehot File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/CacheControllerSDRAM.v Line: 287
Info (12128): Elaborating entity "FSX_SRAM" for hierarchy "FSX_SRAM:fsx" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 572
Info (12128): Elaborating entity "TimingGenerator" for hierarchy "FSX_SRAM:fsx|TimingGenerator:timingGenerator" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 75
Warning (10230): Verilog HDL assignment warning at TimingGenerator.v(56): truncated value with size 32 to match size of target (1) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/TimingGenerator.v Line: 56
Warning (10230): Verilog HDL assignment warning at TimingGenerator.v(57): truncated value with size 32 to match size of target (1) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/TimingGenerator.v Line: 57
Info (12128): Elaborating entity "BGWrenderer" for hierarchy "FSX_SRAM:fsx|BGWrenderer:bgwrenderer" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 103
Warning (10230): Verilog HDL assignment warning at BGWrenderer.v(138): truncated value with size 8 to match size of target (6) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/BGWrenderer.v Line: 138
Warning (10230): Verilog HDL assignment warning at BGWrenderer.v(140): truncated value with size 8 to match size of target (3) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/BGWrenderer.v Line: 140
Info (12128): Elaborating entity "PixelEngineSRAM" for hierarchy "FSX_SRAM:fsx|PixelEngineSRAM:pixelEngine" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 130
Warning (10230): Verilog HDL assignment warning at PixelEngineSRAM.v(37): truncated value with size 32 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 37
Warning (10230): Verilog HDL assignment warning at PixelEngineSRAM.v(38): truncated value with size 32 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 38
Warning (10230): Verilog HDL assignment warning at PixelEngineSRAM.v(45): truncated value with size 12 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 45
Warning (10230): Verilog HDL assignment warning at PixelEngineSRAM.v(46): truncated value with size 12 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 46
Warning (10230): Verilog HDL assignment warning at PixelEngineSRAM.v(55): truncated value with size 9 to match size of target (8) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 55
Info (12128): Elaborating entity "RGB8toRGB24" for hierarchy "FSX_SRAM:fsx|RGB8toRGB24:rgb8to24" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 152
Warning (10230): Verilog HDL assignment warning at RGB8toRGB24.v(15): truncated value with size 9 to match size of target (8) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB8toRGB24.v Line: 15
Warning (10230): Verilog HDL assignment warning at RGB8toRGB24.v(16): truncated value with size 9 to match size of target (8) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB8toRGB24.v Line: 16
Info (12128): Elaborating entity "RGB2HDMI" for hierarchy "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/FSX_SRAM.v Line: 175
Info (12128): Elaborating entity "TMDSenc" for hierarchy "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|TMDSenc:TMDSr" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB2HDMI.v Line: 39
Info (12128): Elaborating entity "ddr" for hierarchy "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|ddr:ddrR" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/HDMI/RGB2HDMI.v Line: 100
Info (12128): Elaborating entity "altddio_out" for hierarchy "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|ddr:ddrR|altddio_out:ALTDDIO_OUT_component" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/ddr.v Line: 65
Info (12130): Elaborated megafunction instantiation "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|ddr:ddrR|altddio_out:ALTDDIO_OUT_component" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/ddr.v Line: 65
Info (12133): Instantiated megafunction "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|ddr:ddrR|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/ddr.v Line: 65
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/ddio_out_p9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "FSX_SRAM:fsx|RGB2HDMI:rgb2hdmi|ddr:ddrR|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: /home/bart/altera_lite/25.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "MemoryUnit" for hierarchy "MemoryUnit:memory_unit" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 648
Info (12128): Elaborating entity "UARTtx" for hierarchy "MemoryUnit:memory_unit|UARTtx:uart_tx_controller" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 94
Info (12128): Elaborating entity "UARTrx" for hierarchy "MemoryUnit:memory_unit|UARTrx:uart_rx_controller" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 105
Info (12128): Elaborating entity "OStimer" for hierarchy "MemoryUnit:memory_unit|OStimer:OST1" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 133
Info (12128): Elaborating entity "SimpleSPI" for hierarchy "MemoryUnit:memory_unit|SimpleSPI:SPI0" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 181
Info (12128): Elaborating entity "SimpleSPI" for hierarchy "MemoryUnit:memory_unit|SimpleSPI:SPI2" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 221
Info (12128): Elaborating entity "MicrosCounter" for hierarchy "MemoryUnit:memory_unit|MicrosCounter:microsCounter" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/Memory/MemoryUnit.v Line: 290
Info (12128): Elaborating entity "B32P3" for hierarchy "B32P3:cpu" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 732
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(200): object "stall_if" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 200
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(343): object "id_ex_he" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 343
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(389): object "ex_mem_getIntID" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 389
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(390): object "ex_mem_getPC" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 390
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(392): object "ex_mem_arithm" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(397): object "mem_wb_pc" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 397
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(398): object "mem_wb_instr" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 398
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(404): object "mem_wb_stack_data" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 404
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(408): object "mem_wb_instr_op" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 408
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(414): object "mem_wb_halt" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 414
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(751): object "if_use_cache" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(771): object "l1i_offset_redirect" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 771
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(939): object "ex_sel_rom" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 939
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(940): object "ex_sel_vram32" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 940
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(941): object "ex_sel_vram8" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 941
Warning (10036): Verilog HDL or VHDL warning at B32P3.v(942): object "ex_sel_vrampx" assigned a value but never read File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 942
Warning (10230): Verilog HDL assignment warning at B32P3.v(744): truncated value with size 32 to match size of target (10) File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 744
Info (12128): Elaborating entity "InterruptController" for hierarchy "B32P3:cpu|InterruptController:interrupt_controller" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 180
Info (12128): Elaborating entity "InstructionDecoder" for hierarchy "B32P3:cpu|InstructionDecoder:instr_decoder" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 450
Info (12128): Elaborating entity "ControlUnit" for hierarchy "B32P3:cpu|ControlUnit:control_unit" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 491
Info (12128): Elaborating entity "Regbank" for hierarchy "B32P3:cpu|Regbank:regbank" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 522
Info (12128): Elaborating entity "ALU" for hierarchy "B32P3:cpu|ALU:alu" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 553
Info (12128): Elaborating entity "MultiCycleALU" for hierarchy "B32P3:cpu|MultiCycleALU:multi_cycle_alu" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 588
Info (12128): Elaborating entity "Multu" for hierarchy "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v Line: 62
Info (12128): Elaborating entity "Mults" for hierarchy "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Mults:mults" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v Line: 78
Info (12128): Elaborating entity "IDivider" for hierarchy "B32P3:cpu|MultiCycleALU:multi_cycle_alu|IDivider:idiv" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v Line: 98
Info (12128): Elaborating entity "FPDivider" for hierarchy "B32P3:cpu|MultiCycleALU:multi_cycle_alu|FPDivider:fpdiv" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleALU.v Line: 114
Info (12128): Elaborating entity "BranchJumpUnit" for hierarchy "B32P3:cpu|BranchJumpUnit:branch_jump_unit" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 663
Info (12128): Elaborating entity "ParallelComparator" for hierarchy "B32P3:cpu|BranchJumpUnit:branch_jump_unit|ParallelComparator:comparator" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/BranchJumpUnit.v Line: 55
Info (12128): Elaborating entity "Stack" for hierarchy "B32P3:cpu|Stack:stack" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/B32P3.v Line: 688
Warning (276020): Inferred RAM node "VRAMPXSram:vrampx_sram|AsyncFIFO:cpu_write_fifo|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VRAM:vram32|vram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "VRAM:vram8|vram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "B32P3:cpu|Stack:stack|stack" is uninferred due to asynchronous read logic File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Stack.v Line: 24
    Info (276007): RAM logic "B32P3:cpu|Regbank:regbank|regs" is uninferred due to asynchronous read logic File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/Regbank.v Line: 30
    Info (276007): RAM logic "FSX_SRAM:fsx|PixelEngineSRAM:pixelEngine|line_buffer" is uninferred due to asynchronous read logic File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/GPU/PixelEngineSRAM.v Line: 70
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_Stack_559f612.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_Stack_559f612.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_ROM_f35a2db3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_PixelEngineSRAM_7ea7874e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DPRAM:l1d_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 271
        Info (286033): Parameter WIDTH_B set to 271
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_DPRAM_2f48706c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DPRAM:l1i_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 271
        Info (286033): Parameter WIDTH_B set to 271
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_DPRAM_2f48706c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VRAMPXSram:vrampx_sram|AsyncFIFO:cpu_write_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_AsyncFIFO_a1cdc5ef.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VRAM:vram32|vram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_A set to 1056
        Info (286033): Parameter NUMWORDS_B set to 1056
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_VRAM_1bc7fbf8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ROM:rom|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_ROM_f35a2db3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VRAM:vram8|vram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_A set to 8194
        Info (286033): Parameter NUMWORDS_B set to 8194
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FPGC.ram0_VRAM_eeb92ac1.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Mults:mults|Mult0" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Mults.v Line: 35
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu|Mult0" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Multu.v Line: 35
Info (12130): Elaborated megafunction instantiation "DPRAM:l1d_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DPRAM:l1d_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "271"
    Info (12134): Parameter "WIDTH_B" = "271"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_DPRAM_2f48706c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bmu1.tdf
    Info (12023): Found entity 1: altsyncram_bmu1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/altsyncram_bmu1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "DPRAM:l1i_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DPRAM:l1i_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "271"
    Info (12134): Parameter "WIDTH_B" = "271"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_DPRAM_2f48706c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "VRAMPXSram:vrampx_sram|AsyncFIFO:cpu_write_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "VRAMPXSram:vrampx_sram|AsyncFIFO:cpu_write_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_AsyncFIFO_a1cdc5ef.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ggn1.tdf
    Info (12023): Found entity 1: altsyncram_ggn1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/altsyncram_ggn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VRAM:vram32|altsyncram:vram_rtl_0"
Info (12133): Instantiated megafunction "VRAM:vram32|altsyncram:vram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1056"
    Info (12134): Parameter "NUMWORDS_B" = "1056"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_VRAM_1bc7fbf8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_htq1.tdf
    Info (12023): Found entity 1: altsyncram_htq1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/altsyncram_htq1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ROM:rom|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "ROM:rom|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_ROM_f35a2db3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ec61.tdf
    Info (12023): Found entity 1: altsyncram_ec61 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/altsyncram_ec61.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_ROM_f35a2db3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/bart/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/FPGC.ram0_ROM_f35a2db3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/bart/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "VRAM:vram8|altsyncram:vram_rtl_0"
Info (12133): Instantiated megafunction "VRAM:vram8|altsyncram:vram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "8194"
    Info (12134): Parameter "NUMWORDS_B" = "8194"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FPGC.ram0_VRAM_eeb92ac1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_arq1.tdf
    Info (12023): Found entity 1: altsyncram_arq1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/altsyncram_arq1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/decode_jsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/decode_c8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/mux_3nb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Mults:mults|lpm_mult:Mult0" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Mults.v Line: 35
Info (12133): Instantiated megafunction "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Mults:mults|lpm_mult:Mult0" with the following parameter: File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Mults.v Line: 35
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu|lpm_mult:Mult0" File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Multu.v Line: 35
Info (12133): Instantiated megafunction "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu|lpm_mult:Mult0" with the following parameter: File: /home/bart/repos/FPGC/Hardware/FPGA/Verilog/Modules/CPU/MultiCycleAluOps/Multu.v Line: 35
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "B32P3:cpu|MultiCycleALU:multi_cycle_alu|Multu:multu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 264 buffer(s)
    Info (13019): Ignored 264 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CSn" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 8
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 12
    Warning (13410): Pin "SRAM_CSn" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 19
    Warning (13410): Pin "SRAM_A[17]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 22
    Warning (13410): Pin "SRAM_A[18]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 22
    Warning (13410): Pin "flash1_wp_n" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 53
    Warning (13410): Pin "flash1_hold_n" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 54
    Warning (13410): Pin "flash2_wp_n" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 60
    Warning (13410): Pin "flash2_hold_n" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 61
    Warning (13410): Pin "sd_data2_nc" is stuck at VCC File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 74
    Warning (13410): Pin "audio_dac_data[0]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[1]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[2]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[3]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[4]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[5]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[6]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "audio_dac_data[7]" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 81
    Warning (13410): Pin "led_gpu" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 91
    Warning (13410): Pin "led_flash" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 92
    Warning (13410): Pin "led_usb" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 93
    Warning (13410): Pin "led_eth" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 94
    Warning (13410): Pin "led_user" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 95
    Warning (13410): Pin "disp_1" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 103
    Warning (13410): Pin "disp_2" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 104
    Warning (13410): Pin "disp_3" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 105
    Warning (13410): Pin "disp_4" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 106
    Warning (13410): Pin "disp_5" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 107
    Warning (13410): Pin "disp_6" is stuck at GND File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 108
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
Warning (15899): PLL "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'FPGC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clock
    Info (332111):   10.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   40.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    8.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1975 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1189 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:17
Info (144001): Generated suppressed messages file /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/output_files/FPGC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sys_clk_header" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 4
    Warning (15610): No output dependent on input pin "usb1_nint" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 30
    Warning (15610): No output dependent on input pin "usb2_nint" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 36
    Warning (15610): No output dependent on input pin "uart_rts_n" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 66
    Warning (15610): No output dependent on input pin "sd_data1_nc" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 75
    Warning (15610): No output dependent on input pin "dipsw[0]" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Warning (15610): No output dependent on input pin "dipsw[1]" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Warning (15610): No output dependent on input pin "dipsw[2]" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Warning (15610): No output dependent on input pin "eth_nint" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 88
    Warning (15610): No output dependent on input pin "gpio_1" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 111
    Warning (15610): No output dependent on input pin "gpio_2" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 112
    Warning (15610): No output dependent on input pin "gpio_3" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 113
    Warning (15610): No output dependent on input pin "gpio_4" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 114
    Warning (15610): No output dependent on input pin "gpio_5" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 115
    Warning (15610): No output dependent on input pin "gpio_6" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 116
    Warning (15610): No output dependent on input pin "gpio_7" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 117
    Warning (15610): No output dependent on input pin "gpio_8" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 118
    Warning (15610): No output dependent on input pin "gpio_9" File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 120
Info (21057): Implemented 27659 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 100 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 26820 logic cells
    Info (21064): Implemented 647 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 1088 megabytes
    Info: Processing ended: Mon Dec 29 22:07:28 2025
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:20
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Mon Dec 29 22:07:28 2025
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGC -c FPGC
Info: qfit2_default_script.tcl version: #1
Info: Project  = FPGC
Info: Revision = FPGC
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE40F23I7 for design "FPGC"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (15564): Compensate clock of PLL "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|pll1" has been set to clock1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
Info (15535): Implemented PLL "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[1] port File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[3] port File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[4] port File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE30F23I7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE55F23I7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176353): Automatically promoted node main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1) File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C3 of PLL_1) File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1) File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_1) File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (332104): Reading SDC File: 'FPGC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000        clock
    Info (332111):   10.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   40.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    8.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 228 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 100 register duplicates
Warning (15064): PLL "main_pll:main_pll_inst|altpll:altpll_component|main_pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/db/main_pll_altpll.v Line: 44
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:10
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:34
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21
Info (170194): Fitter routing operations ending: elapsed time is 00:00:53
Info (11888): Total time spent on timing analysis during the Fitter is 19.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (169177): 69 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sys_clk_header uses I/O standard 3.3-V LVTTL at AA12 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 4
    Info (169178): Pin usb1_nint uses I/O standard 3.3-V LVTTL at M3 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 30
    Info (169178): Pin usb2_nint uses I/O standard 3.3-V LVTTL at M4 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 36
    Info (169178): Pin uart_rts_n uses I/O standard 3.3-V LVTTL at A6 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 66
    Info (169178): Pin sd_data1_nc uses I/O standard 3.3-V LVTTL at J1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 75
    Info (169178): Pin dipsw[0] uses I/O standard 3.3-V LVTTL at AA5 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Info (169178): Pin dipsw[1] uses I/O standard 3.3-V LVTTL at AA4 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Info (169178): Pin dipsw[2] uses I/O standard 3.3-V LVTTL at AB3 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Info (169178): Pin eth_nint uses I/O standard 3.3-V LVTTL at B4 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 88
    Info (169178): Pin gpio_1 uses I/O standard 3.3-V LVTTL at AB16 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 111
    Info (169178): Pin gpio_2 uses I/O standard 3.3-V LVTTL at AA16 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 112
    Info (169178): Pin gpio_3 uses I/O standard 3.3-V LVTTL at AB17 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 113
    Info (169178): Pin gpio_4 uses I/O standard 3.3-V LVTTL at AA17 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 114
    Info (169178): Pin gpio_5 uses I/O standard 3.3-V LVTTL at AB18 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 115
    Info (169178): Pin gpio_6 uses I/O standard 3.3-V LVTTL at AA18 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 116
    Info (169178): Pin gpio_7 uses I/O standard 3.3-V LVTTL at AB19 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 117
    Info (169178): Pin gpio_8 uses I/O standard 3.3-V LVTTL at AA19 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 118
    Info (169178): Pin gpio_9 uses I/O standard 3.3-V LVTTL at AB20 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 120
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at V22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at U21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at U22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at R21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at P22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at N21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at N22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at M21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at M22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at L21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at L22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[16] uses I/O standard 3.3-V LVTTL at K21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[17] uses I/O standard 3.3-V LVTTL at K18 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[18] uses I/O standard 3.3-V LVTTL at J22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[19] uses I/O standard 3.3-V LVTTL at J21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[20] uses I/O standard 3.3-V LVTTL at H22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[21] uses I/O standard 3.3-V LVTTL at H21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[22] uses I/O standard 3.3-V LVTTL at F22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[23] uses I/O standard 3.3-V LVTTL at F21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[24] uses I/O standard 3.3-V LVTTL at E22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[25] uses I/O standard 3.3-V LVTTL at E21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[26] uses I/O standard 3.3-V LVTTL at D22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[27] uses I/O standard 3.3-V LVTTL at D21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[28] uses I/O standard 3.3-V LVTTL at C22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[29] uses I/O standard 3.3-V LVTTL at C21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[30] uses I/O standard 3.3-V LVTTL at B22 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SDRAM_DQ[31] uses I/O standard 3.3-V LVTTL at B21 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 16
    Info (169178): Pin SRAM_DQ[0] uses I/O standard 3.3-V LVTTL at B10 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[1] uses I/O standard 3.3-V LVTTL at A10 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[2] uses I/O standard 3.3-V LVTTL at A13 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[3] uses I/O standard 3.3-V LVTTL at B13 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A14 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[5] uses I/O standard 3.3-V LVTTL at C13 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[6] uses I/O standard 3.3-V LVTTL at D13 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin SRAM_DQ[7] uses I/O standard 3.3-V LVTTL at E12 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 23
    Info (169178): Pin uart_rx uses I/O standard 3.3-V LVTTL at A5 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 64
    Info (169178): Pin sys_clk_50 uses I/O standard 3.3-V LVTTL at T2 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 3
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at Y2 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 100
    Info (169178): Pin uart_dtr_n uses I/O standard 3.3-V LVTTL at B6 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 67
    Info (169178): Pin dipsw[3] uses I/O standard 3.3-V LVTTL at AA3 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 78
    Info (169178): Pin eth_miso uses I/O standard 3.3-V LVTTL at B3 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 87
    Info (169178): Pin sd_miso uses I/O standard 3.3-V LVTTL at J2 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 73
    Info (169178): Pin usb1_miso uses I/O standard 3.3-V LVTTL at P1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 29
    Info (169178): Pin usb2_miso uses I/O standard 3.3-V LVTTL at M1 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 35
    Info (169178): Pin flash2_miso uses I/O standard 3.3-V LVTTL at W7 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 59
    Info (169178): Pin flash1_miso uses I/O standard 3.3-V LVTTL at AB8 File: /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/FPGC.v Line: 52
Info (144001): Generated suppressed messages file /home/bart/repos/FPGC/Hardware/FPGA/CycloneIV_EP4CE40/output_files/FPGC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 2582 megabytes
    Info: Processing ended: Mon Dec 29 22:09:29 2025
    Info: Elapsed time: 00:02:01
    Info: Total CPU time (on all processors): 00:05:40
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Mon Dec 29 22:09:29 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGC -c FPGC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 698 megabytes
    Info: Processing ended: Mon Dec 29 22:09:32 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Mon Dec 29 22:09:33 2025
Info: Command: quartus_sta FPGC -c FPGC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'FPGC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.007           -1454.093 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.446               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.415               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.445               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.716               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.610               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.784               0.000 clock 
    Info (332119):    19.711               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.676 ns
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.823
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.823             -44.270 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.508               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.746               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.342               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.397               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.711               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.628               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.787               0.000 clock 
    Info (332119):    19.683               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.707 ns
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.199               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.540               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.237               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.177               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.187               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.783               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.740               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.422               0.000 clock 
    Info (332119):    19.750               0.000 main_pll_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.228 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1157 megabytes
    Info: Processing ended: Mon Dec 29 22:09:41 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 109 warnings
Info (23030): Evaluation of Tcl script Scripts/Tests/quartus_compile.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Mon Dec 29 22:09:41 2025
    Info: Elapsed time: 00:03:25
    Info: Total CPU time (on all processors): 00:07:16
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Dec 29 22:09:42 2025
Info: Command: quartus_sta -t Scripts/Tests/quartus_timing.tcl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'FPGC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {main_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]} {main_pll_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.007
    Info (332115): -setup
    Info (332115): -summary
    Info (332115): -file {timing_summary.txt}
Info (332115): Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.007
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -file {timing_setup_paths.txt}
Info (23030): Evaluation of Tcl script Scripts/Tests/quartus_timing.tcl was successful
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 884 megabytes
    Info: Processing ended: Mon Dec 29 22:09:44 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Timing analysis completed. Check the Quartus Prime project (Hardware/FPGA/CycloneIV_EP4CE40) for timing reports (timing_summary.txt and timing_setup_paths.txt).
