#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f6d980 .scope module, "alu_test" "alu_test" 2 3;
 .timescale -9 -12;
v0000000000fe2080_0 .var "gr1", 31 0;
v0000000000fe3de0_0 .var "gr2", 31 0;
v0000000000fe2760_0 .net "hi", 31 0, L_0000000000f6a220;  1 drivers
v0000000000fe35c0_0 .var "i_datain", 31 0;
v0000000000fe2da0_0 .net "lo", 31 0, L_0000000000f6a610;  1 drivers
v0000000000fe3340_0 .net "neg", 0 0, L_0000000000f6a6f0;  1 drivers
v0000000000fe2e40_0 .net "out", 31 0, L_0000000000f6a450;  1 drivers
v0000000000fe2440_0 .net "overflow", 0 0, L_0000000000f6a760;  1 drivers
v0000000000fe32a0_0 .net "zero", 0 0, L_0000000000f6a680;  1 drivers
S_0000000000f6db10 .scope module, "testalu" "alu" 2 9, 3 24 0, S_0000000000f6d980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "neg";
L_0000000000f6a450 .functor BUFZ 32, v0000000000f6dca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000f6a220 .functor BUFZ 32, v0000000000fe14d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000f6a610 .functor BUFZ 32, v0000000000fe16b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000f6a680 .functor BUFZ 1, v0000000000fe33e0_0, C4<0>, C4<0>, C4<0>;
L_0000000000f6a6f0 .functor BUFZ 1, v0000000000fe1b10_0, C4<0>, C4<0>, C4<0>;
L_0000000000f6a760 .functor BUFZ 1, v0000000000fe1930_0, C4<0>, C4<0>, C4<0>;
v0000000000f6dca0_0 .var "ALUResult", 31 0;
v00000000000270b0_0 .var/i "ALUctrl", 31 0;
v0000000000027150_0 .var "PC", 31 0;
v00000000000271f0_0 .var "PCSrc", 0 0;
v0000000000027290_0 .var "PC_next", 31 0;
v0000000000fe1570_0 .var "acc", 63 0;
v0000000000fe1430_0 .var "branchEQ", 0 0;
v0000000000fe1ed0_0 .var "branchNE", 0 0;
v0000000000fe19d0_0 .var "funct", 5 0;
v0000000000fe1390_0 .net "hi", 31 0, L_0000000000f6a220;  alias, 1 drivers
v0000000000fe14d0_0 .var "hiResult", 31 0;
v0000000000fe1890_0 .var "imm", 15 0;
v0000000000fe1610_0 .net "instr", 31 0, v0000000000fe35c0_0;  1 drivers
v0000000000fe1f70_0 .net "lo", 31 0, L_0000000000f6a610;  alias, 1 drivers
v0000000000fe16b0_0 .var "loResult", 31 0;
v0000000000fe1a70_0 .var "memToReg", 0 0;
v0000000000fe1110_0 .var "memWrite", 0 0;
v0000000000fe17f0_0 .net "neg", 0 0, L_0000000000f6a6f0;  alias, 1 drivers
v0000000000fe1b10_0 .var "negFlag", 0 0;
v0000000000fe1750_0 .var "opcode", 5 0;
v0000000000fe1bb0_0 .net "out", 31 0, L_0000000000f6a450;  alias, 1 drivers
v0000000000fe1930_0 .var "overFlag", 0 0;
v0000000000fe1d90_0 .net "overflow", 0 0, L_0000000000f6a760;  alias, 1 drivers
v0000000000fe1e30_0 .var "rd_no", 5 0;
v0000000000fe1070_0 .var "regDst", 0 0;
v0000000000fe1c50_0 .var "regWrite", 0 0;
v0000000000fe11b0_0 .net "rs", 31 0, v0000000000fe2080_0;  1 drivers
v0000000000fe1cf0_0 .var "rs_no", 5 0;
v0000000000fe1250_0 .net "rt", 31 0, v0000000000fe3de0_0;  1 drivers
v0000000000fe12f0_0 .var "rt_no", 5 0;
v0000000000fe3c00_0 .var "shamt", 5 0;
v0000000000fe29e0_0 .var "signImm", 31 0;
v0000000000fe28a0_0 .var "srcA", 31 0;
v0000000000fe2940_0 .var "srcActrl", 0 0;
v0000000000fe2b20_0 .var "srcB", 31 0;
v0000000000fe3e80_0 .var/i "srcBctrl", 31 0;
v0000000000fe2d00_0 .net "zero", 0 0, L_0000000000f6a680;  alias, 1 drivers
v0000000000fe33e0_0 .var "zeroFlag", 0 0;
E_0000000000f836d0 .event edge, v0000000000fe1250_0, v0000000000fe11b0_0, v0000000000fe1610_0;
E_0000000000f83e90 .event edge, v00000000000271f0_0, v0000000000027150_0, v0000000000fe29e0_0;
    .scope S_0000000000f6db10;
T_0 ;
    %wait E_0000000000f83e90;
    %load/vec4 v00000000000271f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0000000000027150_0;
    %addi 4, 0, 32;
    %load/vec4 v0000000000fe29e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000000000027150_0;
    %addi 4, 0, 32;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000000000027290_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f6db10;
T_1 ;
    %wait E_0000000000f836d0;
    %load/vec4 v0000000000027150_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 8, 6;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000000027290_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0000000000027150_0, 0;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000000000fe1750_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000000000fe19d0_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 5, 21, 6;
    %pad/u 6;
    %store/vec4 v0000000000fe1cf0_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 5, 16, 6;
    %pad/u 6;
    %store/vec4 v0000000000fe12f0_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 5, 11, 5;
    %pad/u 6;
    %store/vec4 v0000000000fe1e30_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %store/vec4 v0000000000fe3c00_0, 0, 6;
    %load/vec4 v0000000000fe1610_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000000000fe1890_0, 0, 16;
    %load/vec4 v0000000000fe1890_0;
    %pad/s 32;
    %store/vec4 v0000000000fe29e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1a70_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000fe14d0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000fe16b0_0, 0, 32;
    %load/vec4 v0000000000fe1750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %load/vec4 v0000000000fe19d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %jmp T_1.35;
T_1.15 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.16 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.17 ;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.18 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.19 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.20 ;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.23 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.24 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.25 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.26 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.27 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.28 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.29 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.30 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.31 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.32 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.33 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1430_0, 0, 1;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1ed0_0, 0, 1;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1a70_0, 0, 1;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000000270b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe2940_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000fe3e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe1c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe1110_0, 0, 1;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v0000000000fe2940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %jmp T_1.38;
T_1.36 ;
    %load/vec4 v0000000000fe11b0_0;
    %store/vec4 v0000000000fe28a0_0, 0, 32;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v0000000000fe1250_0;
    %store/vec4 v0000000000fe28a0_0, 0, 32;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %load/vec4 v0000000000fe3e80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %jmp T_1.44;
T_1.39 ;
    %load/vec4 v0000000000fe11b0_0;
    %store/vec4 v0000000000fe2b20_0, 0, 32;
    %jmp T_1.44;
T_1.40 ;
    %load/vec4 v0000000000fe1250_0;
    %store/vec4 v0000000000fe2b20_0, 0, 32;
    %jmp T_1.44;
T_1.41 ;
    %load/vec4 v0000000000fe1890_0;
    %pad/u 32;
    %store/vec4 v0000000000fe2b20_0, 0, 32;
    %jmp T_1.44;
T_1.42 ;
    %load/vec4 v0000000000fe3c00_0;
    %pad/u 32;
    %store/vec4 v0000000000fe2b20_0, 0, 32;
    %jmp T_1.44;
T_1.43 ;
    %load/vec4 v0000000000fe29e0_0;
    %store/vec4 v0000000000fe2b20_0, 0, 32;
    %jmp T_1.44;
T_1.44 ;
    %pop/vec4 1;
    %load/vec4 v00000000000270b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %jmp T_1.60;
T_1.45 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %add;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %load/vec4 v0000000000fe28a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000fe2b20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fe28a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000f6dca0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000000000fe1930_0, 0, 1;
    %jmp T_1.60;
T_1.46 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %sub;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %load/vec4 v0000000000fe28a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000fe2b20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fe28a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000f6dca0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000000000fe1930_0, 0, 1;
    %jmp T_1.60;
T_1.47 ;
    %load/vec4 v0000000000fe28a0_0;
    %pad/s 64;
    %load/vec4 v0000000000fe2b20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0000000000fe1570_0, 0, 64;
    %load/vec4 v0000000000fe1570_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000000000fe14d0_0, 0, 32;
    %load/vec4 v0000000000fe1570_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000000fe16b0_0, 0, 32;
    %jmp T_1.60;
T_1.48 ;
    %load/vec4 v0000000000fe28a0_0;
    %pad/u 64;
    %load/vec4 v0000000000fe2b20_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0000000000fe1570_0, 0, 64;
    %load/vec4 v0000000000fe1570_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000000000fe14d0_0, 0, 32;
    %load/vec4 v0000000000fe1570_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000000000fe16b0_0, 0, 32;
    %jmp T_1.60;
T_1.49 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %mod/s;
    %store/vec4 v0000000000fe14d0_0, 0, 32;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %div/s;
    %store/vec4 v0000000000fe16b0_0, 0, 32;
    %jmp T_1.60;
T_1.50 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %mod;
    %store/vec4 v0000000000fe14d0_0, 0, 32;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %div;
    %store/vec4 v0000000000fe16b0_0, 0, 32;
    %jmp T_1.60;
T_1.51 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %and;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.52 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %nor;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.53 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %or;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.54 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %xor;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.55 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.56 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.57 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.58 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.59 ;
    %load/vec4 v0000000000fe28a0_0;
    %load/vec4 v0000000000fe2b20_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000000000f6dca0_0, 0, 32;
    %jmp T_1.60;
T_1.60 ;
    %pop/vec4 1;
    %load/vec4 v0000000000f6dca0_0;
    %nor/r;
    %store/vec4 v0000000000fe33e0_0, 0, 1;
    %load/vec4 v0000000000f6dca0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000fe1b10_0, 0, 1;
    %load/vec4 v0000000000fe1430_0;
    %load/vec4 v0000000000fe33e0_0;
    %and;
    %load/vec4 v0000000000fe1ed0_0;
    %load/vec4 v0000000000fe33e0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v00000000000271f0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f6d980;
T_2 ;
    %vpi_call 2 13 "$display", "instruction:op:func:   gr1  :   gr2  :  srcA  :  srcB  :   out  :   hi   :   lo   :z:o:n:PCSrc:memW:regW:regD:mem2Reg:ALUctrl:PC" {0 0 0};
    %vpi_call 2 14 "$monitor", "%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%1d:%h", v0000000000fe35c0_0, v0000000000fe1750_0, v0000000000fe19d0_0, v0000000000fe2080_0, v0000000000fe3de0_0, v0000000000fe28a0_0, v0000000000fe2b20_0, v0000000000fe2e40_0, v0000000000fe2760_0, v0000000000fe2da0_0, v0000000000fe32a0_0, v0000000000fe2440_0, v0000000000fe3340_0, v00000000000271f0_0, v0000000000fe1110_0, v0000000000fe1110_0, v0000000000fe1070_0, v0000000000fe1a70_0, v00000000000270b0_0, v0000000000027150_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2308544921, 0, 32;
    %assign/vec4 v0000000000fe2080_0, 0;
    %pushi/vec4 1574821341, 0, 32;
    %assign/vec4 v0000000000fe3de0_0, 0;
    %pushi/vec4 21710880, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36864033, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 21710882, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36864035, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 287965185, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 21710884, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36864037, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36864039, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 19546150, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 19529754, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 19529755, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 19529752, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 19529753, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 69696, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1147522, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 40992774, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1147523, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 40992775, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36929578, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 36929579, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 558465024, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 640680036, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 842006628, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 909115492, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 976224356, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 707788900, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 774897764, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 303169535, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 370278399, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2385510500, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2922381412, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 21577732, 0, 32;
    %assign/vec4 v0000000000fe35c0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_ALU.v";
    "ALU.v";
