# EE-2.301 : Introduction to Verilog

This module is basic introduction Verilog and System Verilog. It introduces the basic digital design and testbench concepts. It is specifically targeted towards fresh engineering graduates who have had exposure to undergraduate digital diesign but have never used Verilog or any other Hardware Description Language.

