# system info DigitalLock on 2026.01.22.00:32:23
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1769038278
#
#
# Files generated for DigitalLock on 2026.01.22.00:32:23
files:
filepath,kind,attributes,module,is_top
DigitalLock/simulation/DigitalLock.vhd,VHDL,,DigitalLock,true
DigitalLock/simulation/digitallock_cpu_instruction_master_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_cpu_data_master_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_cpu_jtag_debug_module_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_in_ram_s1_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_hex_s1_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_key_s1_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_timer_s1_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_sysid_control_slave_translator.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_rst_controller.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/digitallock_rst_controller_001.vhd,VHDL,,DigitalLock,false
DigitalLock/simulation/submodules/DigitalLock_CPU.sdc,SDC,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_tck.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_nios2_waves.do,OTHER,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.dat,DAT,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.hex,HEX,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.mif,MIF,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_oci_test_bench.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.dat,DAT,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.hex,HEX,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.mif,MIF,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.dat,DAT,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.hex,HEX,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.mif,MIF,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_CPU_test_bench.vhd,VHDL,,DigitalLock_CPU,false
DigitalLock/simulation/submodules/DigitalLock_IN_RAM.hex,HEX,,DigitalLock_IN_RAM,false
DigitalLock/simulation/submodules/DigitalLock_IN_RAM.vhd,VHDL,,DigitalLock_IN_RAM,false
DigitalLock/simulation/submodules/DigitalLock_JTAG_UART.vhd,VHDL,,DigitalLock_JTAG_UART,false
DigitalLock/simulation/submodules/DigitalLock_HEX.vhd,VHDL,,DigitalLock_HEX,false
DigitalLock/simulation/submodules/DigitalLock_LEDG.vhd,VHDL,,DigitalLock_LEDG,false
DigitalLock/simulation/submodules/DigitalLock_LEDR.vhd,VHDL,,DigitalLock_LEDR,false
DigitalLock/simulation/submodules/DigitalLock_KEY.vhd,VHDL,,DigitalLock_KEY,false
DigitalLock/simulation/submodules/DigitalLock_SW.vhd,VHDL,,DigitalLock_SW,false
DigitalLock/simulation/submodules/DigitalLock_TIMER.vhd,VHDL,,DigitalLock_TIMER,false
DigitalLock/simulation/submodules/DigitalLock_sysid.vho,VHDL,,DigitalLock_sysid,false
DigitalLock/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
DigitalLock/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
DigitalLock/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
DigitalLock/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
DigitalLock/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
DigitalLock/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
DigitalLock/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
DigitalLock/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
DigitalLock/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
DigitalLock/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
DigitalLock/simulation/submodules/DigitalLock_addr_router.vho,VHDL,,DigitalLock_addr_router,false
DigitalLock/simulation/submodules/DigitalLock_addr_router_001.vho,VHDL,,DigitalLock_addr_router_001,false
DigitalLock/simulation/submodules/DigitalLock_id_router.vho,VHDL,,DigitalLock_id_router,false
DigitalLock/simulation/submodules/DigitalLock_id_router_002.vho,VHDL,,DigitalLock_id_router_002,false
DigitalLock/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
DigitalLock/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
DigitalLock/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
DigitalLock/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_demux.vho,VHDL,,DigitalLock_cmd_xbar_demux,false
DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_demux_001.vho,VHDL,,DigitalLock_cmd_xbar_demux_001,false
DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_mux.vho,VHDL,,DigitalLock_cmd_xbar_mux,false
DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_demux_002.vho,VHDL,,DigitalLock_rsp_xbar_demux_002,false
DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_mux.vho,VHDL,,DigitalLock_rsp_xbar_mux,false
DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_mux_001.vho,VHDL,,DigitalLock_rsp_xbar_mux_001,false
DigitalLock/simulation/submodules/DigitalLock_irq_mapper.vho,VHDL,,DigitalLock_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DigitalLock.CPU,DigitalLock_CPU
DigitalLock.IN_RAM,DigitalLock_IN_RAM
DigitalLock.JTAG_UART,DigitalLock_JTAG_UART
DigitalLock.HEX,DigitalLock_HEX
DigitalLock.LEDG,DigitalLock_LEDG
DigitalLock.LEDR,DigitalLock_LEDR
DigitalLock.KEY,DigitalLock_KEY
DigitalLock.SW,DigitalLock_SW
DigitalLock.TIMER,DigitalLock_TIMER
DigitalLock.sysid,DigitalLock_sysid
DigitalLock.CPU_instruction_master_translator,altera_merlin_master_translator
DigitalLock.CPU_data_master_translator,altera_merlin_master_translator
DigitalLock.CPU_instruction_master_translator,altera_merlin_master_translator
DigitalLock.CPU_data_master_translator,altera_merlin_master_translator
DigitalLock.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
DigitalLock.IN_RAM_s1_translator,altera_merlin_slave_translator
DigitalLock.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
DigitalLock.HEX_s1_translator,altera_merlin_slave_translator
DigitalLock.LEDG_s1_translator,altera_merlin_slave_translator
DigitalLock.LEDR_s1_translator,altera_merlin_slave_translator
DigitalLock.KEY_s1_translator,altera_merlin_slave_translator
DigitalLock.SW_s1_translator,altera_merlin_slave_translator
DigitalLock.TIMER_s1_translator,altera_merlin_slave_translator
DigitalLock.sysid_control_slave_translator,altera_merlin_slave_translator
DigitalLock.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
DigitalLock.IN_RAM_s1_translator,altera_merlin_slave_translator
DigitalLock.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
DigitalLock.HEX_s1_translator,altera_merlin_slave_translator
DigitalLock.KEY_s1_translator,altera_merlin_slave_translator
DigitalLock.TIMER_s1_translator,altera_merlin_slave_translator
DigitalLock.sysid_control_slave_translator,altera_merlin_slave_translator
DigitalLock.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DigitalLock.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
DigitalLock.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.IN_RAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.HEX_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.LEDG_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.LEDR_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.KEY_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.SW_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.TIMER_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
DigitalLock.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.IN_RAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.HEX_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.LEDG_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.LEDR_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.KEY_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.SW_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.TIMER_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DigitalLock.addr_router,DigitalLock_addr_router
DigitalLock.addr_router_001,DigitalLock_addr_router_001
DigitalLock.id_router,DigitalLock_id_router
DigitalLock.id_router_001,DigitalLock_id_router
DigitalLock.id_router_002,DigitalLock_id_router_002
DigitalLock.id_router_003,DigitalLock_id_router_002
DigitalLock.id_router_004,DigitalLock_id_router_002
DigitalLock.id_router_005,DigitalLock_id_router_002
DigitalLock.id_router_006,DigitalLock_id_router_002
DigitalLock.id_router_007,DigitalLock_id_router_002
DigitalLock.id_router_008,DigitalLock_id_router_002
DigitalLock.id_router_009,DigitalLock_id_router_002
DigitalLock.rst_controller,altera_reset_controller
DigitalLock.rst_controller_001,altera_reset_controller
DigitalLock.rst_controller,altera_reset_controller
DigitalLock.rst_controller_001,altera_reset_controller
DigitalLock.cmd_xbar_demux,DigitalLock_cmd_xbar_demux
DigitalLock.rsp_xbar_demux,DigitalLock_cmd_xbar_demux
DigitalLock.rsp_xbar_demux_001,DigitalLock_cmd_xbar_demux
DigitalLock.cmd_xbar_demux_001,DigitalLock_cmd_xbar_demux_001
DigitalLock.cmd_xbar_mux,DigitalLock_cmd_xbar_mux
DigitalLock.cmd_xbar_mux_001,DigitalLock_cmd_xbar_mux
DigitalLock.rsp_xbar_demux_002,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_003,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_004,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_005,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_006,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_007,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_008,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_demux_009,DigitalLock_rsp_xbar_demux_002
DigitalLock.rsp_xbar_mux,DigitalLock_rsp_xbar_mux
DigitalLock.rsp_xbar_mux_001,DigitalLock_rsp_xbar_mux_001
DigitalLock.irq_mapper,DigitalLock_irq_mapper
