

INFO: [VRFC 10-2263] Analyzing Verilog file "C:/works/hdl/HDLbits_solution/serial_receiver_parity/serial_receiver_tb.v" into library work
INFO: [VRFC 10-311] analyzing module serial_receiver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/works/hdl/HDLbits_solution/serial_receiver_parity/serial_receiver.v" into library work
INFO: [VRFC 10-311] analyzing module serial_receiver
INFO: [VRFC 10-311] analyzing module serial_receiver_legacy
INFO: [VRFC 10-311] analyzing module parity


Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/TOOLS/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe serial_receiver_tb -s serial_receiver_tb -debug wave 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.serial_receiver
Compiling module work.serial_receiver_tb
Built simulation snapshot serial_receiver_tb



****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Thu Sep 14 00:08:31 2023...
