/** ==================================================================
 *  @file   baseaddress_monica.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/
/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MONICA
 *
 *  @Filename:    baseaddress.h
 *
 *  @Description: Generic header for DUCATI_CORTEXM3_SYS view of the MONICA
 *
 *  Generated by: Socrates CRED generator 
 *
    *//* ====================================================================== */

#ifndef __BASEADDRESS_H
#define __BASEADDRESS_H

#ifdef __cplusplus
extern "C" {
#endif

    /* =============================================================================
     * EXPORTED DEFINITIONS
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CRED_BASE_OFFSET
 *
 * @BRIEF        Base address offset
 *
 * @DESCRIPTION  Base address offset enabling address shift when defining 
 *               non-zero value. Defaulted to 0x0 here.
 *
    *//*------------------------------------------------------------------------ */
#ifndef CRED_BASE_OFFSET
#define CRED_BASE_OFFSET     0x0ul
#endif

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CRED_NUM_INSTANCES
 *
 * @BRIEF        Number of instances.
 *
 * @DESCRIPTION  total number of MONICA component instances.
 *
    *//*------------------------------------------------------------------------ */
#define CRED_NUM_INSTANCES          282

    /* 
     * This section contains definition of macros symbols in order to avoid
     * possible re-definition of the index enum CRED_index_t in SW components.
     */
#define CM3_NVIC_CPU1                       CM3_NVIC_CPU1
#define ICECRUSCHER_CPU1                    ICECRUSCHER_CPU1
#define RW_TABLE_CPU1                       RW_TABLE_CPU1
#define DEBUG_ROM_CPU1                      DEBUG_ROM_CPU1
#define UNICACHE_CFG                        UNICACHE_CFG
#define UNICACHE_CTM                        UNICACHE_CTM
#define UNICACHE_MMU                        UNICACHE_MMU
#define WUGEN_LOCAL_PRCM                    WUGEN_LOCAL_PRCM
#define L2_MMU                              L2_MMU
#define L3_NOC_ATTILA_CONFIG_REGISTERS      L3_NOC_ATTILA_CONFIG_REGISTERS
#define L4_PER_AP                           L4_PER_AP
#define IA_IP0                              IA_IP0
#define L4_PER_LA                           L4_PER_LA
#define UART3                               UART3
#define TA_UART3                            TA_UART3
#define DMTIMER3                            DMTIMER3
#define TA_GPT3                             TA_GPT3
#define DMTIMER4                            DMTIMER4
#define TA_GPT4                             TA_GPT4
#define DMTIMER9                            DMTIMER9
#define TA_GPT9                             TA_GPT9
#define DSS_SS_FROM_L4_PER__DSS_FAMILY      DSS_SS_FROM_L4_PER__DSS_FAMILY
#define DSS_SS_FROM_L4_PER__DISPC           DSS_SS_FROM_L4_PER__DISPC
#define DSS_SS_FROM_L4_PER__RFBI            DSS_SS_FROM_L4_PER__RFBI
#define DSS_SS_FROM_L4_PER__VENC            DSS_SS_FROM_L4_PER__VENC
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1 DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1
#define DSS_SS_FROM_L4_PER__DSI_PHY1        DSS_SS_FROM_L4_PER__DSI_PHY1
#define DSS_SS_FROM_L4_PER__PLLCTRL1        DSS_SS_FROM_L4_PER__PLLCTRL1
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2 DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2
#define DSS_SS_FROM_L4_PER__DSI_PHY2        DSS_SS_FROM_L4_PER__DSI_PHY2
#define DSS_SS_FROM_L4_PER__PLLCTRL2        DSS_SS_FROM_L4_PER__PLLCTRL2
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_WP   DSS_SS_FROM_L4_PER__HDMI__HDMI_WP
#define DSS_SS_FROM_L4_PER__HDMI__PLLCTRL   DSS_SS_FROM_L4_PER__HDMI__PLLCTRL
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY  DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC
#define DSS_SS_FROM_L4_PER__DESHDCP         DSS_SS_FROM_L4_PER__DESHDCP
#define TA_DSS                              TA_DSS
#define GPIO2                               GPIO2
#define TA_GPIO2                            TA_GPIO2
#define MSHSI2COCP3                         MSHSI2COCP3
#define TA_I2C3                             TA_I2C3
#define MSHSI2COCP1                         MSHSI2COCP1
#define TA_I2C1                             TA_I2C1
#define MSHSI2COCP2                         MSHSI2COCP2
#define TA_I2C2                             TA_I2C2
#define DMTIMER11                           DMTIMER11
#define TA_GPT11                            TA_GPT11
#define MCSPI1                              MCSPI1
#define TA_MCSPI1                           TA_MCSPI1
#define MCSPI2                              MCSPI2
#define TA_MCSPI2                           TA_MCSPI2
#define ABESS_L4_LA                         ABESS_L4_LA
#define ABESS_L4_IA_IP0                     ABESS_L4_IA_IP0
#define ABESS_L4_IA_IP1                     ABESS_L4_IA_IP1
#define ABESS_L4_IA_IP2                     ABESS_L4_IA_IP2
#define ABESS_L4_IA_IP3                     ABESS_L4_IA_IP3
#define ABESS_L4_AP                         ABESS_L4_AP
#define ABESS_L4_TA_GPTIMER5                ABESS_L4_TA_GPTIMER5
#define ABESS_L4_TA_GPTIMER6                ABESS_L4_TA_GPTIMER6
#define ABESS_L4_TA_GPTIMER7                ABESS_L4_TA_GPTIMER7
#define ABESS_L4_TA_GPTIMER8                ABESS_L4_TA_GPTIMER8
#define ABESS_L4_TA_MCASP1_CFG              ABESS_L4_TA_MCASP1_CFG
#define ABESS_L4_TA_MCASP1_DMA              ABESS_L4_TA_MCASP1_DMA
#define ABESS_L4_TA_MCBSPLP1                ABESS_L4_TA_MCBSPLP1
#define ABESS_L4_TA_MCBSPLP2                ABESS_L4_TA_MCBSPLP2
#define ABESS_L4_TA_MCBSPLP3                ABESS_L4_TA_MCBSPLP3
#define ABESS_L4_TA_MCPDM                   ABESS_L4_TA_MCPDM
#define ABESS_L4_TA_SLIMBUS1                ABESS_L4_TA_SLIMBUS1
#define ABESS_L4_TA_WDT3                    ABESS_L4_TA_WDT3
#define ABESS_L4_TA_DMIC                    ABESS_L4_TA_DMIC
#define ABESS_L4_TA_AESS_TARG               ABESS_L4_TA_AESS_TARG
#define MCBSPLP1                            MCBSPLP1
#define MCBSPLP2                            MCBSPLP2
#define MCBSPLP3                            MCBSPLP3
#define MCASP_CFG                           MCASP_CFG
#define MCASP_DMA                           MCASP_DMA
#define SLIMBUS1                            SLIMBUS1
#define DMIC                                DMIC
#define WATCHDOGOCP2                        WATCHDOGOCP2
#define MCPDM                               MCPDM
#define DMTIMER5                            DMTIMER5
#define DMTIMER6                            DMTIMER6
#define DMTIMER7                            DMTIMER7
#define DMTIMER8                            DMTIMER8
#define AESS                                AESS
#define MONICA_L4CFG_AP                     MONICA_L4CFG_AP
#define MONICA_L4CFG_IA_IP0                 MONICA_L4CFG_IA_IP0
#define MONICA_L4CFG_LA                     MONICA_L4CFG_LA
#define ATTILA_CONTROL_CORE                 ATTILA_CONTROL_CORE
#define MONICA_L4CFG_TA_ATTILA_CORE_CTRL    MONICA_L4CFG_TA_ATTILA_CORE_CTRL
#define OCP_SOCKET_CM1                      OCP_SOCKET_CM1
#define CKGEN_CM1                           CKGEN_CM1
#define MPU_CM1                             MPU_CM1
#define TESLA_CM1                           TESLA_CM1
#define ABE_CM1                             ABE_CM1
#define RESTORE_CM1                         RESTORE_CM1
#define INSTR_CM1                           INSTR_CM1
#define MONICA_L4CFG_TA_CM1                 MONICA_L4CFG_TA_CM1
#define OCP_SOCKET_CM2                      OCP_SOCKET_CM2
#define CKGEN_CM2                           CKGEN_CM2
#define ALWAYS_ON_CM2                       ALWAYS_ON_CM2
#define CORE_CM2                            CORE_CM2
#define IVAHD_CM2                           IVAHD_CM2
#define CAM_CM2                             CAM_CM2
#define DSS_CM2                             DSS_CM2
#define GFX_CM2                             GFX_CM2
#define L3INIT_CM2                          L3INIT_CM2
#define L4PER_CM2                           L4PER_CM2
#define CEFUSE_CM2                          CEFUSE_CM2
#define RESTORE_CM2                         RESTORE_CM2
#define INSTR_CM2                           INSTR_CM2
#define MONICA_L4CFG_TA_CM2                 MONICA_L4CFG_TA_CM2
#define SYSTEM_DMA                          SYSTEM_DMA
#define MONICA_L4CFG_TA_SDMA                MONICA_L4CFG_TA_SDMA
#define TESLASS_MMU                         TESLASS_MMU
#define MONICA_L4CFG_TA_TESLA               MONICA_L4CFG_TA_TESLA
#define UNIPRO_REG                          UNIPRO_REG
#define TX_PHY                              TX_PHY
#define RX_PHY                              RX_PHY
#define UNIPRO_RMM                          UNIPRO_RMM
#define MONICA_L4CFG_TA_UNIPRO1             MONICA_L4CFG_TA_UNIPRO1
#define SMARTREFLEX_IVA                     SMARTREFLEX_IVA
#define MONICA_L4CFG_TA_SR_IVA              MONICA_L4CFG_TA_SR_IVA
#define SMARTREFLEX_CORE                    SMARTREFLEX_CORE
#define MONICA_L4CFG_TA_SR_CORE             MONICA_L4CFG_TA_SR_CORE
#define XHPI2                               XHPI2
#define MONICA_L4CFG_TA_XHPI                MONICA_L4CFG_TA_XHPI
#define CCP2TX_CORE                         CCP2TX_CORE
#define MONICA_L4CFG_TA_CCP2TX              MONICA_L4CFG_TA_CCP2TX
#define MLB                                 MLB
#define MONICA_L4CFG_TA_MAILBOX             MONICA_L4CFG_TA_MAILBOX
#define SPINLOCK                            SPINLOCK
#define MONICA_L4CFG_TA_SPINLOCK            MONICA_L4CFG_TA_SPINLOCK
#define MONICA_CONTROL_CORE                 MONICA_CONTROL_CORE
#define MONICA_L4CFG_TA_DEVICE_CORE_CTRL    MONICA_L4CFG_TA_DEVICE_CORE_CTRL
#define OCP_WP_CORE                         OCP_WP_CORE
#define MONICA_L4CFG_TA_OCPWPSHARED         MONICA_L4CFG_TA_OCPWPSHARED
#define MONICA_L4CFG_TA_IEEE1500OCP         MONICA_L4CFG_TA_IEEE1500OCP
#define MONICA_L4WKUP_AP                    MONICA_L4WKUP_AP
#define MONICA_L4WKUP_IA_IP0                MONICA_L4WKUP_IA_IP0
#define MONICA_L4WKUP_LA                    MONICA_L4WKUP_LA
#define OCP_SOCKET_PRM                      OCP_SOCKET_PRM
#define CKGEN_PRM                           CKGEN_PRM
#define MPU_PRM                             MPU_PRM
#define TESLA_PRM                           TESLA_PRM
#define ABE_PRM                             ABE_PRM
#define ALWAYS_ON_PRM                       ALWAYS_ON_PRM
#define CORE_PRM                            CORE_PRM
#define IVAHD_PRM                           IVAHD_PRM
#define CAM_PRM                             CAM_PRM
#define DSS_PRM                             DSS_PRM
#define GFX_PRM                             GFX_PRM
#define L3INIT_PRM                          L3INIT_PRM
#define L4PER_PRM                           L4PER_PRM
#define CEFUSE_PRM                          CEFUSE_PRM
#define WKUP_PRM                            WKUP_PRM
#define WKUP_CM                             WKUP_CM
#define EMU_PRM                             EMU_PRM
#define EMU_CM                              EMU_CM
#define DEVICE_PRM                          DEVICE_PRM
#define INSTR_PRM                           INSTR_PRM
#define MONICA_L4WKUP_TA_PRM                MONICA_L4WKUP_TA_PRM
#define SCRM                                SCRM
#define MONICA_L4WKUP_TA_SCRM               MONICA_L4WKUP_TA_SCRM
#define GPIO1                               GPIO1
#define MONICA_L4WKUP_TA_GPIO1              MONICA_L4WKUP_TA_GPIO1
#define WATCHDOGOCP2_2                      WATCHDOGOCP2_2
#define MONICA_L4WKUP_TA_WDT2               MONICA_L4WKUP_TA_WDT2
#define MONICA_L4CFG_TA_L4WKUP              MONICA_L4CFG_TA_L4WKUP
#define SHAEIP75T1                          SHAEIP75T1
#define AESOCP2_1                           AESOCP2_1
#define AESOCP2_2                           AESOCP2_2
#define EMIF4D1                             EMIF4D1
#define EMIF4D2                             EMIF4D2
#define DMM__DMM                            DMM__DMM
#define GPMC                                GPMC
#define CSETM                               CSETM
#define ICECR_CS                            ICECR_CS
#define I_DRM                               I_DRM
#define I_MIPI_STM                          I_MIPI_STM
#define I_CSETB                             I_CSETB
#define I_CSTPIU                            I_CSTPIU
#define I_CSTF1                             I_CSTF1
#define I_CSTF2                             I_CSTF2
#define RT0                                 RT0
#define ISS_REGS                            ISS_REGS
#define TCTRL                               TCTRL
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1 CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1
#define CAMERARX_CORE1                      CAMERARX_CORE1
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2 CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1 CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1
#define CAMERARX_CORE2                      CAMERARX_CORE2
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2 CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2
#define CBUFF                               CBUFF
#define CCP2_RECEIVER                       CCP2_RECEIVER
#define BTE                                 BTE
#define I_ISP5_SYS1                         I_ISP5_SYS1
#define I_ISP5_SYS2                         I_ISP5_SYS2
#define I_RESIZER                           I_RESIZER
#define I_IPIPE                             I_IPIPE
#define I_ISIF                              I_ISIF
#define I_IPIPEIF                           I_IPIPEIF
#define I_H3A                               I_H3A
#define SIMCOP_REGS                         SIMCOP_REGS
#define LDC                                 LDC
#define IMX_A                               IMX_A
#define IMX_B                               IMX_B
#define SIMCOP_DMA                          SIMCOP_DMA
#define VLCD                                VLCD
#define ROT                                 ROT
#define NSF2                                NSF2
#define DCT                                 DCT
#define SGX540                              SGX540
#define DSS_SS_FROM_L3__DSS_FAMILY          DSS_SS_FROM_L3__DSS_FAMILY
#define DSS_SS_FROM_L3__DISPC               DSS_SS_FROM_L3__DISPC
#define DSS_SS_FROM_L3__RFBI                DSS_SS_FROM_L3__RFBI
#define DSS_SS_FROM_L3__VENC                DSS_SS_FROM_L3__VENC
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1 DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1
#define DSS_SS_FROM_L3__DSI_PHY1            DSS_SS_FROM_L3__DSI_PHY1
#define DSS_SS_FROM_L3__PLLCTRL1            DSS_SS_FROM_L3__PLLCTRL1
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2 DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2
#define DSS_SS_FROM_L3__DSI_PHY2            DSS_SS_FROM_L3__DSI_PHY2
#define DSS_SS_FROM_L3__PLLCTRL2            DSS_SS_FROM_L3__PLLCTRL2
#define DSS_SS_FROM_L3__HDMI__HDMI_WP       DSS_SS_FROM_L3__HDMI__HDMI_WP
#define DSS_SS_FROM_L3__HDMI__PLLCTRL       DSS_SS_FROM_L3__HDMI__PLLCTRL
#define DSS_SS_FROM_L3__HDMI__HDMI_PHY      DSS_SS_FROM_L3__HDMI__HDMI_PHY
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC
#define DSS_SS_FROM_L3__DESHDCP             DSS_SS_FROM_L3__DESHDCP
#define ICONT1_DMEM                         ICONT1_DMEM
#define ICONT1_IMEM                         ICONT1_IMEM
#define ICONT2_DMEM                         ICONT2_DMEM
#define ICONT2_IMEM                         ICONT2_IMEM
#define ECD3_MEM                            ECD3_MEM
#define CALC3_MEM                           CALC3_MEM
#define MC3_MEM                             MC3_MEM
#define IPE3_MEM                            IPE3_MEM
#define ICECRUSHER1_CFG__IC968              ICECRUSHER1_CFG__IC968
#define ICECRUSHER2_CFG__IC968              ICECRUSHER2_CFG__IC968
#define CONF                                CONF
#define VDMA_CFG                            VDMA_CFG
#define ILF3_CFG                            ILF3_CFG
#define IME3_CFG                            IME3_CFG
#define CALC3_CFG__MMR                      CALC3_CFG__MMR
#define CALC3_CFG__BFSW                     CALC3_CFG__BFSW
#define CALC3_CFG__LSE                      CALC3_CFG__LSE
#define CALC3_CFG__IPGW                     CALC3_CFG__IPGW
#define IPE3_CFG__MMR                       IPE3_CFG__MMR
#define IPE3_CFG__BFSW                      IPE3_CFG__BFSW
#define IPE3_CFG__LSE                       IPE3_CFG__LSE
#define IPE3_CFG__IPGW                      IPE3_CFG__IPGW
#define MC3_CFG__MMR                        MC3_CFG__MMR
#define MC3_CFG__BFSW                       MC3_CFG__BFSW
#define MC3_CFG__LSE                        MC3_CFG__LSE
#define MC3_CFG__IPGW                       MC3_CFG__IPGW
#define ECD3_CFG__MMR                       ECD3_CFG__MMR
#define ECD3_CFG__BFSW                      ECD3_CFG__BFSW
#define ECD3_CFG__LSE                       ECD3_CFG__LSE
#define ECD3_CFG__IPGW                      ECD3_CFG__IPGW
#define SYSCTRL                             SYSCTRL
#define MAILBOX                             MAILBOX
#define ICONT1_SB__SYNCBOX                  ICONT1_SB__SYNCBOX
#define ICONT2_SB__SYNCBOX                  ICONT2_SB__SYNCBOX
#define ILF3_SB__SYNCBOX                    ILF3_SB__SYNCBOX
#define IME3_SB__SYNCBOX                    IME3_SB__SYNCBOX
#define CALC3_SB__SYNCBOX                   CALC3_SB__SYNCBOX
#define IPE3_SB__SYNCBOX                    IPE3_SB__SYNCBOX
#define MC3_SB__SYNCBOX                     MC3_SB__SYNCBOX
#define ECD3_SB__SYNCBOX                    ECD3_SB__SYNCBOX
#define ICONT1_MMR__CFG                     ICONT1_MMR__CFG
#define ICONT1_MMR__IRQ                     ICONT1_MMR__IRQ
#define ICONT1_MMR__DM                      ICONT1_MMR__DM
#define ICONT1_MMR__SBH                     ICONT1_MMR__SBH
#define ICONT2_MMR__CFG                     ICONT2_MMR__CFG
#define ICONT2_MMR__IRQ                     ICONT2_MMR__IRQ
#define ICONT2_MMR__DM                      ICONT2_MMR__DM
#define ICONT2_MMR__SBH                     ICONT2_MMR__SBH

    /* 
     * This section contains definition od simple macros for physical address
     * enabling minimum code size (no need to use any of the predefined arrays)
     */
#define CM3_NVIC_CPU1_U_BASE                (CRED_BASE_OFFSET + 0xE000E000ul)
#define ICECRUSCHER_CPU1_U_BASE             (CRED_BASE_OFFSET + 0xE0042000ul)
#define RW_TABLE_CPU1_U_BASE                (CRED_BASE_OFFSET + 0xE00FE000ul)
#define DEBUG_ROM_CPU1_U_BASE               (CRED_BASE_OFFSET + 0xE00FF000ul)
#define UNICACHE_CFG_U_BASE                 (CRED_BASE_OFFSET + 0x40000000ul)
#define UNICACHE_CTM_U_BASE                 (CRED_BASE_OFFSET + 0x40000400ul)
#define UNICACHE_MMU_U_BASE                 (CRED_BASE_OFFSET + 0x40000800ul)
#define WUGEN_LOCAL_PRCM_U_BASE             (CRED_BASE_OFFSET + 0x40001000ul)
#define L2_MMU_U_BASE                       (CRED_BASE_OFFSET + 0x40002000ul)
#define L3_NOC_ATTILA_CONFIG_REGISTERS_U_BASE (CRED_BASE_OFFSET + 0x44000000ul)
#define L4_PER_AP_U_BASE                    (CRED_BASE_OFFSET + 0x48000000ul)
#define IA_IP0_U_BASE                       (CRED_BASE_OFFSET + 0x48000800ul)
#define L4_PER_LA_U_BASE                    (CRED_BASE_OFFSET + 0x48001000ul)
#define UART3_U_BASE                        (CRED_BASE_OFFSET + 0x48020000ul)
#define TA_UART3_U_BASE                     (CRED_BASE_OFFSET + 0x48033000ul)
#define DMTIMER3_U_BASE                     (CRED_BASE_OFFSET + 0x48034000ul)
#define TA_GPT3_U_BASE                      (CRED_BASE_OFFSET + 0x48035000ul)
#define DMTIMER4_U_BASE                     (CRED_BASE_OFFSET + 0x48036000ul)
#define TA_GPT4_U_BASE                      (CRED_BASE_OFFSET + 0x48037000ul)
#define DMTIMER9_U_BASE                     (CRED_BASE_OFFSET + 0x4803E000ul)
#define TA_GPT9_U_BASE                      (CRED_BASE_OFFSET + 0x4803F000ul)
#define DSS_SS_FROM_L4_PER__DSS_FAMILY_U_BASE (CRED_BASE_OFFSET + 0x48040000ul)
#define DSS_SS_FROM_L4_PER__DISPC_U_BASE    (CRED_BASE_OFFSET + 0x48041000ul)
#define DSS_SS_FROM_L4_PER__RFBI_U_BASE     (CRED_BASE_OFFSET + 0x48042000ul)
#define DSS_SS_FROM_L4_PER__VENC_U_BASE     (CRED_BASE_OFFSET + 0x48043000ul)
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1_U_BASE (CRED_BASE_OFFSET + 0x48044000ul)
#define DSS_SS_FROM_L4_PER__DSI_PHY1_U_BASE (CRED_BASE_OFFSET + 0x48044200ul)
#define DSS_SS_FROM_L4_PER__PLLCTRL1_U_BASE (CRED_BASE_OFFSET + 0x48044300ul)
#define DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2_U_BASE (CRED_BASE_OFFSET + 0x48045000ul)
#define DSS_SS_FROM_L4_PER__DSI_PHY2_U_BASE (CRED_BASE_OFFSET + 0x48045200ul)
#define DSS_SS_FROM_L4_PER__PLLCTRL2_U_BASE (CRED_BASE_OFFSET + 0x48045300ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_WP_U_BASE (CRED_BASE_OFFSET + 0x48046000ul)
#define DSS_SS_FROM_L4_PER__HDMI__PLLCTRL_U_BASE (CRED_BASE_OFFSET + 0x48046200ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY_U_BASE (CRED_BASE_OFFSET + 0x48046300ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM_U_BASE (CRED_BASE_OFFSET + 0x48046400ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT_U_BASE (CRED_BASE_OFFSET + 0x48046800ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO_U_BASE (CRED_BASE_OFFSET + 0x48046900ul)
#define DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC_U_BASE (CRED_BASE_OFFSET + 0x48046D00ul)
#define DSS_SS_FROM_L4_PER__DESHDCP_U_BASE  (CRED_BASE_OFFSET + 0x48047000ul)
#define TA_DSS_U_BASE                       (CRED_BASE_OFFSET + 0x48050000ul)
#define GPIO2_U_BASE                        (CRED_BASE_OFFSET + 0x48055000ul)
#define TA_GPIO2_U_BASE                     (CRED_BASE_OFFSET + 0x48056000ul)
#define MSHSI2COCP3_U_BASE                  (CRED_BASE_OFFSET + 0x48060000ul)
#define TA_I2C3_U_BASE                      (CRED_BASE_OFFSET + 0x48061000ul)
#define MSHSI2COCP1_U_BASE                  (CRED_BASE_OFFSET + 0x48070000ul)
#define TA_I2C1_U_BASE                      (CRED_BASE_OFFSET + 0x48071000ul)
#define MSHSI2COCP2_U_BASE                  (CRED_BASE_OFFSET + 0x48072000ul)
#define TA_I2C2_U_BASE                      (CRED_BASE_OFFSET + 0x48073000ul)
#define DMTIMER11_U_BASE                    (CRED_BASE_OFFSET + 0x48088000ul)
#define TA_GPT11_U_BASE                     (CRED_BASE_OFFSET + 0x48089000ul)
#define MCSPI1_U_BASE                       (CRED_BASE_OFFSET + 0x48098000ul)
#define TA_MCSPI1_U_BASE                    (CRED_BASE_OFFSET + 0x48099000ul)
#define MCSPI2_U_BASE                       (CRED_BASE_OFFSET + 0x4809A000ul)
#define TA_MCSPI2_U_BASE                    (CRED_BASE_OFFSET + 0x4809B000ul)
#define ABESS_L4_LA_U_BASE                  (CRED_BASE_OFFSET + 0x49000000ul)
#define ABESS_L4_IA_IP0_U_BASE              (CRED_BASE_OFFSET + 0x49000400ul)
#define ABESS_L4_IA_IP1_U_BASE              (CRED_BASE_OFFSET + 0x49000800ul)
#define ABESS_L4_IA_IP2_U_BASE              (CRED_BASE_OFFSET + 0x49000C00ul)
#define ABESS_L4_IA_IP3_U_BASE              (CRED_BASE_OFFSET + 0x49001000ul)
#define ABESS_L4_AP_U_BASE                  (CRED_BASE_OFFSET + 0x49001800ul)
#define ABESS_L4_TA_GPTIMER5_U_BASE         (CRED_BASE_OFFSET + 0x49002000ul)
#define ABESS_L4_TA_GPTIMER6_U_BASE         (CRED_BASE_OFFSET + 0x49002400ul)
#define ABESS_L4_TA_GPTIMER7_U_BASE         (CRED_BASE_OFFSET + 0x49002800ul)
#define ABESS_L4_TA_GPTIMER8_U_BASE         (CRED_BASE_OFFSET + 0x49002C00ul)
#define ABESS_L4_TA_MCASP1_CFG_U_BASE       (CRED_BASE_OFFSET + 0x49003000ul)
#define ABESS_L4_TA_MCASP1_DMA_U_BASE       (CRED_BASE_OFFSET + 0x49003400ul)
#define ABESS_L4_TA_MCBSPLP1_U_BASE         (CRED_BASE_OFFSET + 0x49003800ul)
#define ABESS_L4_TA_MCBSPLP2_U_BASE         (CRED_BASE_OFFSET + 0x49003C00ul)
#define ABESS_L4_TA_MCBSPLP3_U_BASE         (CRED_BASE_OFFSET + 0x49004000ul)
#define ABESS_L4_TA_MCPDM_U_BASE            (CRED_BASE_OFFSET + 0x49004400ul)
#define ABESS_L4_TA_SLIMBUS1_U_BASE         (CRED_BASE_OFFSET + 0x49004800ul)
#define ABESS_L4_TA_WDT3_U_BASE             (CRED_BASE_OFFSET + 0x49004C00ul)
#define ABESS_L4_TA_DMIC_U_BASE             (CRED_BASE_OFFSET + 0x49005000ul)
#define ABESS_L4_TA_AESS_TARG_U_BASE        (CRED_BASE_OFFSET + 0x49005400ul)
#define MCBSPLP1_U_BASE                     (CRED_BASE_OFFSET + 0x49022000ul)
#define MCBSPLP2_U_BASE                     (CRED_BASE_OFFSET + 0x49024000ul)
#define MCBSPLP3_U_BASE                     (CRED_BASE_OFFSET + 0x49026000ul)
#define MCASP_CFG_U_BASE                    (CRED_BASE_OFFSET + 0x49028000ul)
#define MCASP_DMA_U_BASE                    (CRED_BASE_OFFSET + 0x4902A000ul)
#define SLIMBUS1_U_BASE                     (CRED_BASE_OFFSET + 0x4902C000ul)
#define DMIC_U_BASE                         (CRED_BASE_OFFSET + 0x4902E000ul)
#define WATCHDOGOCP2_U_BASE                 (CRED_BASE_OFFSET + 0x49030000ul)
#define MCPDM_U_BASE                        (CRED_BASE_OFFSET + 0x49032000ul)
#define DMTIMER5_U_BASE                     (CRED_BASE_OFFSET + 0x49038000ul)
#define DMTIMER6_U_BASE                     (CRED_BASE_OFFSET + 0x4903A000ul)
#define DMTIMER7_U_BASE                     (CRED_BASE_OFFSET + 0x4903C000ul)
#define DMTIMER8_U_BASE                     (CRED_BASE_OFFSET + 0x4903E000ul)
#define AESS_U_BASE                         (CRED_BASE_OFFSET + 0x490F1000ul)
#define MONICA_L4CFG_AP_U_BASE              (CRED_BASE_OFFSET + 0x4A000000ul)
#define MONICA_L4CFG_IA_IP0_U_BASE          (CRED_BASE_OFFSET + 0x4A000800ul)
#define MONICA_L4CFG_LA_U_BASE              (CRED_BASE_OFFSET + 0x4A001000ul)
#define ATTILA_CONTROL_CORE_U_BASE          (CRED_BASE_OFFSET + 0x4A002000ul)
#define MONICA_L4CFG_TA_ATTILA_CORE_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A003000ul)
#define OCP_SOCKET_CM1_U_BASE               (CRED_BASE_OFFSET + 0x4A004000ul)
#define CKGEN_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004100ul)
#define MPU_CM1_U_BASE                      (CRED_BASE_OFFSET + 0x4A004300ul)
#define TESLA_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004400ul)
#define ABE_CM1_U_BASE                      (CRED_BASE_OFFSET + 0x4A004500ul)
#define RESTORE_CM1_U_BASE                  (CRED_BASE_OFFSET + 0x4A004E00ul)
#define INSTR_CM1_U_BASE                    (CRED_BASE_OFFSET + 0x4A004F00ul)
#define MONICA_L4CFG_TA_CM1_U_BASE          (CRED_BASE_OFFSET + 0x4A005000ul)
#define OCP_SOCKET_CM2_U_BASE               (CRED_BASE_OFFSET + 0x4A008000ul)
#define CKGEN_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A008100ul)
#define ALWAYS_ON_CM2_U_BASE                (CRED_BASE_OFFSET + 0x4A008600ul)
#define CORE_CM2_U_BASE                     (CRED_BASE_OFFSET + 0x4A008700ul)
#define IVAHD_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A008F00ul)
#define CAM_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009000ul)
#define DSS_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009100ul)
#define GFX_CM2_U_BASE                      (CRED_BASE_OFFSET + 0x4A009200ul)
#define L3INIT_CM2_U_BASE                   (CRED_BASE_OFFSET + 0x4A009300ul)
#define L4PER_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A009400ul)
#define CEFUSE_CM2_U_BASE                   (CRED_BASE_OFFSET + 0x4A009600ul)
#define RESTORE_CM2_U_BASE                  (CRED_BASE_OFFSET + 0x4A009E00ul)
#define INSTR_CM2_U_BASE                    (CRED_BASE_OFFSET + 0x4A009F00ul)
#define MONICA_L4CFG_TA_CM2_U_BASE          (CRED_BASE_OFFSET + 0x4A00A000ul)
#define SYSTEM_DMA_U_BASE                   (CRED_BASE_OFFSET + 0x4A056000ul)
#define MONICA_L4CFG_TA_SDMA_U_BASE         (CRED_BASE_OFFSET + 0x4A057000ul)
#define TESLASS_MMU_U_BASE                  (CRED_BASE_OFFSET + 0x4A066000ul)
#define MONICA_L4CFG_TA_TESLA_U_BASE        (CRED_BASE_OFFSET + 0x4A067000ul)
#define UNIPRO_REG_U_BASE                   (CRED_BASE_OFFSET + 0x4A068000ul)
#define TX_PHY_U_BASE                       (CRED_BASE_OFFSET + 0x4A068130ul)
#define RX_PHY_U_BASE                       (CRED_BASE_OFFSET + 0x4A068170ul)
#define UNIPRO_RMM_U_BASE                   (CRED_BASE_OFFSET + 0x4A069000ul)
#define MONICA_L4CFG_TA_UNIPRO1_U_BASE      (CRED_BASE_OFFSET + 0x4A06C000ul)
#define SMARTREFLEX_IVA_U_BASE              (CRED_BASE_OFFSET + 0x4A0DB000ul)
#define MONICA_L4CFG_TA_SR_IVA_U_BASE       (CRED_BASE_OFFSET + 0x4A0DC000ul)
#define SMARTREFLEX_CORE_U_BASE             (CRED_BASE_OFFSET + 0x4A0DD000ul)
#define MONICA_L4CFG_TA_SR_CORE_U_BASE      (CRED_BASE_OFFSET + 0x4A0DE000ul)
#define XHPI2_U_BASE                        (CRED_BASE_OFFSET + 0x4A0F0000ul)
#define MONICA_L4CFG_TA_XHPI_U_BASE         (CRED_BASE_OFFSET + 0x4A0F1000ul)
#define CCP2TX_CORE_U_BASE                  (CRED_BASE_OFFSET + 0x4A0F2000ul)
#define MONICA_L4CFG_TA_CCP2TX_U_BASE       (CRED_BASE_OFFSET + 0x4A0F3000ul)
#define MLB_U_BASE                          (CRED_BASE_OFFSET + 0x4A0F4000ul)
#define MONICA_L4CFG_TA_MAILBOX_U_BASE      (CRED_BASE_OFFSET + 0x4A0F5000ul)
#define SPINLOCK_U_BASE                     (CRED_BASE_OFFSET + 0x4A0F6000ul)
#define MONICA_L4CFG_TA_SPINLOCK_U_BASE     (CRED_BASE_OFFSET + 0x4A0F7000ul)
#define MONICA_CONTROL_CORE_U_BASE          (CRED_BASE_OFFSET + 0x4A100000ul)
#define MONICA_L4CFG_TA_DEVICE_CORE_CTRL_U_BASE (CRED_BASE_OFFSET + 0x4A101000ul)
#define OCP_WP_CORE_U_BASE                  (CRED_BASE_OFFSET + 0x4A102000ul)
#define MONICA_L4CFG_TA_OCPWPSHARED_U_BASE  (CRED_BASE_OFFSET + 0x4A103000ul)
#define MONICA_L4CFG_TA_IEEE1500OCP_U_BASE  (CRED_BASE_OFFSET + 0x4A109000ul)
#define MONICA_L4WKUP_AP_U_BASE             (CRED_BASE_OFFSET + 0x4A300000ul)
#define MONICA_L4WKUP_IA_IP0_U_BASE         (CRED_BASE_OFFSET + 0x4A300800ul)
#define MONICA_L4WKUP_LA_U_BASE             (CRED_BASE_OFFSET + 0x4A301000ul)
#define OCP_SOCKET_PRM_U_BASE               (CRED_BASE_OFFSET + 0x4A306000ul)
#define CKGEN_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306100ul)
#define MPU_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A306300ul)
#define TESLA_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306400ul)
#define ABE_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A306500ul)
#define ALWAYS_ON_PRM_U_BASE                (CRED_BASE_OFFSET + 0x4A306600ul)
#define CORE_PRM_U_BASE                     (CRED_BASE_OFFSET + 0x4A306700ul)
#define IVAHD_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A306F00ul)
#define CAM_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307000ul)
#define DSS_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307100ul)
#define GFX_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307200ul)
#define L3INIT_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307300ul)
#define L4PER_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A307400ul)
#define CEFUSE_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307600ul)
#define WKUP_PRM_U_BASE                     (CRED_BASE_OFFSET + 0x4A307700ul)
#define WKUP_CM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307800ul)
#define EMU_PRM_U_BASE                      (CRED_BASE_OFFSET + 0x4A307900ul)
#define EMU_CM_U_BASE                       (CRED_BASE_OFFSET + 0x4A307A00ul)
#define DEVICE_PRM_U_BASE                   (CRED_BASE_OFFSET + 0x4A307B00ul)
#define INSTR_PRM_U_BASE                    (CRED_BASE_OFFSET + 0x4A307F00ul)
#define MONICA_L4WKUP_TA_PRM_U_BASE         (CRED_BASE_OFFSET + 0x4A308000ul)
#define SCRM_U_BASE                         (CRED_BASE_OFFSET + 0x4A30A000ul)
#define MONICA_L4WKUP_TA_SCRM_U_BASE        (CRED_BASE_OFFSET + 0x4A30B000ul)
#define GPIO1_U_BASE                        (CRED_BASE_OFFSET + 0x4A310000ul)
#define MONICA_L4WKUP_TA_GPIO1_U_BASE       (CRED_BASE_OFFSET + 0x4A311000ul)
#define WATCHDOGOCP2_2_U_BASE               (CRED_BASE_OFFSET + 0x4A314000ul)
#define MONICA_L4WKUP_TA_WDT2_U_BASE        (CRED_BASE_OFFSET + 0x4A315000ul)
#define MONICA_L4CFG_TA_L4WKUP_U_BASE       (CRED_BASE_OFFSET + 0x4A340000ul)
#define SHAEIP75T1_U_BASE                   (CRED_BASE_OFFSET + 0x4B000000ul)
#define AESOCP2_1_U_BASE                    (CRED_BASE_OFFSET + 0x4B400000ul)
#define AESOCP2_2_U_BASE                    (CRED_BASE_OFFSET + 0x4B600000ul)
#define EMIF4D1_U_BASE                      (CRED_BASE_OFFSET + 0x4C000000ul)
#define EMIF4D2_U_BASE                      (CRED_BASE_OFFSET + 0x4D000000ul)
#define DMM__DMM_U_BASE                     (CRED_BASE_OFFSET + 0x4E000000ul)
#define GPMC_U_BASE                         (CRED_BASE_OFFSET + 0x50000000ul)
#define CSETM_U_BASE                        (CRED_BASE_OFFSET + 0x54140000ul)
#define ICECR_CS_U_BASE                     (CRED_BASE_OFFSET + 0x54143000ul)
#define I_DRM_U_BASE                        (CRED_BASE_OFFSET + 0x54160000ul)
#define I_MIPI_STM_U_BASE                   (CRED_BASE_OFFSET + 0x54161000ul)
#define I_CSETB_U_BASE                      (CRED_BASE_OFFSET + 0x54162000ul)
#define I_CSTPIU_U_BASE                     (CRED_BASE_OFFSET + 0x54163000ul)
#define I_CSTF1_U_BASE                      (CRED_BASE_OFFSET + 0x54164000ul)
#define I_CSTF2_U_BASE                      (CRED_BASE_OFFSET + 0x54165000ul)
#define RT0_U_BASE                          (CRED_BASE_OFFSET + 0x54200000ul)
#define ISS_REGS_U_BASE                     (CRED_BASE_OFFSET + 0x55040000ul)
#define TCTRL_U_BASE                        (CRED_BASE_OFFSET + 0x55040400ul)
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1_U_BASE (CRED_BASE_OFFSET + 0x55041000ul)
#define CAMERARX_CORE1_U_BASE               (CRED_BASE_OFFSET + 0x55041170ul)
#define CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2_U_BASE (CRED_BASE_OFFSET + 0x550411C0ul)
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1_U_BASE (CRED_BASE_OFFSET + 0x55041400ul)
#define CAMERARX_CORE2_U_BASE               (CRED_BASE_OFFSET + 0x55041570ul)
#define CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2_U_BASE (CRED_BASE_OFFSET + 0x550415C0ul)
#define CBUFF_U_BASE                        (CRED_BASE_OFFSET + 0x55041800ul)
#define CCP2_RECEIVER_U_BASE                (CRED_BASE_OFFSET + 0x55041C00ul)
#define BTE_U_BASE                          (CRED_BASE_OFFSET + 0x55042000ul)
#define I_ISP5_SYS1_U_BASE                  (CRED_BASE_OFFSET + 0x55050000ul)
#define I_ISP5_SYS2_U_BASE                  (CRED_BASE_OFFSET + 0x550500A0ul)
#define I_RESIZER_U_BASE                    (CRED_BASE_OFFSET + 0x55050400ul)
#define I_IPIPE_U_BASE                      (CRED_BASE_OFFSET + 0x55050800ul)
#define I_ISIF_U_BASE                       (CRED_BASE_OFFSET + 0x55051000ul)
#define I_IPIPEIF_U_BASE                    (CRED_BASE_OFFSET + 0x55051200ul)
#define I_H3A_U_BASE                        (CRED_BASE_OFFSET + 0x55051400ul)
#define SIMCOP_REGS_U_BASE                  (CRED_BASE_OFFSET + 0x55060000ul)
#define LDC_U_BASE                          (CRED_BASE_OFFSET + 0x55060100ul)
#define IMX_A_U_BASE                        (CRED_BASE_OFFSET + 0x55060180ul)
#define IMX_B_U_BASE                        (CRED_BASE_OFFSET + 0x550601C0ul)
#define SIMCOP_DMA_U_BASE                   (CRED_BASE_OFFSET + 0x55060200ul)
#define VLCD_U_BASE                         (CRED_BASE_OFFSET + 0x55060600ul)
#define ROT_U_BASE                          (CRED_BASE_OFFSET + 0x55060700ul)
#define NSF2_U_BASE                         (CRED_BASE_OFFSET + 0x55060780ul)
#define DCT_U_BASE                          (CRED_BASE_OFFSET + 0x55060800ul)
#define SGX540_U_BASE                       (CRED_BASE_OFFSET + 0x56000000ul)
#define DSS_SS_FROM_L3__DSS_FAMILY_U_BASE   (CRED_BASE_OFFSET + 0x58000000ul)
#define DSS_SS_FROM_L3__DISPC_U_BASE        (CRED_BASE_OFFSET + 0x58001000ul)
#define DSS_SS_FROM_L3__RFBI_U_BASE         (CRED_BASE_OFFSET + 0x58002000ul)
#define DSS_SS_FROM_L3__VENC_U_BASE         (CRED_BASE_OFFSET + 0x58003000ul)
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1_U_BASE (CRED_BASE_OFFSET + 0x58004000ul)
#define DSS_SS_FROM_L3__DSI_PHY1_U_BASE     (CRED_BASE_OFFSET + 0x58004200ul)
#define DSS_SS_FROM_L3__PLLCTRL1_U_BASE     (CRED_BASE_OFFSET + 0x58004300ul)
#define DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2_U_BASE (CRED_BASE_OFFSET + 0x58005000ul)
#define DSS_SS_FROM_L3__DSI_PHY2_U_BASE     (CRED_BASE_OFFSET + 0x58005200ul)
#define DSS_SS_FROM_L3__PLLCTRL2_U_BASE     (CRED_BASE_OFFSET + 0x58005300ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_WP_U_BASE (CRED_BASE_OFFSET + 0x58006000ul)
#define DSS_SS_FROM_L3__HDMI__PLLCTRL_U_BASE (CRED_BASE_OFFSET + 0x58006200ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_PHY_U_BASE (CRED_BASE_OFFSET + 0x58006300ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM_U_BASE (CRED_BASE_OFFSET + 0x58006400ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT_U_BASE (CRED_BASE_OFFSET + 0x58006800ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO_U_BASE (CRED_BASE_OFFSET + 0x58006900ul)
#define DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC_U_BASE (CRED_BASE_OFFSET + 0x58006D00ul)
#define DSS_SS_FROM_L3__DESHDCP_U_BASE      (CRED_BASE_OFFSET + 0x58007000ul)
#define ICONT1_DMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A000000ul)
#define ICONT1_IMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A008000ul)
#define ICONT2_DMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A010000ul)
#define ICONT2_IMEM_U_BASE                  (CRED_BASE_OFFSET + 0x5A018000ul)
#define ECD3_MEM_U_BASE                     (CRED_BASE_OFFSET + 0x5A020000ul)
#define CALC3_MEM_U_BASE                    (CRED_BASE_OFFSET + 0x5A028000ul)
#define MC3_MEM_U_BASE                      (CRED_BASE_OFFSET + 0x5A030000ul)
#define IPE3_MEM_U_BASE                     (CRED_BASE_OFFSET + 0x5A038000ul)
#define ICECRUSHER1_CFG__IC968_U_BASE       (CRED_BASE_OFFSET + 0x5A040000ul)
#define ICECRUSHER2_CFG__IC968_U_BASE       (CRED_BASE_OFFSET + 0x5A040800ul)
#define CONF_U_BASE                         (CRED_BASE_OFFSET + 0x5A041000ul)
#define VDMA_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A050000ul)
#define ILF3_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A052000ul)
#define IME3_CFG_U_BASE                     (CRED_BASE_OFFSET + 0x5A054000ul)
#define CALC3_CFG__MMR_U_BASE               (CRED_BASE_OFFSET + 0x5A058000ul)
#define CALC3_CFG__BFSW_U_BASE              (CRED_BASE_OFFSET + 0x5A058200ul)
#define CALC3_CFG__LSE_U_BASE               (CRED_BASE_OFFSET + 0x5A058300ul)
#define CALC3_CFG__IPGW_U_BASE              (CRED_BASE_OFFSET + 0x5A058400ul)
#define IPE3_CFG__MMR_U_BASE                (CRED_BASE_OFFSET + 0x5A058800ul)
#define IPE3_CFG__BFSW_U_BASE               (CRED_BASE_OFFSET + 0x5A058A00ul)
#define IPE3_CFG__LSE_U_BASE                (CRED_BASE_OFFSET + 0x5A058B00ul)
#define IPE3_CFG__IPGW_U_BASE               (CRED_BASE_OFFSET + 0x5A058C00ul)
#define MC3_CFG__MMR_U_BASE                 (CRED_BASE_OFFSET + 0x5A059000ul)
#define MC3_CFG__BFSW_U_BASE                (CRED_BASE_OFFSET + 0x5A059200ul)
#define MC3_CFG__LSE_U_BASE                 (CRED_BASE_OFFSET + 0x5A059300ul)
#define MC3_CFG__IPGW_U_BASE                (CRED_BASE_OFFSET + 0x5A059400ul)
#define ECD3_CFG__MMR_U_BASE                (CRED_BASE_OFFSET + 0x5A059800ul)
#define ECD3_CFG__BFSW_U_BASE               (CRED_BASE_OFFSET + 0x5A059A00ul)
#define ECD3_CFG__LSE_U_BASE                (CRED_BASE_OFFSET + 0x5A059B00ul)
#define ECD3_CFG__IPGW_U_BASE               (CRED_BASE_OFFSET + 0x5A059C00ul)
#define SYSCTRL_U_BASE                      (CRED_BASE_OFFSET + 0x5A05A400ul)
#define MAILBOX_U_BASE                      (CRED_BASE_OFFSET + 0x5A05A800ul)
#define ICONT1_SB__SYNCBOX_U_BASE           (CRED_BASE_OFFSET + 0x5A060000ul)
#define ICONT2_SB__SYNCBOX_U_BASE           (CRED_BASE_OFFSET + 0x5A060800ul)
#define ILF3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A061000ul)
#define IME3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A061800ul)
#define CALC3_SB__SYNCBOX_U_BASE            (CRED_BASE_OFFSET + 0x5A062000ul)
#define IPE3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A062800ul)
#define MC3_SB__SYNCBOX_U_BASE              (CRED_BASE_OFFSET + 0x5A063000ul)
#define ECD3_SB__SYNCBOX_U_BASE             (CRED_BASE_OFFSET + 0x5A063800ul)
#define ICONT1_MMR__CFG_U_BASE              (CRED_BASE_OFFSET + 0x5A070000ul)
#define ICONT1_MMR__IRQ_U_BASE              (CRED_BASE_OFFSET + 0x5A070400ul)
#define ICONT1_MMR__DM_U_BASE               (CRED_BASE_OFFSET + 0x5A070800ul)
#define ICONT1_MMR__SBH_U_BASE              (CRED_BASE_OFFSET + 0x5A070C00ul)
#define ICONT2_MMR__CFG_U_BASE              (CRED_BASE_OFFSET + 0x5A071000ul)
#define ICONT2_MMR__IRQ_U_BASE              (CRED_BASE_OFFSET + 0x5A071400ul)
#define ICONT2_MMR__DM_U_BASE               (CRED_BASE_OFFSET + 0x5A071800ul)
#define ICONT2_MMR__SBH_U_BASE              (CRED_BASE_OFFSET + 0x5A071C00ul)

    /* =============================================================================
     * EXPORTED TYPES
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @TYPE         CRED_instances_t
 *
 * @BRIEF        Component instance information.
 *
 * @DESCRIPTION  Variable of this type stores pointer to component instance 
 *               virtual address, physical address and its name string.
 *
    *//*------------------------------------------------------------------------ */

    typedef struct t_CRED_instances_label {
        REG_UWORD32 *virtAddr;  /** Virtual address - programmable */
        const REG_UWORD32 physAddr;
                                /** Physical address - fixed */
        UWORD32 size;           /** Size in Bytes */
        const char *name;       /** Name string */
    } CRED_instances_t;

                                                                             /*-------------------------------------------------------------------------*//**
 * @TYPE         CRED_index_t
 *
 * @BRIEF        Index to component-instance arrays.
 *
 * @DESCRIPTION  This is enumeration of all the component instances which 
 *               allows indexing the component-instance arrays with instance
 *               name identifier.
 *
    *//*------------------------------------------------------------------------ */

    typedef enum CRED_index_label {
        CM3_NVIC_CPU1,                                     /* 0 : 0xE000E000
                                                            * : CM3_NVIC */
        ICECRUSCHER_CPU1,                                  /* 1 : 0xE0042000
                                                            * :
                                                            * ICECRUSCHER_DUCATI 
                                                            */
        RW_TABLE_CPU1,                                     /* 2 : 0xE00FE000
                                                            * : RW_TABLE */
        DEBUG_ROM_CPU1,                                    /* 3 : 0xE00FF000
                                                            * : DEBUG_ROM */
        UNICACHE_CFG,                                      /* 4 : 0x40000000
                                                            * : UNICACHE_CFG */
        UNICACHE_CTM,                                      /* 5 : 0x40000400
                                                            * : UNICACHE_CTM */
        UNICACHE_MMU,                                      /* 6 : 0x40000800
                                                            * : UNICACHE_MMU */
        WUGEN_LOCAL_PRCM,                                  /* 7 : 0x40001000
                                                            * :
                                                            * WUGEN_LOCAL_PRCM 
                                                            */
        L2_MMU,                                            /* 8 : 0x40002000
                                                            * : TESLASS_MMU */
        L3_NOC_ATTILA_CONFIG_REGISTERS,                    /* 9 : 0x44000000
                                                            * :
                                                            * L3_NOC_ATTILA_MONICA 
                                                            */
        L4_PER_AP,                                         /* 10 : 0x48000000 
                                                            * : L4_PER_AP */
        IA_IP0,                                            /* 11 : 0x48000800 
                                                            * : IA_IP0 */
        L4_PER_LA,                                         /* 12 : 0x48001000 
                                                            * : L4_PER_LA */
        UART3,                                             /* 13 : 0x48020000 
                                                            * : UART */
        TA_UART3,                                          /* 14 : 0x48033000 
                                                            * : TA_UART3 */
        DMTIMER3,                                          /* 15 : 0x48034000 
                                                            * : DMTIMER */
        TA_GPT3,                                           /* 16 : 0x48035000 
                                                            * : TA_GPT3 */
        DMTIMER4,                                          /* 17 : 0x48036000 
                                                            * : DMTIMER */
        TA_GPT4,                                           /* 18 : 0x48037000 
                                                            * : TA_GPT4 */
        DMTIMER9,                                          /* 19 : 0x4803E000 
                                                            * : DMTIMER */
        TA_GPT9,                                           /* 20 : 0x4803F000 
                                                            * : TA_GPT9 */
        DSS_SS_FROM_L4_PER__DSS_FAMILY,                    /* 21 : 0x48040000 
                                                            * : DSS_FAMILY */
        DSS_SS_FROM_L4_PER__DISPC,                         /* 22 : 0x48041000 
                                                            * : DISPC */
        DSS_SS_FROM_L4_PER__RFBI,                          /* 23 : 0x48042000 
                                                            * : RFBI */
        DSS_SS_FROM_L4_PER__VENC,                          /* 24 : 0x48043000 
                                                            * : VENC */
        DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE1,          /* 25 : 0x48044000 
                                                            * :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L4_PER__DSI_PHY1,                      /* 26 : 0x48044200 
                                                            * : DSI_PHY */
        DSS_SS_FROM_L4_PER__PLLCTRL1,                      /* 27 : 0x48044300 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__DSI_PROTOCOL_ENGINE2,          /* 28 : 0x48045000 
                                                            * :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L4_PER__DSI_PHY2,                      /* 29 : 0x48045200 
                                                            * : DSI_PHY */
        DSS_SS_FROM_L4_PER__PLLCTRL2,                      /* 30 : 0x48045300 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_WP,                 /* 31 : 0x48046000 
                                                            * : HDMI_WP */
        DSS_SS_FROM_L4_PER__HDMI__PLLCTRL,                 /* 32 : 0x48046200 
                                                            * : PLLCTRL */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_PHY,                /* 33 : 0x48046300 
                                                            * : HDMITXPHY */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM, /* 34 :
                                                                 * 0x48046400 
                                                                 * :
                                                                 * HDMI_IP_CORE_SYSTEM 
                                                                 */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT,  /* 35 :
                                                                 * 0x48046800 
                                                                 * :
                                                                 * HDMI_IP_CORE_GAMUT 
                                                                 */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO,    /* 36 
                                                                         * :
                                                                         * 0x48046900 
                                                                         * :
                                                                         * HDMI_IP_CORE_AUDIO_VIDEO 
                                                                         */
        DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_CEC,    /* 37 :
                                                                 * 0x48046D00 
                                                                 * :
                                                                 * HDMI_IP_CORE_CEC 
                                                                 */
        DSS_SS_FROM_L4_PER__DESHDCP,                       /* 38 : 0x48047000 
                                                            * : DESHDCP */
        TA_DSS,                                            /* 39 : 0x48050000 
                                                            * : TA_DSS */
        GPIO2,                                             /* 40 : 0x48055000 
                                                            * : GPIO_V2 */
        TA_GPIO2,                                          /* 41 : 0x48056000 
                                                            * : TA_GPIO2 */
        MSHSI2COCP3,                                       /* 42 : 0x48060000 
                                                            * : MSHSI2COCP */
        TA_I2C3,                                           /* 43 : 0x48061000 
                                                            * : TA_I2C3 */
        MSHSI2COCP1,                                       /* 44 : 0x48070000 
                                                            * : MSHSI2COCP */
        TA_I2C1,                                           /* 45 : 0x48071000 
                                                            * : TA_I2C1 */
        MSHSI2COCP2,                                       /* 46 : 0x48072000 
                                                            * : MSHSI2COCP */
        TA_I2C2,                                           /* 47 : 0x48073000 
                                                            * : TA_I2C2 */
        DMTIMER11,                                         /* 48 : 0x48088000 
                                                            * : DMTIMER */
        TA_GPT11,                                          /* 49 : 0x48089000 
                                                            * : TA_GPT11 */
        MCSPI1,                                            /* 50 : 0x48098000 
                                                            * : MCSPI */
        TA_MCSPI1,                                         /* 51 : 0x48099000 
                                                            * : TA_MCSPI1 */
        MCSPI2,                                            /* 52 : 0x4809A000 
                                                            * : MCSPI */
        TA_MCSPI2,                                         /* 53 : 0x4809B000 
                                                            * : TA_MCSPI2 */
        ABESS_L4_LA,                                       /* 54 : 0x49000000 
                                                            * : ABESS_L4_LA */
        ABESS_L4_IA_IP0,                                   /* 55 : 0x49000400 
                                                            * :
                                                            * ABESS_L4_IA_IP0 
                                                            */
        ABESS_L4_IA_IP1,                                   /* 56 : 0x49000800 
                                                            * :
                                                            * ABESS_L4_IA_IP1 
                                                            */
        ABESS_L4_IA_IP2,                                   /* 57 : 0x49000C00 
                                                            * :
                                                            * ABESS_L4_IA_IP2 
                                                            */
        ABESS_L4_IA_IP3,                                   /* 58 : 0x49001000 
                                                            * :
                                                            * ABESS_L4_IA_IP3 
                                                            */
        ABESS_L4_AP,                                       /* 59 : 0x49001800 
                                                            * : ABESS_L4_AP */
        ABESS_L4_TA_GPTIMER5,                              /* 60 : 0x49002000 
                                                            * :
                                                            * ABESS_L4_TA_GPTIMER5 
                                                            */
        ABESS_L4_TA_GPTIMER6,                              /* 61 : 0x49002400 
                                                            * :
                                                            * ABESS_L4_TA_GPTIMER6 
                                                            */
        ABESS_L4_TA_GPTIMER7,                              /* 62 : 0x49002800 
                                                            * :
                                                            * ABESS_L4_TA_GPTIMER7 
                                                            */
        ABESS_L4_TA_GPTIMER8,                              /* 63 : 0x49002C00 
                                                            * :
                                                            * ABESS_L4_TA_GPTIMER8 
                                                            */
        ABESS_L4_TA_MCASP1_CFG,                            /* 64 : 0x49003000 
                                                            * :
                                                            * ABESS_L4_TA_MCASP1_CFG 
                                                            */
        ABESS_L4_TA_MCASP1_DMA,                            /* 65 : 0x49003400 
                                                            * :
                                                            * ABESS_L4_TA_MCASP1_DMA 
                                                            */
        ABESS_L4_TA_MCBSPLP1,                              /* 66 : 0x49003800 
                                                            * :
                                                            * ABESS_L4_TA_MCBSPLP1 
                                                            */
        ABESS_L4_TA_MCBSPLP2,                              /* 67 : 0x49003C00 
                                                            * :
                                                            * ABESS_L4_TA_MCBSPLP2 
                                                            */
        ABESS_L4_TA_MCBSPLP3,                              /* 68 : 0x49004000 
                                                            * :
                                                            * ABESS_L4_TA_MCBSPLP3 
                                                            */
        ABESS_L4_TA_MCPDM,                                 /* 69 : 0x49004400 
                                                            * :
                                                            * ABESS_L4_TA_MCPDM 
                                                            */
        ABESS_L4_TA_SLIMBUS1,                              /* 70 : 0x49004800 
                                                            * :
                                                            * ABESS_L4_TA_SLIMBUS1 
                                                            */
        ABESS_L4_TA_WDT3,                                  /* 71 : 0x49004C00 
                                                            * :
                                                            * ABESS_L4_TA_WDT3 
                                                            */
        ABESS_L4_TA_DMIC,                                  /* 72 : 0x49005000 
                                                            * :
                                                            * ABESS_L4_TA_DMIC 
                                                            */
        ABESS_L4_TA_AESS_TARG,                             /* 73 : 0x49005400 
                                                            * :
                                                            * ABESS_L4_TA_AESS_TARG 
                                                            */
        MCBSPLP1,                                          /* 74 : 0x49022000 
                                                            * : MCBSPLP */
        MCBSPLP2,                                          /* 75 : 0x49024000 
                                                            * : MCBSPLP */
        MCBSPLP3,                                          /* 76 : 0x49026000 
                                                            * : MCBSPLP */
        MCASP_CFG,                                         /* 77 : 0x49028000 
                                                            * : MCASP */
        MCASP_DMA,                                         /* 78 : 0x4902A000 
                                                            * : MCASP */
        SLIMBUS1,                                          /* 79 : 0x4902C000 
                                                            * : SLIMBUS */
        DMIC,                                              /* 80 : 0x4902E000 
                                                            * : DMIC */
        WATCHDOGOCP2,                                      /* 81 : 0x49030000 
                                                            * : WATCHDOGOCP2 */
        MCPDM,                                             /* 82 : 0x49032000 
                                                            * : MCPDM */
        DMTIMER5,                                          /* 83 : 0x49038000 
                                                            * : DMTIMER */
        DMTIMER6,                                          /* 84 : 0x4903A000 
                                                            * : DMTIMER */
        DMTIMER7,                                          /* 85 : 0x4903C000 
                                                            * : DMTIMER */
        DMTIMER8,                                          /* 86 : 0x4903E000 
                                                            * : DMTIMER */
        AESS,                                              /* 87 : 0x490F1000 
                                                            * : AESS */
        MONICA_L4CFG_AP,                                   /* 88 : 0x4A000000 
                                                            * :
                                                            * MONICA_L4CFG_AP 
                                                            */
        MONICA_L4CFG_IA_IP0,                               /* 89 : 0x4A000800 
                                                            * :
                                                            * MONICA_L4CFG_IA_IP0 
                                                            */
        MONICA_L4CFG_LA,                                   /* 90 : 0x4A001000 
                                                            * :
                                                            * MONICA_L4CFG_LA 
                                                            */
        ATTILA_CONTROL_CORE,                               /* 91 : 0x4A002000 
                                                            * :
                                                            * ATTILA_CONTROL_CORE 
                                                            */
        MONICA_L4CFG_TA_ATTILA_CORE_CTRL,                  /* 92 : 0x4A003000 
                                                            * :
                                                            * MONICA_L4CFG_TA_ATTILA_CORE_CTRL 
                                                            */
        OCP_SOCKET_CM1,                                    /* 93 : 0x4A004000 
                                                            * :
                                                            * OCP_SOCKET_CM1 */
        CKGEN_CM1,                                         /* 94 : 0x4A004100 
                                                            * : CKGEN_CM1 */
        MPU_CM1,                                           /* 95 : 0x4A004300 
                                                            * : MPU_CM1 */
        TESLA_CM1,                                         /* 96 : 0x4A004400 
                                                            * : TESLA_CM1 */
        ABE_CM1,                                           /* 97 : 0x4A004500 
                                                            * : ABE_CM1 */
        RESTORE_CM1,                                       /* 98 : 0x4A004E00 
                                                            * : RESTORE_CM1 */
        INSTR_CM1,                                         /* 99 : 0x4A004F00 
                                                            * : CMI */
        MONICA_L4CFG_TA_CM1,                               /* 100 :
                                                            * 0x4A005000 :
                                                            * MONICA_L4CFG_TA_CM1 
                                                            */
        OCP_SOCKET_CM2,                                    /* 101 :
                                                            * 0x4A008000 :
                                                            * OCP_SOCKET_CM2 */
        CKGEN_CM2,                                         /* 102 :
                                                            * 0x4A008100 :
                                                            * CKGEN_CM2 */
        ALWAYS_ON_CM2,                                     /* 103 :
                                                            * 0x4A008600 :
                                                            * ALWAYS_ON_CM2 */
        CORE_CM2,                                          /* 104 :
                                                            * 0x4A008700 :
                                                            * CORE_CM2 */
        IVAHD_CM2,                                         /* 105 :
                                                            * 0x4A008F00 :
                                                            * IVAHD_CM2 */
        CAM_CM2,                                           /* 106 :
                                                            * 0x4A009000 :
                                                            * CAM_CM2 */
        DSS_CM2,                                           /* 107 :
                                                            * 0x4A009100 :
                                                            * DSS_CM2 */
        GFX_CM2,                                           /* 108 :
                                                            * 0x4A009200 :
                                                            * GFX_CM2 */
        L3INIT_CM2,                                        /* 109 :
                                                            * 0x4A009300 :
                                                            * L3INIT_CM2 */
        L4PER_CM2,                                         /* 110 :
                                                            * 0x4A009400 :
                                                            * L4PER_CM2 */
        CEFUSE_CM2,                                        /* 111 :
                                                            * 0x4A009600 :
                                                            * CEFUSE_CM2 */
        RESTORE_CM2,                                       /* 112 :
                                                            * 0x4A009E00 :
                                                            * RESTORE_CM2 */
        INSTR_CM2,                                         /* 113 :
                                                            * 0x4A009F00 :
                                                            * CMI */
        MONICA_L4CFG_TA_CM2,                               /* 114 :
                                                            * 0x4A00A000 :
                                                            * MONICA_L4CFG_TA_CM2 
                                                            */
        SYSTEM_DMA,                                        /* 115 :
                                                            * 0x4A056000 :
                                                            * SDMA */
        MONICA_L4CFG_TA_SDMA,                              /* 116 :
                                                            * 0x4A057000 :
                                                            * MONICA_L4CFG_TA_SDMA 
                                                            */
        TESLASS_MMU,                                       /* 117 :
                                                            * 0x4A066000 :
                                                            * TESLASS_MMU */
        MONICA_L4CFG_TA_TESLA,                             /* 118 :
                                                            * 0x4A067000 :
                                                            * MONICA_L4CFG_TA_TESLA 
                                                            */
        UNIPRO_REG,                                        /* 119 :
                                                            * 0x4A068000 :
                                                            * UNIPRO_REG */
        TX_PHY,                                            /* 120 :
                                                            * 0x4A068130 :
                                                            * DSI_PHY */
        RX_PHY,                                            /* 121 :
                                                            * 0x4A068170 :
                                                            * CAMERARX_CORE */
        UNIPRO_RMM,                                        /* 122 :
                                                            * 0x4A069000 :
                                                            * UNIPRO_RMM */
        MONICA_L4CFG_TA_UNIPRO1,                           /* 123 :
                                                            * 0x4A06C000 :
                                                            * MONICA_L4CFG_TA_UNIPRO1 
                                                            */
        SMARTREFLEX_IVA,                                   /* 124 :
                                                            * 0x4A0DB000 :
                                                            * SMARTREFLEX_C1 */
        MONICA_L4CFG_TA_SR_IVA,                            /* 125 :
                                                            * 0x4A0DC000 :
                                                            * MONICA_L4CFG_TA_SR_IVA 
                                                            */
        SMARTREFLEX_CORE,                                  /* 126 :
                                                            * 0x4A0DD000 :
                                                            * SMARTREFLEX_C1 */
        MONICA_L4CFG_TA_SR_CORE,                           /* 127 :
                                                            * 0x4A0DE000 :
                                                            * MONICA_L4CFG_TA_SR_CORE 
                                                            */
        XHPI2,                                             /* 128 :
                                                            * 0x4A0F0000 :
                                                            * XHPI2 */
        MONICA_L4CFG_TA_XHPI,                              /* 129 :
                                                            * 0x4A0F1000 :
                                                            * MONICA_L4CFG_TA_XHPI 
                                                            */
        CCP2TX_CORE,                                       /* 130 :
                                                            * 0x4A0F2000 :
                                                            * CCP2TX_CORE */
        MONICA_L4CFG_TA_CCP2TX,                            /* 131 :
                                                            * 0x4A0F3000 :
                                                            * MONICA_L4CFG_TA_CCP2TX 
                                                            */
        MLB,                                               /* 132 :
                                                            * 0x4A0F4000 :
                                                            * MLB */
        MONICA_L4CFG_TA_MAILBOX,                           /* 133 :
                                                            * 0x4A0F5000 :
                                                            * MONICA_L4CFG_TA_MAILBOX 
                                                            */
        SPINLOCK,                                          /* 134 :
                                                            * 0x4A0F6000 :
                                                            * SPINLOCK */
        MONICA_L4CFG_TA_SPINLOCK,                          /* 135 :
                                                            * 0x4A0F7000 :
                                                            * MONICA_L4CFG_TA_SPINLOCK 
                                                            */
        MONICA_CONTROL_CORE,                               /* 136 :
                                                            * 0x4A100000 :
                                                            * MONICA_CONTROL_CORE 
                                                            */
        MONICA_L4CFG_TA_DEVICE_CORE_CTRL,                  /* 137 :
                                                            * 0x4A101000 :
                                                            * MONICA_L4CFG_TA_DEVICE_CORE_CTRL 
                                                            */
        OCP_WP_CORE,                                       /* 138 :
                                                            * 0x4A102000 :
                                                            * OCP_WP_NOC_C1 */
        MONICA_L4CFG_TA_OCPWPSHARED,                       /* 139 :
                                                            * 0x4A103000 :
                                                            * MONICA_L4CFG_TA_OCPWPSHARED 
                                                            */
        MONICA_L4CFG_TA_IEEE1500OCP,                       /* 140 :
                                                            * 0x4A109000 :
                                                            * MONICA_L4CFG_TA_IEEE1500OCP 
                                                            */
        MONICA_L4WKUP_AP,                                  /* 141 :
                                                            * 0x4A300000 :
                                                            * MONICA_L4WKUP_AP 
                                                            */
        MONICA_L4WKUP_IA_IP0,                              /* 142 :
                                                            * 0x4A300800 :
                                                            * MONICA_L4WKUP_IA_IP0 
                                                            */
        MONICA_L4WKUP_LA,                                  /* 143 :
                                                            * 0x4A301000 :
                                                            * MONICA_L4WKUP_LA 
                                                            */
        OCP_SOCKET_PRM,                                    /* 144 :
                                                            * 0x4A306000 :
                                                            * OCP_SOCKET_PRM */
        CKGEN_PRM,                                         /* 145 :
                                                            * 0x4A306100 :
                                                            * CKGEN_PRM */
        MPU_PRM,                                           /* 146 :
                                                            * 0x4A306300 :
                                                            * MPU_PRM */
        TESLA_PRM,                                         /* 147 :
                                                            * 0x4A306400 :
                                                            * TESLA_PRM */
        ABE_PRM,                                           /* 148 :
                                                            * 0x4A306500 :
                                                            * ABE_PRM */
        ALWAYS_ON_PRM,                                     /* 149 :
                                                            * 0x4A306600 :
                                                            * ALWAYS_ON_PRM */
        CORE_PRM,                                          /* 150 :
                                                            * 0x4A306700 :
                                                            * CORE_PRM */
        IVAHD_PRM,                                         /* 151 :
                                                            * 0x4A306F00 :
                                                            * IVAHD_PRM */
        CAM_PRM,                                           /* 152 :
                                                            * 0x4A307000 :
                                                            * CAM_PRM */
        DSS_PRM,                                           /* 153 :
                                                            * 0x4A307100 :
                                                            * DSS_PRM */
        GFX_PRM,                                           /* 154 :
                                                            * 0x4A307200 :
                                                            * GFX_PRM */
        L3INIT_PRM,                                        /* 155 :
                                                            * 0x4A307300 :
                                                            * L3INIT_PRM */
        L4PER_PRM,                                         /* 156 :
                                                            * 0x4A307400 :
                                                            * L4PER_PRM */
        CEFUSE_PRM,                                        /* 157 :
                                                            * 0x4A307600 :
                                                            * CEFUSE_PRM */
        WKUP_PRM,                                          /* 158 :
                                                            * 0x4A307700 :
                                                            * WKUP_PRM */
        WKUP_CM,                                           /* 159 :
                                                            * 0x4A307800 :
                                                            * WKUP_CM */
        EMU_PRM,                                           /* 160 :
                                                            * 0x4A307900 :
                                                            * EMU_PRM */
        EMU_CM,                                            /* 161 :
                                                            * 0x4A307A00 :
                                                            * EMU_CM */
        DEVICE_PRM,                                        /* 162 :
                                                            * 0x4A307B00 :
                                                            * DEVICE_PRM */
        INSTR_PRM,                                         /* 163 :
                                                            * 0x4A307F00 :
                                                            * PMI */
        MONICA_L4WKUP_TA_PRM,                              /* 164 :
                                                            * 0x4A308000 :
                                                            * MONICA_L4WKUP_TA_PRM 
                                                            */
        SCRM,                                              /* 165 :
                                                            * 0x4A30A000 :
                                                            * SCRM */
        MONICA_L4WKUP_TA_SCRM,                             /* 166 :
                                                            * 0x4A30B000 :
                                                            * MONICA_L4WKUP_TA_SCRM 
                                                            */
        GPIO1,                                             /* 167 :
                                                            * 0x4A310000 :
                                                            * GPIO_V2 */
        MONICA_L4WKUP_TA_GPIO1,                            /* 168 :
                                                            * 0x4A311000 :
                                                            * MONICA_L4WKUP_TA_GPIO1 
                                                            */
        WATCHDOGOCP2_2,                                    /* 169 :
                                                            * 0x4A314000 :
                                                            * WATCHDOGOCP2 */
        MONICA_L4WKUP_TA_WDT2,                             /* 170 :
                                                            * 0x4A315000 :
                                                            * MONICA_L4WKUP_TA_WDT2 
                                                            */
        MONICA_L4CFG_TA_L4WKUP,                            /* 171 :
                                                            * 0x4A340000 :
                                                            * MONICA_L4CFG_TA_L4WKUP 
                                                            */
        SHAEIP75T1,                                        /* 172 :
                                                            * 0x4B000000 :
                                                            * SHAEIP75T */
        AESOCP2_1,                                         /* 173 :
                                                            * 0x4B400000 :
                                                            * AESEIP36T */
        AESOCP2_2,                                         /* 174 :
                                                            * 0x4B600000 :
                                                            * AESEIP36T */
        EMIF4D1,                                           /* 175 :
                                                            * 0x4C000000 :
                                                            * EMIF4D */
        EMIF4D2,                                           /* 176 :
                                                            * 0x4D000000 :
                                                            * EMIF4D */
        DMM__DMM,                                          /* 177 :
                                                            * 0x4E000000 :
                                                            * DMM_CORE */
        GPMC,                                              /* 178 :
                                                            * 0x50000000 :
                                                            * GPMC */
        CSETM,                                             /* 179 :
                                                            * 0x54140000 :
                                                            * CSETM */
        ICECR_CS,                                          /* 180 :
                                                            * 0x54143000 :
                                                            * ICECR_CS */
        I_DRM,                                             /* 181 :
                                                            * 0x54160000 :
                                                            * DRM */
        I_MIPI_STM,                                        /* 182 :
                                                            * 0x54161000 :
                                                            * MIPI_STM */
        I_CSETB,                                           /* 183 :
                                                            * 0x54162000 :
                                                            * CSETB */
        I_CSTPIU,                                          /* 184 :
                                                            * 0x54163000 :
                                                            * CSTPIU */
        I_CSTF1,                                           /* 185 :
                                                            * 0x54164000 :
                                                            * CSTF */
        I_CSTF2,                                           /* 186 :
                                                            * 0x54165000 :
                                                            * CSTF */
        RT0,                                               /* 187 :
                                                            * 0x54200000 :
                                                            * RT0 */
        ISS_REGS,                                          /* 188 :
                                                            * 0x55040000 :
                                                            * ISS_REGS */
        TCTRL,                                             /* 189 :
                                                            * 0x55040400 :
                                                            * TCTRL */
        CSI2_RECEIVER_A__CSI2_RECEIVER_REGS1,              /* 190 :
                                                            * 0x55041000 :
                                                            * CSI2_RECEIVER_REGS1 
                                                            */
        CAMERARX_CORE1,                                    /* 191 :
                                                            * 0x55041170 :
                                                            * CAMERARX_CORE */
        CSI2_RECEIVER_A__CSI2_RECEIVER_REGS2,              /* 192 :
                                                            * 0x550411C0 :
                                                            * CSI2_RECEIVER_REGS2 
                                                            */
        CSI2_RECEIVER_B__CSI2_RECEIVER_REGS1,              /* 193 :
                                                            * 0x55041400 :
                                                            * CSI2_RECEIVER_REGS1 
                                                            */
        CAMERARX_CORE2,                                    /* 194 :
                                                            * 0x55041570 :
                                                            * CAMERARX_CORE */
        CSI2_RECEIVER_B__CSI2_RECEIVER_REGS2,              /* 195 :
                                                            * 0x550415C0 :
                                                            * CSI2_RECEIVER_REGS2 
                                                            */
        CBUFF,                                             /* 196 :
                                                            * 0x55041800 :
                                                            * CBUFF */
        CCP2_RECEIVER,                                     /* 197 :
                                                            * 0x55041C00 :
                                                            * CCP2_RECEIVER */
        BTE,                                               /* 198 :
                                                            * 0x55042000 :
                                                            * BTE */
        I_ISP5_SYS1,                                       /* 199 :
                                                            * 0x55050000 :
                                                            * ISP5_SYS1 */
        I_ISP5_SYS2,                                       /* 200 :
                                                            * 0x550500A0 :
                                                            * ISP5_SYS2 */
        I_RESIZER,                                         /* 201 :
                                                            * 0x55050400 :
                                                            * RESIZER */
        I_IPIPE,                                           /* 202 :
                                                            * 0x55050800 :
                                                            * IPIPE */
        I_ISIF,                                            /* 203 :
                                                            * 0x55051000 :
                                                            * ISIF */
        I_IPIPEIF,                                         /* 204 :
                                                            * 0x55051200 :
                                                            * IPIPEIF */
        I_H3A,                                             /* 205 :
                                                            * 0x55051400 :
                                                            * H3A */
        SIMCOP_REGS,                                       /* 206 :
                                                            * 0x55060000 :
                                                            * SIMCOP_REGS */
        LDC,                                               /* 207 :
                                                            * 0x55060100 :
                                                            * LDC */
        IMX_A,                                             /* 208 :
                                                            * 0x55060180 :
                                                            * IMX4 */
        IMX_B,                                             /* 209 :
                                                            * 0x550601C0 :
                                                            * IMX4 */
        SIMCOP_DMA,                                        /* 210 :
                                                            * 0x55060200 :
                                                            * SIMCOP_DMA */
        VLCD,                                              /* 211 :
                                                            * 0x55060600 :
                                                            * VLCD */
        ROT,                                               /* 212 :
                                                            * 0x55060700 :
                                                            * ROT */
        NSF2,                                              /* 213 :
                                                            * 0x55060780 :
                                                            * NSF2 */
        DCT,                                               /* 214 :
                                                            * 0x55060800 :
                                                            * DCT */
        SGX540,                                            /* 215 :
                                                            * 0x56000000 :
                                                            * SGX540 */
        DSS_SS_FROM_L3__DSS_FAMILY,                        /* 216 :
                                                            * 0x58000000 :
                                                            * DSS_FAMILY */
        DSS_SS_FROM_L3__DISPC,                             /* 217 :
                                                            * 0x58001000 :
                                                            * DISPC */
        DSS_SS_FROM_L3__RFBI,                              /* 218 :
                                                            * 0x58002000 :
                                                            * RFBI */
        DSS_SS_FROM_L3__VENC,                              /* 219 :
                                                            * 0x58003000 :
                                                            * VENC */
        DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE1,              /* 220 :
                                                            * 0x58004000 :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L3__DSI_PHY1,                          /* 221 :
                                                            * 0x58004200 :
                                                            * DSI_PHY */
        DSS_SS_FROM_L3__PLLCTRL1,                          /* 222 :
                                                            * 0x58004300 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__DSI_PROTOCOL_ENGINE2,              /* 223 :
                                                            * 0x58005000 :
                                                            * DSI_PROTOCOL_ENGINE 
                                                            */
        DSS_SS_FROM_L3__DSI_PHY2,                          /* 224 :
                                                            * 0x58005200 :
                                                            * DSI_PHY */
        DSS_SS_FROM_L3__PLLCTRL2,                          /* 225 :
                                                            * 0x58005300 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__HDMI__HDMI_WP,                     /* 226 :
                                                            * 0x58006000 :
                                                            * HDMI_WP */
        DSS_SS_FROM_L3__HDMI__PLLCTRL,                     /* 227 :
                                                            * 0x58006200 :
                                                            * PLLCTRL */
        DSS_SS_FROM_L3__HDMI__HDMI_PHY,                    /* 228 :
                                                            * 0x58006300 :
                                                            * HDMITXPHY */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM, /* 229 :
                                                             * 0x58006400 :
                                                             * HDMI_IP_CORE_SYSTEM 
                                                             */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_GAMUT, /* 230 :
                                                            * 0x58006800 :
                                                            * HDMI_IP_CORE_GAMUT 
                                                            */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_AUDIO_VIDEO,    /* 231 :
                                                                     * 0x58006900 
                                                                     * :
                                                                     * HDMI_IP_CORE_AUDIO_VIDEO 
                                                                     */
        DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_CEC,   /* 232 :
                                                            * 0x58006D00 :
                                                            * HDMI_IP_CORE_CEC 
                                                            */
        DSS_SS_FROM_L3__DESHDCP,                           /* 233 :
                                                            * 0x58007000 :
                                                            * DESHDCP */
        ICONT1_DMEM,                                       /* 234 :
                                                            * 0x5A000000 :
                                                            * ICONT_DMEM */
        ICONT1_IMEM,                                       /* 235 :
                                                            * 0x5A008000 :
                                                            * ICONT_IMEM */
        ICONT2_DMEM,                                       /* 236 :
                                                            * 0x5A010000 :
                                                            * ICONT_DMEM */
        ICONT2_IMEM,                                       /* 237 :
                                                            * 0x5A018000 :
                                                            * ICONT_IMEM */
        ECD3_MEM,                                          /* 238 :
                                                            * 0x5A020000 :
                                                            * ECD3_MEM */
        CALC3_MEM,                                         /* 239 :
                                                            * 0x5A028000 :
                                                            * CALC3_MEM */
        MC3_MEM,                                           /* 240 :
                                                            * 0x5A030000 :
                                                            * MC3_MEM */
        IPE3_MEM,                                          /* 241 :
                                                            * 0x5A038000 :
                                                            * IPE3_MEM */
        ICECRUSHER1_CFG__IC968,                            /* 242 :
                                                            * 0x5A040000 :
                                                            * ICECR968OCP */
        ICECRUSHER2_CFG__IC968,                            /* 243 :
                                                            * 0x5A040800 :
                                                            * ICECR968OCP */
        CONF,                                              /* 244 :
                                                            * 0x5A041000 :
                                                            * SMSET_CONF */
        VDMA_CFG,                                          /* 245 :
                                                            * 0x5A050000 :
                                                            * VDMA */
        ILF3_CFG,                                          /* 246 :
                                                            * 0x5A052000 :
                                                            * ILF3 */
        IME3_CFG,                                          /* 247 :
                                                            * 0x5A054000 :
                                                            * IME3 */
        CALC3_CFG__MMR,                                    /* 248 :
                                                            * 0x5A058000 :
                                                            * CALC3_MMR */
        CALC3_CFG__BFSW,                                   /* 249 :
                                                            * 0x5A058200 :
                                                            * CALC3_BFSW */
        CALC3_CFG__LSE,                                    /* 250 :
                                                            * 0x5A058300 :
                                                            * LSE */
        CALC3_CFG__IPGW,                                   /* 251 :
                                                            * 0x5A058400 :
                                                            * CALC3_IPGW */
        IPE3_CFG__MMR,                                     /* 252 :
                                                            * 0x5A058800 :
                                                            * IPE3_MMR */
        IPE3_CFG__BFSW,                                    /* 253 :
                                                            * 0x5A058A00 :
                                                            * IPE3_BFSW */
        IPE3_CFG__LSE,                                     /* 254 :
                                                            * 0x5A058B00 :
                                                            * LSE */
        IPE3_CFG__IPGW,                                    /* 255 :
                                                            * 0x5A058C00 :
                                                            * IPE3_IPGW */
        MC3_CFG__MMR,                                      /* 256 :
                                                            * 0x5A059000 :
                                                            * MC3_MMR */
        MC3_CFG__BFSW,                                     /* 257 :
                                                            * 0x5A059200 :
                                                            * MC3_BFSW */
        MC3_CFG__LSE,                                      /* 258 :
                                                            * 0x5A059300 :
                                                            * LSE */
        MC3_CFG__IPGW,                                     /* 259 :
                                                            * 0x5A059400 :
                                                            * MC3_IPGW */
        ECD3_CFG__MMR,                                     /* 260 :
                                                            * 0x5A059800 :
                                                            * ECD3_MMR */
        ECD3_CFG__BFSW,                                    /* 261 :
                                                            * 0x5A059A00 :
                                                            * ECD3_BFSW */
        ECD3_CFG__LSE,                                     /* 262 :
                                                            * 0x5A059B00 :
                                                            * LSE */
        ECD3_CFG__IPGW,                                    /* 263 :
                                                            * 0x5A059C00 :
                                                            * ECD3_IPGW */
        SYSCTRL,                                           /* 264 :
                                                            * 0x5A05A400 :
                                                            * IVAHD_SYSCTRL */
        MAILBOX,                                           /* 265 :
                                                            * 0x5A05A800 :
                                                            * MLB */
        ICONT1_SB__SYNCBOX,                                /* 266 :
                                                            * 0x5A060000 :
                                                            * SYNCBOXGEN */
        ICONT2_SB__SYNCBOX,                                /* 267 :
                                                            * 0x5A060800 :
                                                            * SYNCBOXGEN */
        ILF3_SB__SYNCBOX,                                  /* 268 :
                                                            * 0x5A061000 :
                                                            * SYNCBOXGEN */
        IME3_SB__SYNCBOX,                                  /* 269 :
                                                            * 0x5A061800 :
                                                            * SYNCBOXGEN */
        CALC3_SB__SYNCBOX,                                 /* 270 :
                                                            * 0x5A062000 :
                                                            * SYNCBOXGEN */
        IPE3_SB__SYNCBOX,                                  /* 271 :
                                                            * 0x5A062800 :
                                                            * SYNCBOXGEN */
        MC3_SB__SYNCBOX,                                   /* 272 :
                                                            * 0x5A063000 :
                                                            * SYNCBOXGEN */
        ECD3_SB__SYNCBOX,                                  /* 273 :
                                                            * 0x5A063800 :
                                                            * SYNCBOXGEN */
        ICONT1_MMR__CFG,                                   /* 274 :
                                                            * 0x5A070000 :
                                                            * ICONT_CFGREG */
        ICONT1_MMR__IRQ,                                   /* 275 :
                                                            * 0x5A070400 :
                                                            * ICONT_IRQREG */
        ICONT1_MMR__DM,                                    /* 276 :
                                                            * 0x5A070800 :
                                                            * ICONT_DMREG */
        ICONT1_MMR__SBH,                                   /* 277 :
                                                            * 0x5A070C00 :
                                                            * ICONT_SBHREG */
        ICONT2_MMR__CFG,                                   /* 278 :
                                                            * 0x5A071000 :
                                                            * ICONT_CFGREG */
        ICONT2_MMR__IRQ,                                   /* 279 :
                                                            * 0x5A071400 :
                                                            * ICONT_IRQREG */
        ICONT2_MMR__DM,                                    /* 280 :
                                                            * 0x5A071800 :
                                                            * ICONT_DMREG */
        ICONT2_MMR__SBH                                    /* 281 :
                                                            * 0x5A071C00 :
                                                            * ICONT_SBHREG */
    } CRED_index_t;

    /* =============================================================================
     * EXPORTED VARIABLES
     * ============================================================================= */

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instVirtAddr
 *
 * @BRIEF        Component-instance virtual address array.
 *
 * @DESCRIPTION  Array of virual addresses of all component instances.
 *               The array is initialized with physical addresses, it is
 *               supposed to be changed according to MMU programming.
 *
    *//*------------------------------------------------------------------------ */
    extern REG_UWORD32 CRED_instVirtAddr[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instPhysAddr
 *
 * @BRIEF        Component-instance physical address array.
 *
 * @DESCRIPTION  Array of physical addresses of all component instances.
 *               The array is having const members therefore it cannot be
 *               changed by the SW.
 *
    *//*------------------------------------------------------------------------ */
    extern const REG_UWORD32 CRED_instPhysAddr[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instName
 *
 * @BRIEF        Component-instance name array.
 *
 * @DESCRIPTION  Array of all component instance names.
 *               The array can be used for debug purpose.
 *
    *//*------------------------------------------------------------------------ */
    extern const char *CRED_instName[CRED_NUM_INSTANCES];

                                                                             /*-------------------------------------------------------------------------*//**
 * @VARIABLE     CRED_instances
 *
 * @BRIEF        Component-instances array.
 *
 * @DESCRIPTION  Array of structures of all component instance information - 
 *               virtual & physical addresses, size and name.
 *               The virtual address is a pointer initialized as corresponding
 *               member in CRED_instVirtAddr array. This mechanism makes sure
 *               the addresses are synchronized between the two arrays and stored
 *               in one place only.
 *
    *//*------------------------------------------------------------------------ */
    extern const CRED_instances_t CRED_instances[CRED_NUM_INSTANCES];

#ifdef __cplusplus
}
#endif
#endif                                                     /* __BASEADDRESS_H 
                                                            */
