\hypertarget{pwm__17xx__40xx_8c}{}\section{pwm\+\_\+17xx\+\_\+40xx.\+c File Reference}
\label{pwm__17xx__40xx_8c}\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
Include dependency graph for pwm\+\_\+17xx\+\_\+40xx.\+c\+:
% FIG 0
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{pwm__17xx__40xx_8c_a4c08163649b23a14a5d8b2a1371e8d0e}{Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Shutdown a pwm. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__CLOCK__17XX__40XX_ga82e75cbe777e79f448fec3987ddd978e}{C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} \hyperlink{pwm__17xx__40xx_8c_ab6e5c033464933749685323a86cf6056}{Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR)
\item 
void \hyperlink{pwm__17xx__40xx_8c_afeb1b9bf3313d9fec98419c013b81a9e}{Chip\+\_\+\+P\+W\+M\+\_\+\+Init} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Initialize a pwm. \end{DoxyCompactList}\item 
void \hyperlink{pwm__17xx__40xx_8c_adf29be3cc545e52fb74a951b918b0db9}{Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR, uint8\+\_\+t pwm\+Channel, \hyperlink{pwm__17xx__40xx_8h_a4c2a48f8b3c3a2b25b5f655cf4527011}{P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+MD} pwm\+Cmd)
\item 
void \hyperlink{pwm__17xx__40xx_8c_ab5aeea30bde4f72cfac262c964f461c7}{Chip\+\_\+\+P\+W\+M\+\_\+\+Reset} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Resets the timer terminal and prescale counts to 0. \end{DoxyCompactList}\item 
void \hyperlink{pwm__17xx__40xx_8c_abd889ab810ec26f7251684fd0fa7ef4c}{Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode} (\hyperlink{structLPC__PWM__T}{L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$p\+T\+MR, uint8\+\_\+t pwm\+Channel, \hyperlink{pwm__17xx__40xx_8h_ae4f0b6394f86368fe360db42014c9579}{P\+W\+M\+\_\+\+E\+D\+G\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+M\+O\+DE} pwm\+Edge\+Mode, \hyperlink{pwm__17xx__40xx_8h_a4c2a48f8b3c3a2b25b5f655cf4527011}{P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+MD} pwm\+Cmd)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init@{Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init@{Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_PWM_DeInit(LPC_PWM_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+W\+M\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_a4c08163649b23a14a5d8b2a1371e8d0e}{}\label{pwm__17xx__40xx_8c_a4c08163649b23a14a5d8b2a1371e8d0e}


Shutdown a pwm. 


\begin{DoxyParams}{Parameters}
{\em p\+T\+MR} & \+: Pointer to pwm IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 51 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 1


\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index}}
\index{Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index@{Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_Pwm_GetClockIndex(LPC_PWM_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf C\+H\+I\+P\+\_\+\+S\+Y\+S\+C\+T\+L\+\_\+\+C\+L\+O\+C\+K\+\_\+T} Chip\+\_\+\+Pwm\+\_\+\+Get\+Clock\+Index (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_ab6e5c033464933749685323a86cf6056}{}\label{pwm__17xx__40xx_8c_ab6e5c033464933749685323a86cf6056}


Definition at line 23 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 2


\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+P\+W\+M\+\_\+\+Init@{Chip\+\_\+\+P\+W\+M\+\_\+\+Init}}
\index{Chip\+\_\+\+P\+W\+M\+\_\+\+Init@{Chip\+\_\+\+P\+W\+M\+\_\+\+Init}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+W\+M\+\_\+\+Init(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_PWM_Init(LPC_PWM_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+W\+M\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_afeb1b9bf3313d9fec98419c013b81a9e}{}\label{pwm__17xx__40xx_8c_afeb1b9bf3313d9fec98419c013b81a9e}


Initialize a pwm. 


\begin{DoxyParams}{Parameters}
{\em p\+T\+MR} & \+: Pointer to pwm IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 45 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 3


\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable@{Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable}}
\index{Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable@{Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R, uint8\+\_\+t pwm\+Channel, P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+M\+D pwm\+Cmd)}{Chip_PWM_LatchEnable(LPC_PWM_T *pTMR, uint8_t pwmChannel, PWM_OUT_CMD pwmCmd)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+W\+M\+\_\+\+Latch\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{uint8\+\_\+t}]{pwm\+Channel, }
\item[{{\bf P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+MD}}]{pwm\+Cmd}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_adf29be3cc545e52fb74a951b918b0db9}{}\label{pwm__17xx__40xx_8c_adf29be3cc545e52fb74a951b918b0db9}


Definition at line 100 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 4


\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+P\+W\+M\+\_\+\+Reset@{Chip\+\_\+\+P\+W\+M\+\_\+\+Reset}}
\index{Chip\+\_\+\+P\+W\+M\+\_\+\+Reset@{Chip\+\_\+\+P\+W\+M\+\_\+\+Reset}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+W\+M\+\_\+\+Reset(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_PWM_Reset(LPC_PWM_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+W\+M\+\_\+\+Reset (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_ab5aeea30bde4f72cfac262c964f461c7}{}\label{pwm__17xx__40xx_8c_ab5aeea30bde4f72cfac262c964f461c7}


Resets the timer terminal and prescale counts to 0. 


\begin{DoxyParams}{Parameters}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 57 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 5


\index{pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}!Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode@{Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode}}
\index{Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode@{Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode}!pwm\+\_\+17xx\+\_\+40xx.\+c@{pwm\+\_\+17xx\+\_\+40xx.\+c}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode(\+L\+P\+C\+\_\+\+P\+W\+M\+\_\+\+T $\ast$p\+T\+M\+R, uint8\+\_\+t pwm\+Channel, P\+W\+M\+\_\+\+E\+D\+G\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+M\+O\+D\+E pwm\+Edge\+Mode, P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+M\+D pwm\+Cmd)}{Chip_PWM_SetControlMode(LPC_PWM_T *pTMR, uint8_t pwmChannel, PWM_EDGE_CONTROL_MODE pwmEdgeMode, PWM_OUT_CMD pwmCmd)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+P\+W\+M\+\_\+\+Set\+Control\+Mode (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+P\+W\+M\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{uint8\+\_\+t}]{pwm\+Channel, }
\item[{{\bf P\+W\+M\+\_\+\+E\+D\+G\+E\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+M\+O\+DE}}]{pwm\+Edge\+Mode, }
\item[{{\bf P\+W\+M\+\_\+\+O\+U\+T\+\_\+\+C\+MD}}]{pwm\+Cmd}
\end{DoxyParamCaption}
)}\hypertarget{pwm__17xx__40xx_8c_abd889ab810ec26f7251684fd0fa7ef4c}{}\label{pwm__17xx__40xx_8c_abd889ab810ec26f7251684fd0fa7ef4c}


Definition at line 76 of file pwm\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 6


