// Seed: 2856382073
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign module_2.id_10 = 0;
  assign id_2 = 1;
  if (1) begin : LABEL_0
    wire id_7;
    wand id_8 = id_4 == id_4;
  end
  wire id_9;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wor id_16,
    input supply1 id_17,
    output wire id_18,
    input uwire id_19
);
  wor id_21, id_22, id_23;
  assign id_23 = 1;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_21
  );
  wire id_24;
endmodule
