# riscv_intro
This repo gives a quick introduction to riscv design and verification modules. This is not a pipelined CPU, so the CPU doesn't execute instructions per cycle.