--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml switch_atriber.twx switch_atriber.ncd -o
switch_atriber.twr switch_atriber.pcf

Design file:              switch_atriber.ncd
Physical constraint file: switch_atriber.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
request_E<0>|    1.076(R)|      FAST  |    1.692(R)|      SLOW  |clk_BUFGP         |   0.000|
request_E<1>|    1.200(R)|      FAST  |    1.637(R)|      SLOW  |clk_BUFGP         |   0.000|
request_E<2>|    1.070(R)|      FAST  |    1.690(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<0>|    1.209(R)|      FAST  |    1.528(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<1>|    1.455(R)|      SLOW  |    1.415(R)|      SLOW  |clk_BUFGP         |   0.000|
request_L<2>|    1.351(R)|      SLOW  |    1.345(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<0>|    0.972(R)|      FAST  |    1.842(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<1>|    1.153(R)|      FAST  |    1.732(R)|      SLOW  |clk_BUFGP         |   0.000|
request_N<2>|    1.115(R)|      FAST  |    1.652(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<0>|    1.390(R)|      SLOW  |    1.333(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<1>|    1.298(R)|      FAST  |    1.547(R)|      SLOW  |clk_BUFGP         |   0.000|
request_S<2>|    1.247(R)|      FAST  |    1.475(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<0>|    1.980(R)|      SLOW  |    1.796(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<1>|    2.022(R)|      SLOW  |    1.687(R)|      SLOW  |clk_BUFGP         |   0.000|
request_W<2>|    1.201(R)|      FAST  |    1.601(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    0.167(R)|      FAST  |    1.780(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
grant_E     |         7.937(R)|      SLOW  |         3.362(R)|      FAST  |clk_BUFGP         |   0.000|
grant_L     |         8.145(R)|      SLOW  |         3.478(R)|      FAST  |clk_BUFGP         |   0.000|
grant_N     |         8.364(R)|      SLOW  |         3.621(R)|      FAST  |clk_BUFGP         |   0.000|
grant_S     |         8.005(R)|      SLOW  |         3.396(R)|      FAST  |clk_BUFGP         |   0.000|
grant_W     |         7.911(R)|      SLOW  |         3.340(R)|      FAST  |clk_BUFGP         |   0.000|
select_E<0> |         7.710(R)|      SLOW  |         3.231(R)|      FAST  |clk_BUFGP         |   0.000|
select_E<1> |         7.893(R)|      SLOW  |         3.360(R)|      FAST  |clk_BUFGP         |   0.000|
select_E<2> |         7.857(R)|      SLOW  |         3.320(R)|      FAST  |clk_BUFGP         |   0.000|
select_L<0> |         8.169(R)|      SLOW  |         3.514(R)|      FAST  |clk_BUFGP         |   0.000|
select_L<1> |         8.246(R)|      SLOW  |         3.553(R)|      FAST  |clk_BUFGP         |   0.000|
select_L<2> |         8.012(R)|      SLOW  |         3.382(R)|      FAST  |clk_BUFGP         |   0.000|
select_N<0> |         7.910(R)|      SLOW  |         3.351(R)|      FAST  |clk_BUFGP         |   0.000|
select_N<1> |         7.857(R)|      SLOW  |         3.314(R)|      FAST  |clk_BUFGP         |   0.000|
select_N<2> |         7.811(R)|      SLOW  |         3.291(R)|      FAST  |clk_BUFGP         |   0.000|
select_S<0> |         7.667(R)|      SLOW  |         3.211(R)|      FAST  |clk_BUFGP         |   0.000|
select_S<1> |         7.870(R)|      SLOW  |         3.333(R)|      FAST  |clk_BUFGP         |   0.000|
select_S<2> |         7.822(R)|      SLOW  |         3.288(R)|      FAST  |clk_BUFGP         |   0.000|
select_W<0> |         7.988(R)|      SLOW  |         3.377(R)|      FAST  |clk_BUFGP         |   0.000|
select_W<1> |         7.992(R)|      SLOW  |         3.387(R)|      FAST  |clk_BUFGP         |   0.000|
select_W<2> |         8.064(R)|      SLOW  |         3.412(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.246|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 04 18:12:01 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



