#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Nov 27 18:09:32 2017
# Process ID: 24829
# Current directory: /home/studio
# Command line: vivado
# Log file: /home/studio/vivado.log
# Journal file: /home/studio/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/studio/Tiled_cnn_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dati/dante/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 6114.332 ; gain = 118.227 ; free physical = 746 ; free virtual = 7488
update_compile_order -fileset sources_1
launch_sdk -workspace /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.sdk -hwspec /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.sdk -hwspec /home/studio/VIVADO_2017/tiled_convolution/tiled_convolution.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project /home/studio/Progetto_vivado_e_sdk.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-24829-dante-X55C' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/studio/Tiled_cnn_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dati/dante/Xilinx/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_6'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
