
---------- Begin Simulation Statistics ----------
final_tick                               590201198000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79959                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702752                       # Number of bytes of host memory used
host_op_rate                                    80225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7660.79                       # Real time elapsed on the host
host_tick_rate                               77041825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612546011                       # Number of instructions simulated
sim_ops                                     614583596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590201                       # Number of seconds simulated
sim_ticks                                590201198000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.907411                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77788546                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89507379                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7234557                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121482573                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10587280                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10772529                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          185249                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155602809                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064891                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018198                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5041246                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205666                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15439915                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058472                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35056033                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580282810                       # Number of instructions committed
system.cpu0.commit.committedOps             581302293                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1085221213                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.535653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.285210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    801023108     73.81%     73.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    166948272     15.38%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44842711      4.13%     93.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40375818      3.72%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9486786      0.87%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2842334      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1972872      0.18%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2289397      0.21%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15439915      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1085221213                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887414                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281335                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953149                       # Number of loads committed
system.cpu0.commit.membars                    2037580                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037586      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322226963     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971339     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912760     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581302293                       # Class of committed instruction
system.cpu0.commit.refs                     251884127                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580282810                       # Number of Instructions Simulated
system.cpu0.committedOps                    581302293                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.013456                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.013456                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            192268603                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2205370                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77256575                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629660028                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               463152854                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                428628102                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5049115                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7300168                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3271287                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155602809                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111736712                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    633124143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1629584                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     641608828                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          318                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14484948                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133179                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         452002862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88375826                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549147                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1092369961                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               643103090     58.87%     58.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333041347     30.49%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59940119      5.49%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43872819      4.02%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8120700      0.74%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2192574      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55401      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040759      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3152      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1092369961                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       76003697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5110571                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147105767                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.518717                       # Inst execution rate
system.cpu0.iew.exec_refs                   265686504                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74728869                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153516405                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193004532                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021102                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2857094                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75532152                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616339075                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190957635                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5044647                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            606054873                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                949258                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4475822                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5049115                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6606924                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8630295                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29796                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8097                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2396849                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13051383                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3601174                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8097                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       862170                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4248401                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                255483568                       # num instructions consuming a value
system.cpu0.iew.wb_count                    600959132                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.878584                       # average fanout of values written-back
system.cpu0.iew.wb_producers                224463713                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514355                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     601019267                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               740056453                       # number of integer regfile reads
system.cpu0.int_regfile_writes              383718505                       # number of integer regfile writes
system.cpu0.ipc                              0.496659                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.496659                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038488      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            335930795     54.97%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140600      0.68%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018094      0.17%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194063673     31.76%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73907820     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             611099521                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1440286                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002357                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 231962     16.11%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1066165     74.02%     90.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142157      9.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             610501266                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2316100517                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    600959081                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651383215                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613280191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                611099521                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35036778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            91333                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           412                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16208160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1092369961                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559425                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          647176584     59.25%     59.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316270583     28.95%     88.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101602976      9.30%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20480812      1.87%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5308305      0.49%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             659231      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             545398      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             229789      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              96283      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1092369961                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523034                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11686461                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2022637                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193004532                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75532152                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1168373658                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12032155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168049798                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370568432                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6782716                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               469445883                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9339540                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16964                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761489503                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623549507                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400048070                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425007852                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8323759                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5049115                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24736743                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29479633                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761489459                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         80570                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2824                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14693108                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2773                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1686128678                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1239879391                       # The number of ROB writes
system.cpu0.timesIdled                       15121758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.866748                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4547938                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6156949                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           821888                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7798552                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            259374                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         404874                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          145500                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8783867                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3241                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           487622                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095562                       # Number of branches committed
system.cpu1.commit.bw_lim_events               813737                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4843742                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263201                       # Number of instructions committed
system.cpu1.commit.committedOps              33281303                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    199882221                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166505                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809908                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186052845     93.08%     93.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6945834      3.47%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2374127      1.19%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1998496      1.00%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       504166      0.25%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       169584      0.08%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       946777      0.47%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76655      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       813737      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    199882221                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047965                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248608                       # Number of loads committed
system.cpu1.commit.membars                    2035976                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035976      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082776     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266535     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895878      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281303                       # Class of committed instruction
system.cpu1.commit.refs                      12162425                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263201                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281303                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.228502                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.228502                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            179399086                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337769                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4381446                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39874224                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5962832                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12573632                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                487803                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               629436                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2334093                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8783867                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5186137                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194306628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59068                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40791134                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1644138                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043711                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5628729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4807312                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.202990                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         200757446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.208259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.652632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176138706     87.74%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14081412      7.01%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5746364      2.86%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3420038      1.70%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  883010      0.44%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  484576      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3063      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           200757446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         193974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              519632                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7696333                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.181019                       # Inst execution rate
system.cpu1.iew.exec_refs                    13005257                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947114                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154434328                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10309758                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018557                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247117                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2981632                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38116763                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10058143                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           650850                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36376000                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1002021                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2489945                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                487803                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4586854                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          155727                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4314                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          436                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1061150                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        67815                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           122                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92191                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        427441                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21033139                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36103010                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.873294                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18368105                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179660                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36112941                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44721599                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24647499                       # number of integer regfile writes
system.cpu1.ipc                              0.160552                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160552                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21896874     59.14%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11157121     30.13%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936634      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37026850                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1099073                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029683                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 201150     18.30%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                805412     73.28%     91.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                92509      8.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36089831                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275981454                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36102998                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42952298                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35062123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37026850                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054640                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4835459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71261                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           201                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1968941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    200757446                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.184436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.638322                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178126671     88.73%     88.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14773240      7.36%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4380157      2.18%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1497050      0.75%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1432137      0.71%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             172267      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             254141      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              86847      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34936      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      200757446                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.184258                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6166041                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527646                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10309758                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2981632                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       200951420                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   979443461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166305005                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412984                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6708157                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7196623                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1845629                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10647                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47925102                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38877509                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26798798                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13210980                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4902736                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                487803                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13534067                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4385814                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47925090                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22968                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               590                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13049357                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           587                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237193256                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77127540                       # The number of ROB writes
system.cpu1.timesIdled                           2307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6059701                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4932027                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11667314                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              17772                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                894831                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6748117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13459413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75263                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48120                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33059646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2363762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66093760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2411882                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5396322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1615604                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5095579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1350789                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1350786                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5396323                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           511                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20206521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20206521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    535213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               535213568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              513                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6748230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6748230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6748230                       # Request fanout histogram
system.membus.respLayer1.occupancy        34756419921                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21380380341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   590201198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   590201198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    752010187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1151352151.840110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3261154000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   584185116500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6016081500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94002079                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94002079                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94002079                       # number of overall hits
system.cpu0.icache.overall_hits::total       94002079                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17734633                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17734633                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17734633                       # number of overall misses
system.cpu0.icache.overall_misses::total     17734633                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 234061237998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 234061237998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 234061237998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 234061237998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111736712                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111736712                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111736712                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111736712                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158718                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158718                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158718                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158718                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13197.974720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13197.974720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13197.974720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13197.974720                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1463                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.575000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16722227                       # number of writebacks
system.cpu0.icache.writebacks::total         16722227                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1012372                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1012372                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1012372                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1012372                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16722261                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16722261                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16722261                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16722261                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207817912998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207817912998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207817912998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207817912998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149658                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149658                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149658                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149658                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12427.620463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12427.620463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12427.620463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12427.620463                       # average overall mshr miss latency
system.cpu0.icache.replacements              16722227                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94002079                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94002079                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17734633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17734633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 234061237998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 234061237998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111736712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111736712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158718                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158718                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13197.974720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13197.974720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1012372                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1012372                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16722261                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16722261                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207817912998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207817912998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12427.620463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12427.620463                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999912                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110724082                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16722227                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.621372                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999912                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240195683                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240195683                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227677073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227677073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227677073                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227677073                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22835456                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22835456                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22835456                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22835456                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 631189662250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 631189662250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 631189662250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 631189662250                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250512529                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250512529                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250512529                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250512529                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091155                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091155                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091155                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091155                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27640.773289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27640.773289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27640.773289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27640.773289                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4744440                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       211144                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            90100                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2469                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.657492                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.518023                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15237202                       # number of writebacks
system.cpu0.dcache.writebacks::total         15237202                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7992065                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7992065                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7992065                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7992065                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14843391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14843391                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14843391                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14843391                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 277574133653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 277574133653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 277574133653                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 277574133653                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059252                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18700.183378                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18700.183378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18700.183378                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18700.183378                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15237202                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161002648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161002648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18598940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18598940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 425249579500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 425249579500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179601588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179601588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103557                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22864.183631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22864.183631                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5449262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5449262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13149678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13149678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 212547764500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 212547764500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16163.723895                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16163.723895                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66674425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66674425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4236516                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4236516                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 205940082750                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 205940082750                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059744                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059744                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48610.717568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48610.717568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2542803                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2542803                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1693713                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1693713                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  65026369153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  65026369153                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38392.790959                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38392.790959                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          452                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6265500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6265500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.236402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.236402                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13861.725664                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13861.725664                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          433                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          433                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1286000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1286000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009937                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67684.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67684.210526                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       706500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4839.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4839.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079391                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3839.041096                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3839.041096                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611476                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611476                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406722                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406722                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31980719500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31980719500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399453                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399453                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78630.414632                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78630.414632                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31573997500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31573997500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399453                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399453                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77630.414632                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77630.414632                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963410                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243540531                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15249870                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.970007                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963410                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518318858                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518318858                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16657757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13968241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              221967                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30849163                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16657757                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13968241                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1198                       # number of overall hits
system.l2.overall_hits::.cpu1.data             221967                       # number of overall hits
system.l2.overall_hits::total                30849163                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1267106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            847869                       # number of demand (read+write) misses
system.l2.demand_misses::total                2181210                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64503                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1267106                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1732                       # number of overall misses
system.l2.overall_misses::.cpu1.data           847869                       # number of overall misses
system.l2.overall_misses::total               2181210                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5979264496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130149171520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    160481999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91121427953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227410345968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5979264496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130149171520                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    160481999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91121427953                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227410345968                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16722260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15235347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1069836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33030373                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16722260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15235347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1069836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33030373                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.591126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066036                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.591126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066036                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92697.463622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102713.720494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92657.043303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107471.116355                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104258.804044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92697.463622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102713.720494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92657.043303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107471.116355                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104258.804044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             359348                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10007                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.909663                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4358044                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1615604                       # number of writebacks
system.l2.writebacks::total                   1615604                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         106391                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          42838                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              149347                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        106391                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         42838                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             149347                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1160715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       805031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2031863                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1160715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       805031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4797561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6829424                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5330308997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 110145137240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141893499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78885001117                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 194502340853                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5330308997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 110145137240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141893499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78885001117                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 436068231056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 630570571909                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.579181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.752481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.579181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.752481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.206762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82743.076638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94894.213687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83614.318798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97990.016679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95726.109907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82743.076638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94894.213687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83614.318798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97990.016679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90893.733515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92331.442873                       # average overall mshr miss latency
system.l2.replacements                        9030740                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3751341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3751341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3751341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3751341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29206480                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29206480                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29206480                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29206480                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4797561                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4797561                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 436068231056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 436068231056                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90893.733515                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90893.733515                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.945455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   567.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4206.896552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1870.370370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1045000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       576000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1621000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.945455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20096.153846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19862.068966                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20012.345679                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        86000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       138500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1316671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            95938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1412609                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         771400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         649297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1420697                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78816443014                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66977370263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  145793813277                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2088071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2833306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.369432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.871265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102173.247361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103153.672761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102621.328318                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21036                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       720860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       628261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1349121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67186548582                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58418591306                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 125605139888                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.345228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.843037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93203.324615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92984.589694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93101.463759                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16657757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16658955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1732                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66235                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5979264496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    160481999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6139746495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16722260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16725190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.591126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92697.463622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92657.043303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92696.406658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1697                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5330308997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141893499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5472202496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.579181                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82743.076638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83614.318798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82765.438480                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12651570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       126029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12777599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       495706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       198572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          694278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51332728506                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24144057690                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75476786196                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13147276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       324601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13471877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.611742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103554.785510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121588.429839                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108712.628365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        21802                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        77653                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       439855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       176770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       616625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42958588658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20466409811                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  63424998469                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033456                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.544576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97665.341210                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115779.882395                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102858.298754                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               125                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          612                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             679                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12647489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1191494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13838983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          719                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           85                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           804                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.851182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.788235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.844527                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20665.831699                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17783.492537                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20381.418262                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          460                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          510                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9137492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1024496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10161988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.639777                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.588235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634328                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19864.113043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20489.920000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19925.466667                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999867                       # Cycle average of tags in use
system.l2.tags.total_refs                    70554074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9031033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.812404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.140048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.875639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.290112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.954296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.735877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.370873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 536943921                       # Number of tag accesses
system.l2.tags.data_accesses                536943921                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74395584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        108608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51564544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    301623232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          431814912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       108608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4231552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103398656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103398656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1162431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         805696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4712863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6747108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1615604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1615604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6985658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126051225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           184019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87367739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    511051541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             731640182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6985658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       184019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7169677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175192216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175192216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175192216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6985658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126051225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          184019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87367739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    511051541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            906832399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1587595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1123778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    788516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4702898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003768858750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11728412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1495776                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6747109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1615604                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6747109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1615604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65799                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            328173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            322398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            321092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            687261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            540942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            474742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            430218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            508061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            512481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           414163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           393727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           360440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           347641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           337492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           332150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            139606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            124116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            171489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            149282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74241                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 272297033636                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33406550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            397571596136                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40755.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59505.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5425364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1008183                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6747109                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1615604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1166376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1120545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  785890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  595325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  404365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  378136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  349742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  311741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  252111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  190595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 203222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 396050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 194040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  79771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  67985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  55627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  31969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  86283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1835324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.344842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.746532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.472929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       582052     31.71%     31.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       598112     32.59%     64.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148630      8.10%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       102731      5.60%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120533      6.57%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60256      3.28%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32936      1.79%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19438      1.06%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       170636      9.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1835324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.794213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    346.350193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97115     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.346509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            82412     84.86%     84.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2228      2.29%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8205      8.45%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2836      2.92%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              941      0.97%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              328      0.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              108      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97120                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              427603840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4211136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101604672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               431814976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103398656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       724.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    731.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590201186500                       # Total gap between requests
system.mem_ctrls.avgGap                      70575.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4122944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     71921792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       108608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50465024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    300985472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101604672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6985658.473705775104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 121859786.533337384462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 184018.603093381040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85504780.693447515368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 509970960.784122288227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172152602.102986574173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1162431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       805696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4712864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1615604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2660601254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62249594099                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70917571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45549008458                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 287041474754                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14126314628287                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41300.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53551.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41789.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56533.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60905.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8743673.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6708615480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3565690920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22891946700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4509881640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46589712000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113831032050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130779549120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       328876427910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.227652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338711049722                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19708000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 231782148278                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6395683560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3399363660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24812606700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3777249420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46589712000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     187325755890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      68889255360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       341189626590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.090366                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 176800031351                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19708000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 393693166649                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6042016734.567902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28442936851.675671                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        59500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222698028000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100797842500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 489403355500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5182286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5182286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5182286                       # number of overall hits
system.cpu1.icache.overall_hits::total        5182286                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3851                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3851                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3851                       # number of overall misses
system.cpu1.icache.overall_misses::total         3851                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    230417000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    230417000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    230417000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    230417000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5186137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5186137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5186137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5186137                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000743                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000743                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59833.030382                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59833.030382                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59833.030382                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59833.030382                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           73                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2898                       # number of writebacks
system.cpu1.icache.writebacks::total             2898                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          921                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          921                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          921                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          921                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2930                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2930                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178094000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178094000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178094000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178094000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000565                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000565                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000565                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60782.935154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60782.935154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60782.935154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60782.935154                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2898                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5182286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5182286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3851                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    230417000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    230417000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5186137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5186137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59833.030382                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59833.030382                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          921                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          921                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178094000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178094000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60782.935154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60782.935154                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5113468                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1764.481712                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322274500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975354                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10375204                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10375204                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9365427                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9365427                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9365427                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9365427                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2355113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2355113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2355113                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2355113                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 231487421744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 231487421744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 231487421744                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 231487421744                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11720540                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11720540                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11720540                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11720540                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200939                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200939                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200939                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200939                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98291.428795                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98291.428795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98291.428795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98291.428795                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1224895                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        89399                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            841                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.883726                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.300832                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069202                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069202                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1698568                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1698568                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1698568                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1698568                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656545                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60059935007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60059935007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60059935007                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60059935007                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056017                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056017                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056017                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056017                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91478.779074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91478.779074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91478.779074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91478.779074                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069202                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8419999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8419999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1405085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1405085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 123263630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 123263630500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9825084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9825084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87726.814036                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87726.814036                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1079837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1079837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26286368500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26286368500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80819.462379                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80819.462379                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       945428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        945428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       950028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       950028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 108223791244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 108223791244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113916.422720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113916.422720                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       618731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       618731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331297                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33773566507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33773566507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101943.472193                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101943.472193                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6130000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6130000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41700.680272                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41700.680272                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2852000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2852000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63377.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63377.777778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          321                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       645500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       645500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.255220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5868.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5868.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       536500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4877.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4877.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591333                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591333                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426594                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36148181000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36148181000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419081                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84736.730943                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84736.730943                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426594                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426594                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35721587000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35721587000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419081                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83736.730943                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83736.730943                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.198260                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11038724                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083036                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.192389                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322286000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.198260                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912446                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912446                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26561769                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26561769                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 590201198000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30198211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5366945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29280172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7415136                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8001947                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2859138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2859138                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16725190                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13473022                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          804                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          804                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50166746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45723600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3222454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99121558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2140447104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1950242816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       372992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136898112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4227961024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17060181                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105125632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50093290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47579733     94.98%     94.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2465437      4.92%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48120      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50093290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66080062645                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22876752138                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25091509226                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1625094063                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4412465                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               719046460500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715192                       # Number of bytes of host memory used
host_op_rate                                   301453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2569.91                       # Real time elapsed on the host
host_tick_rate                               50136010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770237443                       # Number of instructions simulated
sim_ops                                     774709625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128845                       # Number of seconds simulated
sim_ticks                                128845262500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.462199                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15498295                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17519681                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1114588                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22040021                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1552727                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1575401                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22674                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30097889                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8415                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8925                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1048020                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201527                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3723324                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25745819                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84623025                       # Number of instructions committed
system.cpu0.commit.committedOps              85940372                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    247519916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.347206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.203012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    214007624     86.46%     86.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15298859      6.18%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7649571      3.09%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4112425      1.66%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1430244      0.58%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       508126      0.21%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       571303      0.23%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       218440      0.09%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3723324      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    247519916                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363830                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80717014                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329090                       # Number of loads committed
system.cpu0.commit.membars                    1977994                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978653      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335674     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337623     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193374      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85940372                       # Class of committed instruction
system.cpu0.commit.refs                      21531455                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84623025                       # Number of Instructions Simulated
system.cpu0.committedOps                     85940372                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.033277                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.033277                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179089410                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                67372                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14349511                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115643231                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18196560                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51138105                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1048855                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               108382                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1945003                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30097889                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18990366                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    226262981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               242097                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122061382                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          131                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2230884                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117256                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24039340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17051022                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.475530                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         251417933                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.492129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               172100860     68.45%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                46976390     18.68%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25877202     10.29%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4211837      1.68%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  486561      0.19%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  961742      0.38%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23001      0.01%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  772054      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8286      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           251417933                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1816                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1192                       # number of floating regfile writes
system.cpu0.idleCycles                        5267161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1124177                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25243329                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.407328                       # Inst execution rate
system.cpu0.iew.exec_refs                    26631572                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2497779                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11135924                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25516682                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            786001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           385891                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2787393                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111564378                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24133793                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           986745                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104555132                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                105450                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21582256                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1048855                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21752297                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       154585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           68251                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4105                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6187592                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       585028                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           646                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       600630                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        523547                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78095909                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103099793                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756143                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59051644                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.401659                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103324785                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135222415                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75867561                       # number of integer regfile writes
system.cpu0.ipc                              0.329676                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.329676                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1979045      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76481579     72.47%     74.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29925      0.03%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67372      0.06%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 67      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                725      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                58      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24479769     23.19%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2502244      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            472      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105541876                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2003                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3945                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1915                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2231                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     309888                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002936                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 219418     70.81%     70.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     70.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     89      0.03%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     70.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 80043     25.83%     96.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10229      3.30%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               45      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103870716                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         462859445                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103097878                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137186725                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108620768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105541876                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2943610                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25624009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51816                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        291124                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10870920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    251417933                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.419787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.931669                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          190629537     75.82%     75.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34158331     13.59%     89.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17832739      7.09%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3512691      1.40%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2960459      1.18%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1024743      0.41%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             999802      0.40%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             181417      0.07%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             118214      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      251417933                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.411173                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1120825                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          211187                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25516682                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2787393                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2617                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       256685094                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1005570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36167390                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418118                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                524715                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19376617                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15043609                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               108432                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148538568                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113775617                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83667937                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51545524                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1144462                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1048855                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17785033                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21249824                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1948                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148536620                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     125494514                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            778104                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5206110                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        778078                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   355478493                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227352718                       # The number of ROB writes
system.cpu0.timesIdled                         201118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  368                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.650366                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15010107                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16200807                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           988414                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20505937                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1024070                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1032063                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7993                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27320388                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2268                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1068                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           987313                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620847                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2990609                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25385857                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068407                       # Number of instructions committed
system.cpu1.commit.committedOps              74185657                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190839106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.388734                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.238716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    160631629     84.17%     84.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14303886      7.50%     91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6757116      3.54%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3995044      2.09%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1163983      0.61%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400568      0.21%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       375134      0.20%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       221137      0.12%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2990609      1.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190839106                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468722                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376785                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302340                       # Number of loads committed
system.cpu1.commit.membars                    1676021                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676021      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821047     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303408     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385005      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185657                       # Class of committed instruction
system.cpu1.commit.refs                      17688413                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068407                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185657                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.670357                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.670357                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            131518621                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1307                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13867775                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103378221                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12762784                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47737734                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                987604                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2063                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1600991                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27320388                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16635800                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    176520834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               175605                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109529597                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1977410                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.140019                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17098195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16034177                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.561348                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         194607734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.570389                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.936101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               123693652     63.56%     63.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41593289     21.37%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23752176     12.21%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3531088      1.81%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347881      0.18%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  954030      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     321      0.00%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734867      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     430      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           194607734                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         511022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1065446                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22460753                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.471042                       # Inst execution rate
system.cpu1.iew.exec_refs                    22285404                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472080                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10482194                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22440187                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            702005                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           336831                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1730950                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99487541                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20813324                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           893742                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91909079                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                165616                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10468496                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                987604                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10697082                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             661                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6137847                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       344877                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            24                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       563541                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501905                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70014557                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90914051                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748722                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52421418                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.465942                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91145268                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119826675                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67135627                       # number of integer regfile writes
system.cpu1.ipc                              0.374482                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.374482                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676303      1.81%      1.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68542308     73.86%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21109329     22.75%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1474689      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92802821                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     361471                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003895                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 336093     92.98%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25338      7.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   40      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91487989                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         380646610                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90914051                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124789438                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96826074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92802821                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661467                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25301884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71763                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        425064                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11106365                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    194607734                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.476871                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.993738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          142614943     73.28%     73.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27603901     14.18%     87.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16527333      8.49%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3274545      1.68%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2220429      1.14%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1109932      0.57%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1003814      0.52%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             156337      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              96500      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      194607734                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.475622                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1008874                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          164208                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22440187                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1730950                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    282                       # number of misc regfile reads
system.cpu1.numCycles                       195118756                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    62449329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26957151                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797465                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                507770                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13632805                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6843495                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41494                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133840694                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101617882                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74745776                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48115738                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1131568                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                987604                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9388130                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20948311                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133840694                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      95526306                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            709232                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3526423                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        709338                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   287418984                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203006947                       # The number of ROB writes
system.cpu1.timesIdled                           4784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7665894                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3335269                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11451364                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3068                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                776846                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8679384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17295047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        86903                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3102327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2146344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6206391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2233247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8649710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       355503                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8260537                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1059                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            864                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27305                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8649710                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            69                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25972062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25972062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    578081152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               578081152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1460                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8679007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8679007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8679007                       # Request fanout histogram
system.membus.respLayer1.occupancy        44404543428                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20028707968                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   128845262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   128845262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13589283.783784                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15636919.977049                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       108500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41272500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   128342459000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    502803500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18738583                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18738583                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18738583                       # number of overall hits
system.cpu0.icache.overall_hits::total       18738583                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       251783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        251783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       251783                       # number of overall misses
system.cpu0.icache.overall_misses::total       251783                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6261009000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6261009000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6261009000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6261009000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18990366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18990366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18990366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18990366                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013258                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013258                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013258                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013258                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24866.686790                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24866.686790                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24866.686790                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24866.686790                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1944                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.846154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       228013                       # number of writebacks
system.cpu0.icache.writebacks::total           228013                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23747                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23747                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23747                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       228036                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       228036                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       228036                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       228036                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5525751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5525751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5525751000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5525751000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012008                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24231.923907                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24231.923907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24231.923907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24231.923907                       # average overall mshr miss latency
system.cpu0.icache.replacements                228013                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18738583                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18738583                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       251783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       251783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6261009000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6261009000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18990366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18990366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013258                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013258                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24866.686790                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24866.686790                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23747                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23747                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       228036                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       228036                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5525751000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5525751000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24231.923907                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24231.923907                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18966876                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           228069                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.162885                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999928                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38208769                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38208769                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20334439                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20334439                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20334439                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20334439                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4093199                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4093199                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4093199                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4093199                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 308777355398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 308777355398                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 308777355398                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 308777355398                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24427638                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24427638                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24427638                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24427638                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167564                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75436.682995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75436.682995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75436.682995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75436.682995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11973833                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        19872                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           180162                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            337                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.461479                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.967359                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1782015                       # number of writebacks
system.cpu0.dcache.writebacks::total          1782015                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2317505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2317505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2317505                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2317505                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775694                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 151622344926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 151622344926                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 151622344926                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 151622344926                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072692                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072692                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072692                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072692                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85387.654025                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85387.654025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85387.654025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85387.654025                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1782015                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19261295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19261295                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3637443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3637443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 281559388000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 281559388000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22898738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22898738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.158849                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.158849                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77405.855707                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77405.855707                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1924169                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1924169                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 148444847000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 148444847000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86643.961795                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86643.961795                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1073144                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1073144                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       455756                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       455756                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27217967398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27217967398                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528900                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528900                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.298094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.298094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59720.480691                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59720.480691                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       393336                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       393336                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3177497926                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3177497926                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040827                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040827                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50905.125376                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50905.125376                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       672036                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       672036                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7623                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7623                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    202395000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    202395000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26550.570641                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26550.570641                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          594                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          594                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7029                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7029                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    182618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    182618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25980.651586                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25980.651586                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          550                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          550                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664540                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664540                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000828                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12296.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12296.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6226000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6226000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000808                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11594.040968                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11594.040968                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7991                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     17515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     17515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104650                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104650                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18753.211991                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18753.211991                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     16581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     16581500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104650                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104650                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17753.211991                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17753.211991                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994621                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23464898                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782994                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.160391                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994621                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53344486                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53344486                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              197122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              458297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              279715                       # number of demand (read+write) hits
system.l2.demand_hits::total                   936126                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             197122                       # number of overall hits
system.l2.overall_hits::.cpu0.data             458297                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                992                       # number of overall hits
system.l2.overall_hits::.cpu1.data             279715                       # number of overall hits
system.l2.overall_hits::total                  936126                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             30904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1322985                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            802539                       # number of demand (read+write) misses
system.l2.demand_misses::total                2160434                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            30904                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1322985                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4006                       # number of overall misses
system.l2.overall_misses::.cpu1.data           802539                       # number of overall misses
system.l2.overall_misses::total               2160434                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2657148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 143221967047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    362920999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91573916504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     237815953050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2657148500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 143221967047                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    362920999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91573916504                       # number of overall miss cycles
system.l2.overall_miss_latency::total    237815953050                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          228026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1781282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082254                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3096560                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         228026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1781282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082254                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3096560                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.135528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.742715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.801521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.741544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.697688                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.135528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.742715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.801521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.741544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.697688                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85980.730650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108256.682462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90594.358213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114105.254080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110077.860768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85980.730650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108256.682462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90594.358213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114105.254080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110077.860768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             592888                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     26985                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.971021                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6179610                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              355503                       # number of writebacks
system.l2.writebacks::total                    355503                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               95286                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              95286                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        30720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1254520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       775944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2065148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        30720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1254520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       775944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6675296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8740444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2338050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 126316495695                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    321628999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  82114416077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 211090590771                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2338050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 126316495695                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    321628999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  82114416077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 597176624488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 808267215259                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.134721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.704279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.793117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.716970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.666917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.134721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.704279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.793117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.716970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.822630                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76108.398438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100689.104753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81137.487134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105825.183360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102215.720506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76108.398438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100689.104753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81137.487134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105825.183360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89460.695749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92474.388630                       # average overall mshr miss latency
system.l2.replacements                       10774999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418895                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418895                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418895                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2571629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2571629                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2571629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2571629                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6675296                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6675296                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 597176624488                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 597176624488                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89460.695749                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89460.695749                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   73                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                258                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       403500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       153000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       556500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.846939                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.681481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.779456                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2430.722892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1663.043478                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2156.976744                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3396000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1842500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5238500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.841837                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.681481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.776435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20581.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20027.173913                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20383.268482                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       647000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       707000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          173                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            238                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.878613                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.815385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4256.578947                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1132.075472                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3448.780488                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          151                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          204                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3032500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1047500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4080000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.872832                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.815385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20082.781457                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19764.150943                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            30583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          31871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          22767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54638                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2727906500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2107102999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4835009499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.510312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.581979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.537913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85592.121364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92550.753239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88491.699898                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14729                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        12675                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1580066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1138182000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2718248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.274474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.257975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.268120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92175.125423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112780.618312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99810.824704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        197122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        30904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4006                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2657148500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    362920999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3020069499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       228026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         233024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.135528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.801521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85980.730650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90594.358213                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86510.154655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        30720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        34684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2338050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    321628999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2659678999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.134721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.793117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.148843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76108.398438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81137.487134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76683.168003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       427714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       263362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            691076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1291114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       779772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2070886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140494060547                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89466813505                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 229960874052                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.751160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.747528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.749788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108816.154536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114734.580756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111044.680418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53736                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13920                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1237378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       765852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2003230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 124736429695                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  80976234077                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 205712663772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.719896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.734184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100807.053055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105733.528250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102690.486750                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           76                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                76                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           82                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              82                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       460999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       460999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.518987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.518987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5621.939024                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5621.939024                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1341500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1341500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.436709                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.436709                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19442.028986                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19442.028986                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999936                       # Cycle average of tags in use
system.l2.tags.total_refs                    12604051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10775152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.169733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.043433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.387501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.975816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.544290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    43.032766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.203804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.077747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.672387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59477664                       # Number of tag accesses
system.l2.tags.data_accesses                 59477664                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80361408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        253696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49677440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    423070336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          555328960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1966080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       253696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2219776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22752192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22752192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1255647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6610474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8677015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       355503                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             355503                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15259234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        623704795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1968998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        385558918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3283553681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4310045625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15259234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1968998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17228231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176585398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176585398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176585398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15259234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       623704795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1968998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       385558918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3283553681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4486631024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     30718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1239139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    771635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6599488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497774500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12759258                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             328249                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8677015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     355503                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8677015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   355503                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32071                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8535                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            458250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            470926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            480705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            468594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            470960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            741756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            776305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            718419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            585238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            622496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           518996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           535635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           454841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           420674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           455090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 351838143541                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43224720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            513930843541                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40698.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59448.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7568805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  313863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8677015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               355503                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  823021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  876054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  695126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  664492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  626381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  606114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  575454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  533166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  471590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  410780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 407258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 761800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 508948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 219807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 176019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 137876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1109243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    518.806977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   356.922067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.973125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        92293      8.32%      8.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       297909     26.86%     35.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101416      9.14%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        90377      8.15%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98202      8.85%     61.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55996      5.05%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29748      2.68%     69.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27484      2.48%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       315818     28.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1109243                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     413.608918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    183.607536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.572738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7557     36.16%     36.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         2460     11.77%     47.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1937      9.27%     57.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2587     12.38%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         2490     11.91%     81.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1546      7.40%     88.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          727      3.48%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          232      1.11%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           77      0.37%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           43      0.21%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           57      0.27%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           89      0.43%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           98      0.47%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          119      0.57%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          121      0.58%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          125      0.60%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          134      0.64%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          118      0.56%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          101      0.48%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           68      0.33%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           58      0.28%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           40      0.19%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           33      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           21      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           21      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327           12      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455           11      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.143133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15370     73.54%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              702      3.36%     76.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3523     16.86%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              881      4.22%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              227      1.09%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               92      0.44%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               50      0.24%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              553276416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2052544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22205568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               555328960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22752192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4294.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4310.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  128845258500                       # Total gap between requests
system.mem_ctrls.avgGap                      14264.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1965952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79304896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       253696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49384640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    422367232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22205568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15258240.480514368042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 615504943.381212830544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1968997.501945405267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 383286424.675490081310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3278096716.982511997223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172342914.043890446424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1255647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6610474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       355503                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1066880247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74359877031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156246861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  49912571809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 388435267593                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3139718989617                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34729.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59220.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39416.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64302.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58760.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8831765.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3644148900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1936926255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28981467060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          819628740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      10171062720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      57241401270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1273295520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       104067930465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        807.696988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2801812536                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4302480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 121740969964                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4275810420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2272650930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32743425960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          991512900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      10171062720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57533254380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1027524480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       109015241790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        846.094297                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2172970077                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4302480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 122369812423                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                406                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    153362676.470588                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   262018171.447563                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          204    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    822828500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97559276500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  31285986000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16630492                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16630492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16630492                       # number of overall hits
system.cpu1.icache.overall_hits::total       16630492                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5308                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5308                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5308                       # number of overall misses
system.cpu1.icache.overall_misses::total         5308                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    404652500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    404652500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    404652500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    404652500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16635800                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16635800                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16635800                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16635800                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000319                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000319                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76234.457423                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76234.457423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76234.457423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76234.457423                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4998                       # number of writebacks
system.cpu1.icache.writebacks::total             4998                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          310                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          310                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4998                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4998                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4998                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    381767500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    381767500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    381767500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    381767500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76384.053621                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76384.053621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76384.053621                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76384.053621                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4998                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16630492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16630492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5308                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    404652500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    404652500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16635800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16635800                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76234.457423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76234.457423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          310                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          310                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4998                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    381767500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    381767500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76384.053621                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76384.053621                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16707238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3321.518489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33276598                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33276598                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17602214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17602214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17602214                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17602214                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3388320                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3388320                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3388320                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3388320                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 266276149997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 266276149997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 266276149997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 266276149997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20990534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20990534                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20990534                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20990534                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.161421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.161421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.161421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.161421                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78586.482386                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78586.482386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78586.482386                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78586.482386                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2382026                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        29829                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29888                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            467                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.698407                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.873662                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1081908                       # number of writebacks
system.cpu1.dcache.writebacks::total          1081908                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2311173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2311173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2311173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2311173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077147                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  96788004498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  96788004498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  96788004498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  96788004498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051316                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051316                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051316                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89855.891998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89855.891998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89855.891998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89855.891998                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1081908                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17154113                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17154113                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3010448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3010448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 241525051000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 241525051000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20164561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20164561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80228.939679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80228.939679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1972361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1972361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038087                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038087                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  94451864000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  94451864000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90986.462599                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90986.462599                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       448101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        448101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       377872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       377872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24751098997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24751098997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825973                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825973                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.457487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.457487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65501.278203                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65501.278203                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       338812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       338812                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39060                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39060                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2336140498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2336140498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047290                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59809.024526                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59809.024526                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552781                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552781                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6378                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6378                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    175616500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    175616500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011406                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011406                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27534.728755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27534.728755                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6248                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6248                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    159581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    159581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25541.213188                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25541.213188                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3063500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3063500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8462.707182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8462.707182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2702500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2702500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7486.149584                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7486.149584                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      9106000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      9106000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1068                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.515918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.515918                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16526.315789                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16526.315789                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      8555000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      8555000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.515918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.515918                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15526.315789                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15526.315789                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.704508                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19800700                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083543                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.274033                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.704508                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.990766                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.990766                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45303084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45303084                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 128845262500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2997410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2678039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10419496                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11588683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           898                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        233035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          158                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       684076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5348019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3248674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9295763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     29186496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228051008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       639744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138506368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              396383616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22367937                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22931072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25470117                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305490                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23120821     90.78%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2262393      8.88%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  86903      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25470117                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6203909924                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2676119559                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         342172765                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626375091                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7515463                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
