// Seed: 3586919137
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7
);
  assign id_3 = -1;
  always @(1'b0 or id_0#(.id_7(-1))) id_5 <= 1;
  assign id_2 = id_7;
  assign id_1 = 1;
  wire id_9 = id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    output logic id_4,
    input wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply1 id_13,
    input supply1 id_14,
    output uwire id_15,
    input supply1 id_16,
    input wand id_17,
    output wor id_18,
    input wire id_19,
    input wor id_20#(
        .id_41(|1),
        .id_42(1),
        .id_43(1 - 1),
        .id_44(-1'b0)
    ),
    output tri id_21,
    input tri0 id_22,
    input wire id_23,
    input wand id_24,
    input wor id_25,
    input wor id_26,
    output supply0 id_27,
    input supply1 id_28,
    output wand id_29,
    output wand id_30,
    output uwire id_31,
    input tri id_32,
    input tri0 id_33,
    input uwire id_34,
    input tri1 id_35,
    output tri0 id_36,
    input tri id_37,
    output tri1 id_38,
    output tri id_39
);
  wire id_45;
  assign id_4 = 1'd0;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_27,
      id_36,
      id_32,
      id_4,
      id_25,
      id_28
  );
  initial begin : LABEL_0
    id_4 = 1'b0;
  end
endmodule
