synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 16 14:07:48 2019


Command Line:  synthesis -f dev_proj_impl1_lattice.synproj -gui -msgset /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/impl1 (searchpath added)
-p /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2 (searchpath added)
VHDL library = work
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd
VHDL design file = /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd
NGD file = dev_proj_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/dev_proj/MachXO2/impl1". VHDL-1504
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(19): analyzing entity calc_ber. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(31): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd(6): analyzing entity ddrx4. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ddrx4_gearing.vhd(24): analyzing architecture str. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd(57): analyzing entity dec_8b10b. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/dec_8b10b.vhd(68): analyzing architecture behavioral. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd(9): analyzing entity deserializer8_1. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/deserializer8_1.vhd(23): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd(25): analyzing entity ft601. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/ft601.vhd(56): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(21): analyzing entity prng. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(42): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd(8): analyzing entity ddrx4_rx_sync. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/rx_sync.vhd(21): analyzing architecture rtl. VHDL-1010
unit top is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd. VHDL-1481
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(26): analyzing entity top. VHDL-1012
INFO - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(59): analyzing architecture rtl_top. VHDL-1010
unit top is not yet analyzed. VHDL-1485
unit top is not yet analyzed. VHDL-1485
/home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(26): executing top(rtl_top)

WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/top.vhd(57): replacing existing netlist top(rtl_top). VHDL-1205
Top module name (VHDL): top
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top.
WARNING - synthesis: Initial value found on net link_rdy will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pdata2mux[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net decoder_out[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net error_bits[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net err_per_byte[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net err_per_byte[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net err_per_byte[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net err_per_byte[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Bit 0 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 8 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 9 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 10 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 11 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 12 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 13 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 14 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 15 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 16 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 17 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 18 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 19 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 20 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 21 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 22 of Register gen_data is stuck at Zero
WARNING - synthesis: Bit 23 of Register gen_data is stuck at Zero
WARNING - synthesis: net n13 does not have a driver. VDB-1002
WARNING - synthesis: net n14 does not have a driver. VDB-1002
WARNING - synthesis: net n15 does not have a driver. VDB-1002
WARNING - synthesis: net n16 does not have a driver. VDB-1002
WARNING - synthesis: net n25 does not have a driver. VDB-1002
WARNING - synthesis: net n26 does not have a driver. VDB-1002
WARNING - synthesis: net n27 does not have a driver. VDB-1002
WARNING - synthesis: net n28 does not have a driver. VDB-1002
WARNING - synthesis: net n37 does not have a driver. VDB-1002
WARNING - synthesis: net n38 does not have a driver. VDB-1002
WARNING - synthesis: net n39 does not have a driver. VDB-1002
WARNING - synthesis: net n40 does not have a driver. VDB-1002
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/calc_ber.vhd(34): net err_per_byte_3__N_1129[3] does not have a driver. VDB-1002



######## Converting I/O port FT601_DATA[31] to output.
######## Converting I/O port FT601_DATA[30] to output.
######## Converting I/O port FT601_DATA[29] to output.
######## Converting I/O port FT601_DATA[28] to output.
######## Converting I/O port FT601_DATA[27] to output.
######## Converting I/O port FT601_DATA[26] to output.
######## Converting I/O port FT601_DATA[25] to output.
######## Converting I/O port FT601_DATA[24] to output.
######## Converting I/O port FT601_DATA[23] to output.
######## Converting I/O port FT601_DATA[22] to output.
######## Converting I/O port FT601_DATA[21] to output.
######## Converting I/O port FT601_DATA[20] to output.
######## Converting I/O port FT601_DATA[19] to output.
######## Converting I/O port FT601_DATA[18] to output.
######## Converting I/O port FT601_DATA[17] to output.
######## Converting I/O port FT601_DATA[16] to output.
######## Converting I/O port FT601_DATA[15] to output.
######## Converting I/O port FT601_DATA[14] to output.
######## Converting I/O port FT601_DATA[13] to output.
######## Converting I/O port FT601_DATA[12] to output.
######## Converting I/O port FT601_DATA[11] to output.
######## Converting I/O port FT601_DATA[10] to output.
######## Converting I/O port FT601_DATA[9] to output.
######## Converting I/O port FT601_DATA[8] to output.
######## Converting I/O port FT601_DATA[7] to output.
######## Converting I/O port FT601_DATA[6] to output.
######## Converting I/O port FT601_DATA[5] to output.
######## Converting I/O port FT601_DATA[4] to output.
######## Converting I/O port FT601_DATA[3] to output.
######## Converting I/O port FT601_DATA[2] to output.
######## Converting I/O port FT601_DATA[1] to output.
######## Converting I/O port FT601_DATA[0] to output.
WARNING - synthesis: Skipping pad insertion on LANE0[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on CLK due to black_box_pad_pin attribute.
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(66): Register \prng_isnt/sr_i0 is stuck at One. VDB-5014
WARNING - synthesis: /home/apurvan/GSoC/usb-plug-mod-working/BER_measurement/MachXO2/Receiver/prng.vhd(66): Register \prng_isnt/sr_i2 is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance \ft601_comp/i_tx_state_i0_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \ft601_comp/i_valid_i2 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file dev_proj_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 388 of 2352 (16 % )
AND2 => 1
CCU2D => 23
CLKDIVC => 1
DELAYE => 1
DLLDELC => 1
DQSDLLC => 1
ECLKSYNCA => 1
FD1P3AX => 231
FD1P3DX => 2
FD1P3IX => 74
FD1P3JX => 3
FD1S3AX => 49
FD1S3BX => 2
FD1S3DX => 13
FD1S3IX => 7
FD1S3JX => 7
GSR => 1
IB => 5
IDDRX4B => 1
INV => 3
LUT4 => 406
OB => 6
OBZ => 36
OR2 => 1
PFUMX => 24
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 9
  Net : FT601_CLK_c, loads : 246
  Net : decoder_inst/decoder_inst/din_clk_N_1128, loads : 27
  Net : decoder_inst/decoder_inst/sclk_derived_94, loads : 16
  Net : decoder_inst/deserializer_inst/clk_s_1, loads : 18
  Net : decoder_inst/deserializer_inst/sclk, loads : 5
  Net : decoder_inst/deserializer_inst/eclko, loads : 3
  Net : decoder_inst/deserializer_inst/clk_s_0, loads : 2
  Net : buf_clk, loads : 2
  Net : decoder_inst/deserializer_inst/eclki, loads : 1
Clock Enable Nets
Number of Clock Enables: 28
Top 10 highest fanout Clock Enables:
  Net : ft601_comp/FT601_CLK_c_enable_238, loads : 67
  Net : ft601_comp/FT601_CLK_c_enable_120, loads : 57
  Net : ft601_comp/FT601_CLK_c_enable_241, loads : 33
  Net : ft601_comp/FT601_CLK_c_enable_152, loads : 33
  Net : ft601_comp/FT601_CLK_c_enable_235, loads : 32
  Net : ft601_comp/FT601_CLK_c_enable_184, loads : 32
  Net : decoder_inst/sclk_derived_95_enable_18, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_26, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_51, loads : 8
  Net : decoder_inst/sclk_derived_95_enable_34, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ft601_comp/i_tx_state_1, loads : 154
  Net : decoder_inst/deserializer_inst/sclk__inv, loads : 78
  Net : ft601_comp/i_valid_2, loads : 71
  Net : ft601_comp/FT601_CLK_c_enable_238, loads : 67
  Net : ft601_comp/FT601_CLK_c_enable_120, loads : 57
  Net : ft601_comp/i_pre_valid_0, loads : 44
  Net : decoder_inst/deserializer_inst/Inst5_rx_sync/rx_ready, loads : 41
  Net : decoder_inst/decode_proc.temp_0, loads : 41
  Net : decoder_inst/decode_proc.temp_1, loads : 36
  Net : ft601_comp/n1681, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets din_clk_N_1128]          |  200.000 MHz|  206.313 MHz|    14  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets sclk_derived_94]         |  200.000 MHz|  274.198 MHz|     6  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets FT601_CLK_c]             |  200.000 MHz|  148.170 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets                          |             |             |
\decoder_inst/deserializer_inst/clk_s[0]|             |             |
]                                       |  200.000 MHz|  635.728 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets buf_clk]                 |  200.000 MHz|  635.728 MHz|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\decoder_inst/deserializer_inst/clk_s[1]|             |             |
]                                       |  200.000 MHz|  185.770 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \decoder_inst/sclk]      |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 220.469  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.825  secs
--------------------------------------------------------------
