// Seed: 1474551401
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output wire id_10,
    output wand id_11
    , id_13
);
  wire id_14;
  assign id_13[1] = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5
);
  uwire id_7 = id_4;
  module_0(
      id_3, id_5, id_7, id_2, id_5, id_0, id_1, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
