# //  ModelSim SE-64 2019.2 Apr 16 2019 Linux 3.10.0-862.11.6.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /home/esp2022/bh2803/esp/Systola/rtl/vsim/systolasim
# Loading project systolasim
vsim -voptargs=+acc work.PE_TB
# vsim -voptargs="+acc" work.PE_TB 
# Start time: 03:14:02 on Mar 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.PE_TB(fast)
# Loading work.PE_Lin_gen(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_TB/*
run
# Initialized
# i=          0	out=   z,   z,   z,   z
# i=          1	out=   z,   z,   z,   z
# i=          2	out=   z,   z,   z,   z
run
# i=          3	out=   z,   z,   z,   z
# i=          4	out=   z,   z,   z,   z
# i=          5	out=   z,   z,   z,   z
# i=          6	out=   z,   z,   z,   z
run
# i=          7	out=   z,   z,   z,   z
# i=          0	out=   z,   z,   z,   z
# i=          1	out=   z,   z,   z,   z
# i=          2	out=   z,   z,   z,   z
run
# i=          3	out=   z,   z,   z,   z
# i=          4	out=   z,   z,   z,   z
# i=          5	out=   z,   z,   z,   z
# i=          6	out=   z,   z,   z,   z
# Compile of lin_gen_tb.sv was successful.
vsim -voptargs=+acc work.PE_TB
# End time: 03:26:24 on Mar 29,2022, Elapsed time: 0:12:22
# Errors: 44, Warnings: 0
# vsim -voptargs="+acc" work.PE_TB 
# Start time: 03:26:24 on Mar 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.PE_TB(fast)
# Loading work.PE_Lin_gen(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_TB/*
vlog ../lib_gen_tb.sv -novopt
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 16 2019
# ** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Errors: 1, Warnings: 0
# /opt/mentor/modeltech/linux_x86_64/vlog failed.
# Compile of lin_gen_tb.sv failed with 4 errors.
# Compile of lin_gen_tb.sv failed with 1 errors.
# Compile of lin_gen_tb.sv failed with 1 errors.
# Compile of lin_gen_tb.sv was successful.
vsim -voptargs=+acc work.PE_TB
# End time: 03:36:54 on Mar 29,2022, Elapsed time: 0:10:30
# Errors: 35, Warnings: 0
# vsim -voptargs="+acc" work.PE_TB 
# Start time: 03:36:54 on Mar 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.PE_TB(fast)
# Loading work.PE_Lin_gen(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_TB/dut/*
run
# Initialized
# i=          0	out=   z,   z,   z,   z
# i=          1	out=   z,   z,   z,   z
# i=          2	out=   z,   z,   z,   z
# i=          3	out=   z,   z,   z,   z
# i=          4	out=   z,   z,   z,   z
# i=          5	out=   z,   z,   z,   z
# i=          6	out=   z,   z,   z,   z
# i=          7	out=   z,   z,   z,   z
# i=          0	out=   z,   z,   z,   z
run
# i=          1	out=   z,   z,   z,   z
# i=          2	out=   z,   z,   z,   z
# i=          3	out=   z,   z,   z,   z
# i=          4	out=   z,   z,   z,   z
# i=          5	out=   z,   z,   z,   z
# i=          6	out=   z,   z,   z,   z
# i=          7	out=   z,   z,   z,   z
# ** Error: (vsim-VCD-3453) VCD dumping is not enabled for file "lin_gen_tb.vcd".    : /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv(60)
#    Time: 330 ns  Iteration: 1  Instance: /PE_TB
# ** Note: $finish    : /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv(62)
#    Time: 330 ns  Iteration: 1  Instance: /PE_TB
# 1
# Break in Module PE_TB at /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv line 62
add wave PE_TB/i
# Compile of lin_gen_tb.sv was successful.
# Compile of pe.sv was successful.
# Compile of pe_lin_gen.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.PE_TB
# End time: 03:44:03 on Mar 29,2022, Elapsed time: 0:07:09
# Errors: 39, Warnings: 0
# vsim -voptargs="+acc" work.PE_TB 
# Start time: 03:44:04 on Mar 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.PE_TB(fast)
# Loading work.PE_Lin_gen(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_TB/*
run
# Initialized
# i=          0	out=   z,   z,   z,   z
# i=          1	out=   z,   z,   z,   z
# i=          2	out=   z,   z,   z,   z
# i=          3	out=   z,   z,   z,   z
# i=          4	out=   z,   z,   z,   z
# i=          5	out=   z,   z,   z,   z
# i=          6	out=   z,   z,   z,   z
# i=          7	out=   z,   z,   z,   z
# i=          0	out=   z,   z,   z,   z
add wave -position insertpoint sim:/PE_TB/dut/*
add wave /PE_TB/w
# Compile of lin_gen_tb.sv was successful.
# Compile of pe.sv was successful.
# Compile of pe_lin_gen.sv failed with 2 errors.
# 3 compiles, 1 failed with 2 errors.
# Compile of pe.sv was successful.
# Compile of pe_lin_gen.sv failed with 2 errors.
# Compile of pe_lin_gen.sv was successful.
vsim -voptargs=+acc work.PE_TB
# End time: 03:51:43 on Mar 29,2022, Elapsed time: 0:07:39
# Errors: 685, Warnings: 0
# vsim -voptargs="+acc" work.PE_TB 
# Start time: 03:51:43 on Mar 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.PE_TB(fast)
# Loading work.PE_Lin_gen(fast)
# Loading work.PE(fast)
add wave -position insertpoint sim:/PE_TB/*
run
# Initialized
# i=          0	out=   0,   0,   0,   0
# i=          1	out=   0,   0,   0,   0
# i=          2	out=   0,   1,   0,   0
# i=          3	out=   0,   3,   2,   0
# i=          4	out=   0,   6,   6,   3
# i=          5	out=   0,  10,  12,   9
# i=          6	out=   0,  15,  20,  18
# i=          7	out=   0,  21,  30,  30
# i=          0	out=   0,  28,  42,  45
run
# i=          1	out=   0,  36,  56,  63
# i=          2	out=   0,  36,  72,  84
# i=          3	out=   0,  36,  72, 108
# i=          4	out=   0,  36,  72, 108
# i=          5	out=   0,  36,  72, 108
# i=          6	out=   0,  36,  72, 108
# i=          7	out=   0,  36,  72, 108
# ** Error: (vsim-VCD-3453) VCD dumping is not enabled for file "lin_gen_tb.vcd".    : /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv(60)
#    Time: 330 ns  Iteration: 1  Instance: /PE_TB
# ** Note: $finish    : /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv(62)
#    Time: 330 ns  Iteration: 1  Instance: /PE_TB
# 1
# Break in Module PE_TB at /home/esp2022/bh2803/esp/Systola/rtl/lin_gen_tb.sv line 62
# End time: 03:53:38 on Mar 29,2022, Elapsed time: 0:01:55
# Errors: 324, Warnings: 0
