{"vcs1":{"timestamp_begin":1747324567.176792063, "rt":10.19, "ut":10.28, "st":0.68}}
{"vcselab":{"timestamp_begin":1747324577.458825438, "rt":0.42, "ut":0.30, "st":0.11}}
{"link":{"timestamp_begin":1747324577.944263097, "rt":0.48, "ut":0.21, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747324566.508560559}
{"VCS_COMP_START_TIME": 1747324566.508560559}
{"VCS_COMP_END_TIME": 1747324578.591110283}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 485636}}
{"vcselab": {"peak_mem": 183888}}
