Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jul  3 15:20:44 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                           Logical Path                                                           | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |  Start Point Pin  |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------+--------------------------+
| Path #1   | 10.000      | 9.265      | 2.550(28%)  | 6.715(72%) | -0.030     | 0.589 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[14][31]/D |
| Path #2   | 10.000      | 9.226      | 2.550(28%)  | 6.676(72%) | -0.054     | 0.604 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[0][31]/D  |
| Path #3   | 10.000      | 9.226      | 2.550(28%)  | 6.676(72%) | -0.054     | 0.604 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[3][31]/D  |
| Path #4   | 10.000      | 9.243      | 2.550(28%)  | 6.693(72%) | -0.051     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[12][31]/D |
| Path #5   | 10.000      | 9.195      | 2.550(28%)  | 6.645(72%) | -0.052     | 0.637 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[1][31]/D  |
| Path #6   | 10.000      | 9.210      | 2.951(33%)  | 6.259(67%) | -0.055     | 0.641 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[6][28]/D  |
| Path #7   | 10.000      | 9.190      | 2.550(28%)  | 6.640(72%) | -0.049     | 0.645 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[15][31]/D |
| Path #8   | 10.000      | 9.171      | 2.550(28%)  | 6.621(72%) | -0.052     | 0.661 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[6][31]/D  |
| Path #9   | 10.000      | 9.187      | 2.550(28%)  | 6.637(72%) | -0.048     | 0.672 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[4][31]/D  |
| Path #10  | 10.000      | 9.181      | 2.951(33%)  | 6.230(67%) | -0.035     | 0.682 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[0][28]/D  |
| Path #11  | 10.000      | 9.186      | 2.550(28%)  | 6.636(72%) | -0.028     | 0.690 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[9][31]/D  |
| Path #12  | 10.000      | 8.839      | 0.952(11%)  | 7.887(89%) | -0.266     | 0.691 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][5]/CE  |
| Path #13  | 10.000      | 8.839      | 0.952(11%)  | 7.887(89%) | -0.266     | 0.691 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][7]/CE  |
| Path #14  | 10.000      | 8.839      | 0.952(11%)  | 7.887(89%) | -0.266     | 0.691 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][8]/CE  |
| Path #15  | 10.000      | 9.171      | 2.550(28%)  | 6.621(72%) | -0.052     | 0.697 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[5][31]/D  |
| Path #16  | 10.000      | 9.136      | 3.093(34%)  | 6.043(66%) | -0.049     | 0.713 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[12][26]/D |
| Path #17  | 10.000      | 9.136      | 3.093(34%)  | 6.043(66%) | -0.049     | 0.713 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[15][26]/D |
| Path #18  | 10.000      | 9.154      | 3.093(34%)  | 6.061(66%) | -0.054     | 0.726 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[14][26]/D |
| Path #19  | 10.000      | 9.089      | 3.093(35%)  | 5.996(65%) | -0.050     | 0.745 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[13][26]/D |
| Path #20  | 10.000      | 9.086      | 3.093(35%)  | 5.993(65%) | -0.048     | 0.750 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[4][26]/D  |
| Path #21  | 10.000      | 9.084      | 3.093(35%)  | 5.991(65%) | -0.048     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[7][26]/D  |
| Path #22  | 10.000      | 8.724      | 1.730(20%)  | 6.994(80%) | -0.284     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][103]/CE |
| Path #23  | 10.000      | 8.724      | 1.730(20%)  | 6.994(80%) | -0.284     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][124]/CE |
| Path #24  | 10.000      | 9.079      | 3.093(35%)  | 5.986(65%) | -0.047     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[2][26]/D  |
| Path #25  | 10.000      | 9.072      | 2.951(33%)  | 6.121(67%) | -0.055     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[7][28]/D  |
| Path #26  | 10.000      | 9.078      | 3.093(35%)  | 5.985(65%) | -0.048     | 0.772 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[5][26]/D  |
| Path #27  | 10.000      | 9.084      | 3.093(35%)  | 5.991(65%) | -0.028     | 0.772 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[9][26]/D  |
| Path #28  | 10.000      | 9.067      | 2.951(33%)  | 6.116(67%) | -0.052     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[14][28]/D |
| Path #29  | 10.000      | 8.699      | 1.730(20%)  | 6.969(80%) | -0.282     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][101]/CE |
| Path #30  | 10.000      | 8.699      | 1.730(20%)  | 6.969(80%) | -0.282     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][105]/CE |
| Path #31  | 10.000      | 8.699      | 1.730(20%)  | 6.969(80%) | -0.282     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][110]/CE |
| Path #32  | 10.000      | 8.699      | 1.730(20%)  | 6.969(80%) | -0.282     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][117]/CE |
| Path #33  | 10.000      | 8.699      | 1.730(20%)  | 6.969(80%) | -0.282     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][120]/CE |
| Path #34  | 10.000      | 9.065      | 2.951(33%)  | 6.114(67%) | -0.053     | 0.780 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[4][28]/D  |
| Path #35  | 10.000      | 8.494      | 1.528(18%)  | 6.966(82%) | -0.283     | 0.781 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][124]/CE |
| Path #36  | 10.000      | 9.089      | 3.093(35%)  | 5.996(65%) | -0.047     | 0.784 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[8][26]/D  |
| Path #37  | 10.000      | 9.063      | 2.951(33%)  | 6.112(67%) | -0.034     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[1][28]/D  |
| Path #38  | 10.000      | 9.068      | 2.951(33%)  | 6.117(67%) | -0.034     | 0.796 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[3][28]/D  |
| Path #39  | 10.000      | 8.695      | 0.952(11%)  | 7.743(89%) | -0.267     | 0.798 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][2]/CE  |
| Path #40  | 10.000      | 8.695      | 0.952(11%)  | 7.743(89%) | -0.267     | 0.798 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][3]/CE  |
| Path #41  | 10.000      | 8.695      | 0.952(11%)  | 7.743(89%) | -0.267     | 0.798 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[9][6]/CE  |
| Path #42  | 10.000      | 8.502      | 1.530(18%)  | 6.972(82%) | -0.284     | 0.802 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][110]/CE |
| Path #43  | 10.000      | 8.502      | 1.530(18%)  | 6.972(82%) | -0.284     | 0.802 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][124]/CE |
| Path #44  | 10.000      | 9.043      | 2.550(29%)  | 6.493(71%) | -0.051     | 0.804 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[7][31]/D  |
| Path #45  | 10.000      | 9.066      | 2.550(29%)  | 6.516(71%) | -0.028     | 0.804 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[8][31]/D  |
| Path #46  | 10.000      | 8.667      | 1.730(20%)  | 6.937(80%) | -0.288     | 0.805 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][102]/CE |
| Path #47  | 10.000      | 8.667      | 1.730(20%)  | 6.937(80%) | -0.288     | 0.805 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][104]/CE |
| Path #48  | 10.000      | 8.667      | 1.730(20%)  | 6.937(80%) | -0.288     | 0.805 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][107]/CE |
| Path #49  | 10.000      | 9.037      | 2.550(29%)  | 6.487(71%) | -0.052     | 0.809 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[2][31]/D  |
| Path #50  | 10.000      | 8.665      | 1.730(20%)  | 6.935(80%) | -0.285     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][100]/CE |
| Path #51  | 10.000      | 8.665      | 1.730(20%)  | 6.935(80%) | -0.285     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][109]/CE |
| Path #52  | 10.000      | 8.665      | 1.730(20%)  | 6.935(80%) | -0.285     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][119]/CE |
| Path #53  | 10.000      | 9.039      | 2.550(29%)  | 6.489(71%) | -0.046     | 0.819 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[10][31]/D |
| Path #54  | 10.000      | 9.075      | 2.550(29%)  | 6.525(71%) | -0.051     | 0.823 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[13][31]/D |
| Path #55  | 10.000      | 8.444      | 1.528(19%)  | 6.916(81%) | -0.285     | 0.829 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][100]/CE |
| Path #56  | 10.000      | 8.444      | 1.528(19%)  | 6.916(81%) | -0.285     | 0.829 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][119]/CE |
| Path #57  | 10.000      | 8.644      | 1.730(21%)  | 6.914(79%) | -0.287     | 0.829 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][99]/CE  |
| Path #58  | 10.000      | 8.434      | 1.528(19%)  | 6.906(81%) | -0.294     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][112]/CE |
| Path #59  | 10.000      | 8.434      | 1.528(19%)  | 6.906(81%) | -0.294     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][113]/CE |
| Path #60  | 10.000      | 8.434      | 1.528(19%)  | 6.906(81%) | -0.294     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][115]/CE |
| Path #61  | 10.000      | 8.644      | 1.730(21%)  | 6.914(79%) | -0.286     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][106]/CE |
| Path #62  | 10.000      | 8.644      | 1.730(21%)  | 6.914(79%) | -0.286     | 0.830 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][121]/CE |
| Path #63  | 10.000      | 8.659      | 0.952(11%)  | 7.707(89%) | -0.268     | 0.833 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[1][0]/CE  |
| Path #64  | 10.000      | 9.040      | 2.550(29%)  | 6.490(71%) | -0.046     | 0.834 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(165)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C  | r_register_reg[11][31]/D |
| Path #65  | 10.000      | 8.436      | 1.528(19%)  | 6.908(81%) | -0.287     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][121]/CE |
| Path #66  | 10.000      | 8.436      | 1.528(19%)  | 6.908(81%) | -0.287     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][99]/CE  |
| Path #67  | 10.000      | 8.660      | 0.952(11%)  | 7.708(89%) | -0.264     | 0.836 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[7][8]/CE  |
| Path #68  | 10.000      | 8.464      | 1.530(19%)  | 6.934(81%) | -0.285     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][100]/CE |
| Path #69  | 10.000      | 8.464      | 1.530(19%)  | 6.934(81%) | -0.285     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][109]/CE |
| Path #70  | 10.000      | 8.464      | 1.530(19%)  | 6.934(81%) | -0.285     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][119]/CE |
| Path #71  | 10.000      | 8.623      | 1.730(21%)  | 6.893(79%) | -0.291     | 0.846 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][97]/CE  |
| Path #72  | 10.000      | 8.419      | 1.530(19%)  | 6.889(81%) | -0.286     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][108]/CE |
| Path #73  | 10.000      | 8.992      | 2.741(31%)  | 6.251(69%) | -0.041     | 0.851 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[0][18]/D  |
| Path #74  | 10.000      | 8.999      | 3.093(35%)  | 5.906(65%) | -0.047     | 0.852 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[11][26]/D |
| Path #75  | 10.000      | 8.997      | 3.093(35%)  | 5.904(65%) | -0.046     | 0.855 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[0][26]/D  |
| Path #76  | 10.000      | 8.609      | 1.730(21%)  | 6.879(79%) | -0.291     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][108]/CE |
| Path #77  | 10.000      | 8.609      | 1.730(21%)  | 6.879(79%) | -0.291     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][122]/CE |
| Path #78  | 10.000      | 8.609      | 1.730(21%)  | 6.879(79%) | -0.291     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][123]/CE |
| Path #79  | 10.000      | 8.609      | 1.730(21%)  | 6.879(79%) | -0.291     | 0.860 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][96]/CE  |
| Path #80  | 10.000      | 8.978      | 2.741(31%)  | 6.237(69%) | -0.040     | 0.866 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[2][18]/D  |
| Path #81  | 10.000      | 8.628      | 0.952(12%)  | 7.676(88%) | -0.266     | 0.866 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C | r_register_reg[7][3]/CE  |
| Path #82  | 10.000      | 8.399      | 1.530(19%)  | 6.869(81%) | -0.286     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][102]/CE |
| Path #83  | 10.000      | 8.976      | 2.741(31%)  | 6.235(69%) | -0.040     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[11][18]/D |
| Path #84  | 10.000      | 9.023      | 2.741(31%)  | 6.282(69%) | -0.043     | 0.868 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[14][18]/D |
| Path #85  | 10.000      | 8.975      | 2.951(33%)  | 6.024(67%) | -0.051     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[12][28]/D |
| Path #86  | 10.000      | 8.968      | 2.951(33%)  | 6.017(67%) | -0.051     | 0.879 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[10][28]/D |
| Path #87  | 10.000      | 8.388      | 1.530(19%)  | 6.858(81%) | -0.284     | 0.880 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][105]/CE |
| Path #88  | 10.000      | 8.388      | 1.530(19%)  | 6.858(81%) | -0.284     | 0.880 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(153)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[5][120]/CE |
| Path #89  | 10.000      | 8.388      | 1.528(19%)  | 6.860(81%) | -0.289     | 0.881 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][108]/CE |
| Path #90  | 10.000      | 8.388      | 1.528(19%)  | 6.860(81%) | -0.289     | 0.881 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][122]/CE |
| Path #91  | 10.000      | 8.388      | 1.528(19%)  | 6.860(81%) | -0.289     | 0.881 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT4-(5)-LUT5-(128)-FDRE/CE                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 128         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[7][123]/CE |
| Path #92  | 10.000      | 9.068      | 2.319(26%)  | 6.749(74%) | -0.044     | 0.882 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(2)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_zero_flag_reg/D        |
| Path #93  | 10.000      | 8.627      | 1.730(21%)  | 6.897(79%) | -0.286     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][125]/CE |
| Path #94  | 10.000      | 8.627      | 1.730(21%)  | 6.897(79%) | -0.286     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][126]/CE |
| Path #95  | 10.000      | 8.600      | 1.730(21%)  | 6.870(79%) | -0.277     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][127]/CE |
| Path #96  | 10.000      | 8.600      | 1.730(21%)  | 6.870(79%) | -0.277     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][70]/CE  |
| Path #97  | 10.000      | 8.627      | 1.730(21%)  | 6.897(79%) | -0.286     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][93]/CE  |
| Path #98  | 10.000      | 8.627      | 1.730(21%)  | 6.897(79%) | -0.286     | 0.883 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(4)-LUT4-(1)-LUT4-(7)-LUT4-(6)-LUT2-(26)-LUT6-(153)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 153         | 0          | 1          | FDRE/C                    | FDRE/CE                 | state_reg[9]/C    | cache_val_reg[4][94]/CE  |
| Path #99  | 10.000      | 9.007      | 2.741(31%)  | 6.266(69%) | -0.042     | 0.885 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[13][18]/D |
| Path #100 | 10.000      | 8.966      | 3.093(35%)  | 5.873(65%) | -0.046     | 0.886 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C  | r_register_reg[6][26]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  4  |  5  | 6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 |
+-----------------+-------------+-----+-----+---+----+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 159 | 547 | 5 | 14 | 18 | 17 | 64 | 80 | 32 | 64 |
+-----------------+-------------+-----+-----+---+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


