Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto ff9e6394a1f146e39a05c27689aa0940 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eightBitDRegSim_behav xil_defaultlib.eightBitDRegSim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DReg
Compiling module xil_defaultlib.eightBitDReg
Compiling module xil_defaultlib.eightBitDRegSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot eightBitDRegSim_behav
