FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 93;
0"NC";
1"Z7_SFP_MOD_ABS";
2"Z7_SFP_RX_LOS";
3"Z7_7511_DSD5_R";
4"Z7_FPGA_7511_ISO1_R";
5"Z7_7511_DSD4_R";
6"Z7_7511_DSD3_R";
7"Z7_7511_DSD2_R";
8"Z7_SFP_RS1";
9"Z7_SFP_RS0";
10"Z7_SFP_TX_FAULT";
11"Z7_7511_DSD0_R";
12"Z7_7511_DSD_CLK_R";
13"Z7_7511_DSD1_R";
14"Z7_SFP_SCL";
15"Z7_SFP_SDA";
16"Z7_FPGA_7511_ISO3_R";
17"Z7_FPGA_7511_ISO2_R";
18"Z7_FPGA_7511_ISO0_R";
19"Z7_7511_MCLK_R";
20"Z7_7511_LRCLK_R";
21"Z7_7511_SCLK_R";
22"Z7_SFP_TX_DISABLE";
23"Z7_S6_PL_DATA14";
24"Z7_S6_PL_DATA13";
25"Z7_S6_PL_DATA12";
26"Z7_S6_PL_DATA11";
27"Z7_S6_PL_DATA10";
28"Z7_S6_PL_DATA9";
29"Z7_S6_PL_DATA8";
30"Z7_S6_PL_DATA7";
31"Z7_S6_PL_DATA15";
32"CLK_Z7_PL_50M_MAIN";
33"Z7_S6_PL_DATA2";
34"Z7_S6_PL_DATA3";
35"Z7_S6_PL_DATA0";
36"Z7_S6_PL_DATA1";
37"Z7_S6_PL_DATA4";
38"Z7_S6_PL_DATA6";
39"Z7_S6_PL_DATA5";
%"XC7Z015_1CLG485C"
"4","(-6250,4250)","0","ic","I1";
;
$LOCATION"U59"
VALUE"XC7Z015_1CLG485C"
CDS_SEC"4"
$SEC"4"
CDS_LOCATION"U59"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,1100,-100";
"H5"
$PN"H5"0;
"G1"
$PN"G1"0;
"H1"
$PN"H1"0;
"F1"
$PN"F1"0;
"F2"
$PN"F2"0;
"G2"
$PN"G2"0;
"G3"
$PN"G3"23;
"E3"
$PN"E3"24;
"E4"
$PN"E4"25;
"F4"
$PN"F4"26;
"G4"
$PN"G4"27;
"H3"
$PN"H3"28;
"H4"
$PN"H4"29;
"B1"
$PN"B1"30;
"B2"
$PN"B2"38;
"D2"
$PN"D2"39;
"E2"
$PN"E2"37;
"C1"
$PN"C1"34;
"D1"
$PN"D1"33;
"A1"
$PN"A1"36;
"A2"
$PN"A2"35;
"C3"
$PN"C3"0;
"D3"
$PN"D3"31;
"B3"
$PN"B3"0;
"B4"
$PN"B4"32;
"C4"
$PN"C4"0;
"D5"
$PN"D5"0;
"C5"
$PN"C5"0;
"C6"
$PN"C6"3;
"A4"
$PN"A4"5;
"A5"
$PN"A5"6;
"A6"
$PN"A6"7;
"A7"
$PN"A7"8;
"B6"
$PN"B6"9;
"B7"
$PN"B7"10;
"B8"
$PN"B8"22;
"C8"
$PN"C8"2;
"F6"
$PN"F6"1;
"G6"
$PN"G6"15;
"E5"
$PN"E5"14;
"F5"
$PN"F5"13;
"G7"
$PN"G7"11;
"G8"
$PN"G8"12;
"D8"
$PN"D8"16;
"E8"
$PN"E8"17;
"D6"
$PN"D6"4;
"D7"
$PN"D7"18;
"E7"
$PN"E7"19;
"F7"
$PN"F7"20;
"H6"
$PN"H6"21;
END.
