Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 12 15:18:12 2022
| Host         : DESKTOP-F9B13MH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vend_control_sets_placed.rpt
| Design       : vend
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           12 |
| Yes          | No                    | No                     |              20 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|           Clock Signal           |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|  FSM/nextstate_reg[0][2]_i_2_n_0 |                                    |                                    |                1 |              6 |
|  sys_clk_IBUF_BUFG               | cnter/sec[7]_i_2_n_0               | cnter/detect_coin10/SR[0]          |                2 |             16 |
|  sys_clk_IBUF_BUFG               | cnter/_en_clock_/counter_reg[15]_0 |                                    |                3 |             20 |
|  sys_clk_IBUF_BUFG               |                                    |                                    |                6 |             22 |
|  sys_clk_IBUF_BUFG               |                                    | cnter/_en_clock_/counter_reg[15]_0 |                4 |             30 |
|  sys_clk_IBUF_BUFG               |                                    | cnter/SR[0]                        |                8 |             58 |
+----------------------------------+------------------------------------+------------------------------------+------------------+----------------+


