set_min_delay 30 -rise_from clk2 -rise_through adder1 -fall_to port1 -ignore_clock_latency -reset_path
