//
// Written by Synplify Pro 
// Product Version "U-2023.03LR-1"
// Program "Synplify Pro", Mapper "map202303lat, Build 062R"
// Tue Apr 15 16:35:04 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v "
// file 1 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v "
// file 2 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v "
// file 3 "\c:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ice40up.v "
// file 5 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v "
// file 6 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 7 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_add.v "
// file 8 "\c:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 9 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v "
// file 10 "\c:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 11 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v "
// file 12 "\c:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 13 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v "
// file 14 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v "
// file 15 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v "
// file 16 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v "
// file 17 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v "
// file 18 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 19 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v "
// file 20 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 21 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v "
// file 22 "\c:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 23 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v "
// file 24 "\c:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 25 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v "
// file 26 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v "
// file 27 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v "
// file 28 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v "
// file 29 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v "
// file 30 "\c:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v "
// file 31 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v "
// file 32 "\c:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 33 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v "
// file 34 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v "
// file 35 "\c:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v "
// file 36 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\my_pll.v "
// file 37 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v "
// file 38 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v "
// file 39 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v "
// file 40 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v "
// file 41 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v "
// file 42 "\z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v "
// file 43 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\pattern_gen.v "
// file 44 "\z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v "
// file 45 "\c:\lscc\radiant\2023.1\synpbase\lib\nlconst.dat "
// file 46 "\z:\senior_design\0v7670_verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc "
// file 47 "\z:/senior_design/0v7670_verilog/camera_output/impl_1/camera_output_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module mypll_ipgen_lscc_pll_Z1_layer0 (
  clk_12MHz_c,
  clk_25MHz_c
)
;
input clk_12MHz_c ;
output clk_25MHz_c ;
wire clk_12MHz_c ;
wire clk_25MHz_c ;
wire intfbout_w ;
wire GND ;
wire VCC ;
wire outglobal_o ;
wire outcoreb_o ;
wire outglobalb_o ;
wire sdo_o ;
wire lock_o ;
//@42:35
// @42:202
  PLL_B u_PLL_B (
	.REFERENCECLK(clk_12MHz_c),
	.FEEDBACK(intfbout_w),
	.DYNAMICDELAY7(GND),
	.DYNAMICDELAY6(GND),
	.DYNAMICDELAY5(GND),
	.DYNAMICDELAY4(GND),
	.DYNAMICDELAY3(GND),
	.DYNAMICDELAY2(GND),
	.DYNAMICDELAY1(GND),
	.DYNAMICDELAY0(GND),
	.BYPASS(GND),
	.RESET_N(VCC),
	.SCLK(GND),
	.SDI(GND),
	.LATCH(GND),
	.INTFBOUT(intfbout_w),
	.OUTCORE(clk_25MHz_c),
	.OUTGLOBAL(outglobal_o),
	.OUTCOREB(outcoreb_o),
	.OUTGLOBALB(outglobalb_o),
	.SDO(sdo_o),
	.LOCK(lock_o)
);
defparam u_PLL_B.FEEDBACK_PATH="SIMPLE";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK="FIXED";
defparam u_PLL_B.FDA_FEEDBACK="0";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE="FIXED";
defparam u_PLL_B.FDA_RELATIVE="0";
defparam u_PLL_B.SHIFTREG_DIV_MODE="0";
defparam u_PLL_B.PLLOUT_SELECT_PORTA="GENCLK";
defparam u_PLL_B.PLLOUT_SELECT_PORTB="GENCLK";
defparam u_PLL_B.DIVR="0";
defparam u_PLL_B.DIVF="66";
defparam u_PLL_B.DIVQ="5";
defparam u_PLL_B.FILTER_RANGE="1";
defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR="NONE";
defparam u_PLL_B.ENABLE_ICEGATE_PORTA="0";
defparam u_PLL_B.ENABLE_ICEGATE_PORTB="0";
defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK="12.000000";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll_ipgen_lscc_pll_Z1_layer0 */

module mypll (
  clk_25MHz_c,
  clk_12MHz_c
)
;
output clk_25MHz_c ;
input clk_12MHz_c ;
wire clk_25MHz_c ;
wire clk_12MHz_c ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @42:35
  mypll_ipgen_lscc_pll_Z1_layer0 lscc_pll_inst (
	.clk_12MHz_c(clk_12MHz_c),
	.clk_25MHz_c(clk_25MHz_c)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* mypll */

module camera_read (
  CAMERA_DATA_IN_c,
  pixel_data,
  CAMERA_HREF_IN_c,
  CAMERA_VSYNC_IN_c,
  pixel_valid_c,
  frame_done_c,
  CAMERA_PCLOCK_c
)
;
input [7:0] CAMERA_DATA_IN_c ;
output [7:0] pixel_data ;
input CAMERA_HREF_IN_c ;
input CAMERA_VSYNC_IN_c ;
output pixel_valid_c ;
output frame_done_c ;
input CAMERA_PCLOCK_c ;
wire CAMERA_HREF_IN_c ;
wire CAMERA_VSYNC_IN_c ;
wire pixel_valid_c ;
wire frame_done_c ;
wire CAMERA_PCLOCK_c ;
wire [0:0] FSM_state;
wire pixel_half ;
wire pixel_half_1 ;
wire GND ;
wire VCC ;
wire frame_done ;
wire CAMERA_VSYNC_IN_c_i ;
wire pixel_valid ;
wire pixel_half_RNIKJ0O ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_4 ;
// @38:38
  FD1P3DZ pixel_half_Z (
	.Q(pixel_half),
	.D(pixel_half_1),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ frame_done_Z (
	.Q(frame_done_c),
	.D(frame_done),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ \FSM_state_Z[0]  (
	.Q(FSM_state[0]),
	.D(CAMERA_VSYNC_IN_c_i),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ pixel_valid_Z (
	.Q(pixel_valid_c),
	.D(pixel_valid),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(VCC)
);
// @38:38
  FD1P3DZ \pixel_data_Z[7]  (
	.Q(pixel_data[7]),
	.D(CAMERA_DATA_IN_c[7]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[6]  (
	.Q(pixel_data[6]),
	.D(CAMERA_DATA_IN_c[6]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[5]  (
	.Q(pixel_data[5]),
	.D(CAMERA_DATA_IN_c[5]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[4]  (
	.Q(pixel_data[4]),
	.D(CAMERA_DATA_IN_c[4]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[3]  (
	.Q(pixel_data[3]),
	.D(CAMERA_DATA_IN_c[3]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[2]  (
	.Q(pixel_data[2]),
	.D(CAMERA_DATA_IN_c[2]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[1]  (
	.Q(pixel_data[1]),
	.D(CAMERA_DATA_IN_c[1]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
// @38:38
  FD1P3DZ \pixel_data_Z[0]  (
	.Q(pixel_data[0]),
	.D(CAMERA_DATA_IN_c[0]),
	.CK(CAMERA_PCLOCK_c),
	.CD(GND),
	.SP(pixel_half_RNIKJ0O)
);
  LUT4 frame_done_RNO (
	.A(CAMERA_VSYNC_IN_c),
	.B(FSM_state[0]),
	.C(GND),
	.D(GND),
	.Z(frame_done)
);
defparam frame_done_RNO.INIT="0x8888";
  LUT4 \FSM_state_RNO[0]  (
	.A(CAMERA_VSYNC_IN_c),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(CAMERA_VSYNC_IN_c_i)
);
defparam \FSM_state_RNO[0] .INIT="0x5555";
  LUT4 pixel_half_RNIKJ0O_cZ (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_RNIKJ0O)
);
defparam pixel_half_RNIKJ0O_cZ.INIT="0x8080";
  LUT4 pixel_valid_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(pixel_valid_c),
	.C(FSM_state[0]),
	.D(pixel_half),
	.Z(pixel_valid)
);
defparam pixel_valid_RNO.INIT="0xAC0C";
  LUT4 pixel_half_RNO (
	.A(CAMERA_HREF_IN_c),
	.B(FSM_state[0]),
	.C(pixel_half),
	.D(GND),
	.Z(pixel_half_1)
);
defparam pixel_half_RNO.INIT="0x4848";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* camera_read */

module vga (
  vga_read_address,
  col_RNI9E1P_0,
  col_RNIBG1P_0,
  col_RNIDI1P_0,
  col_RNIFK1P_0,
  col_RNIHM1P_0,
  col_RNIJO1P_0,
  address_counter,
  data_out2_1,
  data_out2_0,
  data_out2_9,
  data_out2_8,
  data_out0_1,
  data_out0_0,
  data_out0_9,
  data_out0_8,
  data_out1_0,
  data_out1_8,
  data_out1_1,
  data_out1_9,
  fsm_state_0_d0,
  debug_state_c,
  spram_addr,
  row,
  col,
  N_257_i,
  N_22_i,
  N_24_i,
  N_26_i,
  N_16_i,
  N_256_i,
  fsm_state_0_sqmuxa_2,
  fsm_state_1_sqmuxa_3_i_1z,
  VGA_VSYNC_0_i,
  N_13_i,
  N_254_i_1z,
  N_252_i_1z,
  WR2,
  WR1,
  WR0,
  WR,
  pixel_toggle_0_sqmuxa_i_0_1z,
  N_136,
  prev_pixel_valid,
  pixel_valid_c,
  fsm_state_0,
  CAMERA_VSYNC_IN_c,
  start_prev,
  pixel_toggle,
  start_c,
  N_20_i,
  N_113,
  clk_25MHz_c,
  fsm_state_1z
)
;
input [15:6] vga_read_address ;
output col_RNI9E1P_0 ;
output col_RNIBG1P_0 ;
output col_RNIDI1P_0 ;
output col_RNIFK1P_0 ;
output col_RNIHM1P_0 ;
output col_RNIJO1P_0 ;
input [15:0] address_counter ;
input data_out2_1 ;
input data_out2_0 ;
input data_out2_9 ;
input data_out2_8 ;
input data_out0_1 ;
input data_out0_0 ;
input data_out0_9 ;
input data_out0_8 ;
input data_out1_0 ;
input data_out1_8 ;
input data_out1_1 ;
input data_out1_9 ;
input fsm_state_0_d0 ;
input [1:0] debug_state_c ;
output [13:6] spram_addr ;
output [9:0] row ;
output [9:6] col ;
output N_257_i ;
output N_22_i ;
output N_24_i ;
output N_26_i ;
output N_16_i ;
output N_256_i ;
output fsm_state_0_sqmuxa_2 ;
output fsm_state_1_sqmuxa_3_i_1z ;
output VGA_VSYNC_0_i ;
output N_13_i ;
output N_254_i_1z ;
output N_252_i_1z ;
output WR2 ;
output WR1 ;
output WR0 ;
input WR ;
output pixel_toggle_0_sqmuxa_i_0_1z ;
output N_136 ;
input prev_pixel_valid ;
input pixel_valid_c ;
output fsm_state_0 ;
input CAMERA_VSYNC_IN_c ;
input start_prev ;
input pixel_toggle ;
input start_c ;
output N_20_i ;
output N_113 ;
input clk_25MHz_c ;
output fsm_state_1z ;
wire col_RNI9E1P_0 ;
wire col_RNIBG1P_0 ;
wire col_RNIDI1P_0 ;
wire col_RNIFK1P_0 ;
wire col_RNIHM1P_0 ;
wire col_RNIJO1P_0 ;
wire data_out2_1 ;
wire data_out2_0 ;
wire data_out2_9 ;
wire data_out2_8 ;
wire data_out0_1 ;
wire data_out0_0 ;
wire data_out0_9 ;
wire data_out0_8 ;
wire data_out1_0 ;
wire data_out1_8 ;
wire data_out1_1 ;
wire data_out1_9 ;
wire fsm_state_0_d0 ;
wire N_257_i ;
wire N_22_i ;
wire N_24_i ;
wire N_26_i ;
wire N_16_i ;
wire N_256_i ;
wire fsm_state_0_sqmuxa_2 ;
wire fsm_state_1_sqmuxa_3_i_1z ;
wire VGA_VSYNC_0_i ;
wire N_13_i ;
wire N_254_i_1z ;
wire N_252_i_1z ;
wire WR2 ;
wire WR1 ;
wire WR0 ;
wire WR ;
wire pixel_toggle_0_sqmuxa_i_0_1z ;
wire N_136 ;
wire prev_pixel_valid ;
wire pixel_valid_c ;
wire fsm_state_0 ;
wire CAMERA_VSYNC_IN_c ;
wire start_prev ;
wire pixel_toggle ;
wire start_c ;
wire N_20_i ;
wire N_113 ;
wire clk_25MHz_c ;
wire fsm_state_1z ;
wire [9:2] row_3;
wire [9:5] col_3;
wire [5:0] col_Z;
wire [0:0] col_RNO;
wire [9:5] col_RNO_0;
wire [0:0] fsm_state_cnst_i_i_a2_0_9_x;
wire [0:0] fsm_state_cnst_i_i_a2_0_10;
wire [0:0] fsm_state_cnst_i_i_a2_0_9;
wire [0:0] row_3_i_a2_0;
wire [1:1] RGB_i_o2_0_0;
wire GND ;
wire col11 ;
wire un3_row_1_cry_1_c_0_S1 ;
wire N_40_i ;
wire VCC ;
wire un2_col_cry_6_c_0_S1 ;
wire un2_col_cry_6_c_0_S0 ;
wire un3_row_1_cry_8_c_0_S0 ;
wire un3_row_1_cry_6_c_0_S1 ;
wire un3_row_1_cry_6_c_0_S0 ;
wire un3_row_1_cry_4_c_0_S1 ;
wire un3_row_1_cry_4_c_0_S0 ;
wire un2_col_cry_4_c_0_S0 ;
wire un2_col_cry_2_c_0_S1 ;
wire un2_col_cry_2_c_0_S0 ;
wire un2_col_cry_1_c_0_S1 ;
wire N_20_i_x0 ;
wire col11_0_a2_5 ;
wire un2_col_cry_8_c_0_S0 ;
wire un2_col_cry_8_c_0_S1 ;
wire un2_col_cry_4_c_0_S1 ;
wire N_384 ;
wire row12_i_i_a2_1 ;
wire row12_i_i_a2_2_2 ;
wire row12_i_i_a2_2_3 ;
wire N_385 ;
wire N_391 ;
wire N_110 ;
wire g0_i_m2_i_a5_2_7 ;
wire g0_i_m2_i_a5_2_10 ;
wire g0_i_0_x1 ;
wire col11_0_a2_4 ;
wire g0_5 ;
wire g0_4 ;
wire N_225 ;
wire g0_i_m2_i_a5_2_6 ;
wire N_8 ;
wire g0_i_m2_0_1 ;
wire g0_i_m2_i_a5_2_9 ;
wire g0_i_a4_0_6 ;
wire g0_i_a4_0_5 ;
wire g0_i_a4_0_9 ;
wire g0_i_0 ;
wire N_299 ;
wire N_301 ;
wire N_295 ;
wire N_300 ;
wire N_302 ;
wire N_293 ;
wire fsm_state8 ;
wire N_60 ;
wire N_296 ;
wire VSYNC_0_a2_3 ;
wire VGA_VSYNC_0_5 ;
wire HSYNC_i_0 ;
wire N_279 ;
wire N_26_1 ;
wire N_266 ;
wire N_267 ;
wire un3_row_1_cry_7 ;
wire un3_row_1_cry_8_c_0_COUT ;
wire un3_row_1_cry_5 ;
wire un3_row_1_cry_3 ;
wire un3_row_1_cry_1 ;
wire un2_col_cry_7 ;
wire un2_col_cry_8_c_0_COUT ;
wire un2_col_cry_5 ;
wire un2_col_cry_3 ;
wire un2_col_cry_1 ;
wire N_1 ;
wire N_2 ;
// @37:10
  FD1P3DZ \row_Z[2]  (
	.Q(row[2]),
	.D(row_3[2]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[1]  (
	.Q(row[1]),
	.D(un3_row_1_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[0]  (
	.Q(row[0]),
	.D(N_40_i),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \col_Z[9]  (
	.Q(col[9]),
	.D(col_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[8]  (
	.Q(col[8]),
	.D(col_3[8]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[7]  (
	.Q(col[7]),
	.D(un2_col_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col_Z[6]  (
	.Q(col[6]),
	.D(un2_col_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \row_Z[9]  (
	.Q(row[9]),
	.D(row_3[9]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[8]  (
	.Q(row[8]),
	.D(un3_row_1_cry_8_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[7]  (
	.Q(row[7]),
	.D(un3_row_1_cry_6_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[6]  (
	.Q(row[6]),
	.D(un3_row_1_cry_6_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[5]  (
	.Q(row[5]),
	.D(un3_row_1_cry_4_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[4]  (
	.Q(row[4]),
	.D(un3_row_1_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \row_Z[3]  (
	.Q(row[3]),
	.D(row_3[3]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(col11)
);
// @37:10
  FD1P3DZ \col[4]  (
	.Q(col_Z[4]),
	.D(un2_col_cry_4_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col[3]  (
	.Q(col_Z[3]),
	.D(un2_col_cry_2_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col[2]  (
	.Q(col_Z[2]),
	.D(un2_col_cry_2_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col[1]  (
	.Q(col_Z[1]),
	.D(un2_col_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col[0]  (
	.Q(col_Z[0]),
	.D(col_RNO[0]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @37:10
  FD1P3DZ \col[5]  (
	.Q(col_Z[5]),
	.D(col_3[5]),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
  LUT4 \col_RNO_cZ[0]  (
	.A(col_Z[0]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(col_RNO[0])
);
defparam \col_RNO_cZ[0] .INIT="0x5555";
  LUT4 N_20_i_ns (
	.A(N_113),
	.B(N_20_i_x0),
	.C(GND),
	.D(GND),
	.Z(N_20_i)
);
defparam N_20_i_ns.INIT="0xE4E4";
  LUT4 \col_RNO[8]  (
	.A(col11_0_a2_5),
	.B(un2_col_cry_8_c_0_S0),
	.C(col_RNO_0[8]),
	.D(GND),
	.Z(col_3[8])
);
defparam \col_RNO[8] .INIT="0xE4E4";
  LUT4 \col_RNO[9]  (
	.A(col11_0_a2_5),
	.B(un2_col_cry_8_c_0_S1),
	.C(col_RNO_0[9]),
	.D(GND),
	.Z(col_3[9])
);
defparam \col_RNO[9] .INIT="0xE4E4";
  LUT4 \col_RNO[5]  (
	.A(col11_0_a2_5),
	.B(un2_col_cry_4_c_0_S1),
	.C(col_RNO_0[5]),
	.D(GND),
	.Z(col_3[5])
);
defparam \col_RNO[5] .INIT="0xE4E4";
  LUT4 \row_RNO[2]  (
	.A(N_384),
	.B(row12_i_i_a2_1),
	.C(row12_i_i_a2_2_2),
	.D(row12_i_i_a2_2_3),
	.Z(row_3[2])
);
defparam \row_RNO[2] .INIT="0x2AAA";
  LUT4 \row_RNO[3]  (
	.A(N_385),
	.B(row12_i_i_a2_1),
	.C(row12_i_i_a2_2_2),
	.D(row12_i_i_a2_2_3),
	.Z(row_3[3])
);
defparam \row_RNO[3] .INIT="0x2AAA";
  LUT4 \row_RNO[9]  (
	.A(N_391),
	.B(row12_i_i_a2_1),
	.C(row12_i_i_a2_2_2),
	.D(row12_i_i_a2_2_3),
	.Z(row_3[9])
);
defparam \row_RNO[9] .INIT="0x2AAA";
  LUT4 \spram_addr_cZ[6]  (
	.A(N_110),
	.B(address_counter[6]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[6]),
	.Z(spram_addr[6])
);
defparam \spram_addr_cZ[6] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[7]  (
	.A(N_110),
	.B(address_counter[7]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[7]),
	.Z(spram_addr[7])
);
defparam \spram_addr_cZ[7] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[8]  (
	.A(N_110),
	.B(address_counter[8]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[8]),
	.Z(spram_addr[8])
);
defparam \spram_addr_cZ[8] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[9]  (
	.A(N_110),
	.B(address_counter[9]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[9]),
	.Z(spram_addr[9])
);
defparam \spram_addr_cZ[9] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[10]  (
	.A(N_110),
	.B(address_counter[10]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[10]),
	.Z(spram_addr[10])
);
defparam \spram_addr_cZ[10] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[11]  (
	.A(N_110),
	.B(address_counter[11]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[11]),
	.Z(spram_addr[11])
);
defparam \spram_addr_cZ[11] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[12]  (
	.A(N_110),
	.B(address_counter[12]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[12]),
	.Z(spram_addr[12])
);
defparam \spram_addr_cZ[12] .INIT="0xDC8C";
  LUT4 \spram_addr_cZ[13]  (
	.A(N_110),
	.B(address_counter[13]),
	.C(fsm_state_0_d0),
	.D(vga_read_address[13]),
	.Z(spram_addr[13])
);
defparam \spram_addr_cZ[13] .INIT="0xDC8C";
  LUT4 g0_i_m2_i_a5_2_10_cZ (
	.A(fsm_state_cnst_i_i_a2_0_9_x[0]),
	.B(address_counter[8]),
	.C(fsm_state_cnst_i_i_a2_0_10[0]),
	.D(g0_i_m2_i_a5_2_7),
	.Z(g0_i_m2_i_a5_2_10)
);
defparam g0_i_m2_i_a5_2_10_cZ.INIT="0x8000";
  LUT4 \fsm_state_cnst_i_i_a2_0_9_x_cZ[0]  (
	.A(address_counter[10]),
	.B(address_counter[12]),
	.C(address_counter[13]),
	.D(GND),
	.Z(fsm_state_cnst_i_i_a2_0_9_x[0])
);
defparam \fsm_state_cnst_i_i_a2_0_9_x_cZ[0] .INIT="0x0808";
  LUT4 g0_i_0_x1_cZ (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0_d0),
	.D(start_c),
	.Z(g0_i_0_x1)
);
defparam g0_i_0_x1_cZ.INIT="0xF3E1";
  LUT4 \col_RNO_0_cZ[5]  (
	.A(un2_col_cry_4_c_0_S1),
	.B(col_Z[1]),
	.C(col_Z[4]),
	.D(col11_0_a2_4),
	.Z(col_RNO_0[5])
);
defparam \col_RNO_0_cZ[5] .INIT="0x2AAA";
  LUT4 \col_RNO_0_cZ[9]  (
	.A(un2_col_cry_8_c_0_S1),
	.B(col_Z[1]),
	.C(col_Z[4]),
	.D(col11_0_a2_4),
	.Z(col_RNO_0[9])
);
defparam \col_RNO_0_cZ[9] .INIT="0x2AAA";
  LUT4 \col_RNO_0_cZ[8]  (
	.A(un2_col_cry_8_c_0_S0),
	.B(col_Z[1]),
	.C(col_Z[4]),
	.D(col11_0_a2_4),
	.Z(col_RNO_0[8])
);
defparam \col_RNO_0_cZ[8] .INIT="0x2AAA";
  LUT4 N_20_i_x0_cZ (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0_d0),
	.D(pixel_toggle),
	.Z(N_20_i_x0)
);
defparam N_20_i_x0_cZ.INIT="0x0E00";
  LUT4 g0_5_cZ (
	.A(address_counter[4]),
	.B(address_counter[5]),
	.C(address_counter[6]),
	.D(address_counter[7]),
	.Z(g0_5)
);
defparam g0_5_cZ.INIT="0x8000";
  LUT4 g0_4_cZ (
	.A(address_counter[0]),
	.B(address_counter[1]),
	.C(address_counter[2]),
	.D(address_counter[3]),
	.Z(g0_4)
);
defparam g0_4_cZ.INIT="0x8000";
  LUT4 g0 (
	.A(fsm_state_cnst_i_i_a2_0_9[0]),
	.B(fsm_state_cnst_i_i_a2_0_10[0]),
	.C(g0_4),
	.D(g0_5),
	.Z(N_225)
);
defparam g0.INIT="0x8000";
  LUT4 g0_i_m2_i_a5_2_7_cZ (
	.A(address_counter[4]),
	.B(address_counter[5]),
	.C(debug_state_c[0]),
	.D(debug_state_c[1]),
	.Z(g0_i_m2_i_a5_2_7)
);
defparam g0_i_m2_i_a5_2_7_cZ.INIT="0x8000";
  LUT4 g0_i_m2_i_a5_2_6_cZ (
	.A(address_counter[0]),
	.B(address_counter[1]),
	.C(address_counter[6]),
	.D(address_counter[7]),
	.Z(g0_i_m2_i_a5_2_6)
);
defparam g0_i_m2_i_a5_2_6_cZ.INIT="0x8000";
  LUT4 g0_i_m2_i_a5_1 (
	.A(debug_state_c[1]),
	.B(fsm_state_0_d0),
	.C(start_c),
	.D(start_prev),
	.Z(N_8)
);
defparam g0_i_m2_i_a5_1.INIT="0x0100";
  LUT4 g0_i_m2_i_0 (
	.A(CAMERA_VSYNC_IN_c),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0_d0),
	.Z(g0_i_m2_0_1)
);
defparam g0_i_m2_i_0.INIT="0x0313";
  LUT4 g0_i_m2_i_a5_2_9_cZ (
	.A(address_counter[2]),
	.B(address_counter[3]),
	.C(fsm_state_0_d0),
	.D(g0_i_m2_i_a5_2_6),
	.Z(g0_i_m2_i_a5_2_9)
);
defparam g0_i_m2_i_a5_2_9_cZ.INIT="0x0800";
  LUT4 g0_i_m2_0 (
	.A(N_8),
	.B(g0_i_m2_0_1),
	.C(g0_i_m2_i_a5_2_9),
	.D(g0_i_m2_i_a5_2_10),
	.Z(fsm_state_0)
);
defparam g0_i_m2_0.INIT="0x0111";
  LUT4 g0_i_a4_0_6_cZ (
	.A(address_counter[4]),
	.B(address_counter[5]),
	.C(address_counter[6]),
	.D(address_counter[7]),
	.Z(g0_i_a4_0_6)
);
defparam g0_i_a4_0_6_cZ.INIT="0x8000";
  LUT4 g0_i_a4_0_5_cZ (
	.A(address_counter[0]),
	.B(address_counter[1]),
	.C(address_counter[2]),
	.D(address_counter[3]),
	.Z(g0_i_a4_0_5)
);
defparam g0_i_a4_0_5_cZ.INIT="0x8000";
  LUT4 g0_i_a4_0_9_cZ (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_cnst_i_i_a2_0_9[0]),
	.D(g0_i_a4_0_6),
	.Z(g0_i_a4_0_9)
);
defparam g0_i_a4_0_9_cZ.INIT="0x8000";
  LUT4 g0_0 (
	.A(fsm_state_cnst_i_i_a2_0_10[0]),
	.B(g0_i_0),
	.C(g0_i_a4_0_5),
	.D(g0_i_a4_0_9),
	.Z(fsm_state_1z)
);
defparam g0_0.INIT="0x1333";
  LUT4 \col_RNIOREB1_0[1]  (
	.A(N_299),
	.B(N_301),
	.C(col_Z[1]),
	.D(GND),
	.Z(N_295)
);
defparam \col_RNIOREB1_0[1] .INIT="0xACAC";
  LUT4 \col_RNIOREB1[1]  (
	.A(N_300),
	.B(N_302),
	.C(col_Z[1]),
	.D(GND),
	.Z(N_293)
);
defparam \col_RNIOREB1[1] .INIT="0xACAC";
  LUT4 \row_RNIT9H1[2]  (
	.A(row[2]),
	.B(row[9]),
	.C(GND),
	.D(GND),
	.Z(row12_i_i_a2_2_2)
);
defparam \row_RNIT9H1[2] .INIT="0x8888";
  LUT4 fsm_state8_cZ (
	.A(start_c),
	.B(start_prev),
	.C(GND),
	.D(GND),
	.Z(fsm_state8)
);
defparam fsm_state8_cZ.INIT="0x4444";
  LUT4 un1_start_config8_2_i_o2 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(GND),
	.D(GND),
	.Z(N_110)
);
defparam un1_start_config8_2_i_o2.INIT="0xEEEE";
  LUT4 un1_start_config8_2_i_o3 (
	.A(pixel_valid_c),
	.B(prev_pixel_valid),
	.C(GND),
	.D(GND),
	.Z(N_113)
);
defparam un1_start_config8_2_i_o3.INIT="0xDDDD";
  LUT4 \start_config9.start_config9_1_i_0_o3  (
	.A(debug_state_c[0]),
	.B(fsm_state_0_d0),
	.C(GND),
	.D(GND),
	.Z(N_136)
);
defparam \start_config9.start_config9_1_i_0_o3 .INIT="0xDDDD";
  LUT4 \col_RNIO6JH_0[1]  (
	.A(col_Z[1]),
	.B(data_out1_0),
	.C(data_out1_8),
	.D(GND),
	.Z(N_60)
);
defparam \col_RNIO6JH_0[1] .INIT="0xD8D8";
  LUT4 \col_RNIO6JH[1]  (
	.A(col_Z[1]),
	.B(data_out1_1),
	.C(data_out1_9),
	.D(GND),
	.Z(N_296)
);
defparam \col_RNIO6JH[1] .INIT="0xD8D8";
  LUT4 \grayscale_value_4_i_m3[1]  (
	.A(data_out0_1),
	.B(data_out2_1),
	.C(vga_read_address[15]),
	.D(GND),
	.Z(N_299)
);
defparam \grayscale_value_4_i_m3[1] .INIT="0xCACA";
  LUT4 \grayscale_value_4_i_m3[0]  (
	.A(data_out0_0),
	.B(data_out2_0),
	.C(vga_read_address[15]),
	.D(GND),
	.Z(N_300)
);
defparam \grayscale_value_4_i_m3[0] .INIT="0xCACA";
  LUT4 \grayscale_value_1_i_m3[1]  (
	.A(data_out0_9),
	.B(data_out2_9),
	.C(vga_read_address[15]),
	.D(GND),
	.Z(N_301)
);
defparam \grayscale_value_1_i_m3[1] .INIT="0xCACA";
  LUT4 \grayscale_value_1_i_m3[0]  (
	.A(data_out0_8),
	.B(data_out2_8),
	.C(vga_read_address[15]),
	.D(GND),
	.Z(N_302)
);
defparam \grayscale_value_1_i_m3[0] .INIT="0xCACA";
  LUT4 \fsm_state_cnst_i_i_a2_0_10_cZ[0]  (
	.A(address_counter[9]),
	.B(address_counter[11]),
	.C(address_counter[14]),
	.D(address_counter[15]),
	.Z(fsm_state_cnst_i_i_a2_0_10[0])
);
defparam \fsm_state_cnst_i_i_a2_0_10_cZ[0] .INIT="0x0100";
  LUT4 \fsm_state_cnst_i_i_a2_0_9_cZ[0]  (
	.A(address_counter[8]),
	.B(address_counter[10]),
	.C(address_counter[12]),
	.D(address_counter[13]),
	.Z(fsm_state_cnst_i_i_a2_0_9[0])
);
defparam \fsm_state_cnst_i_i_a2_0_9_cZ[0] .INIT="0x0080";
  LUT4 \col_RNIO6P71[5]  (
	.A(col_Z[5]),
	.B(col[6]),
	.C(col[8]),
	.D(col[9]),
	.Z(col11_0_a2_5)
);
defparam \col_RNIO6P71[5] .INIT="0x1000";
  LUT4 \col_RNI8MO71[2]  (
	.A(col_Z[0]),
	.B(col_Z[2]),
	.C(col_Z[3]),
	.D(col[7]),
	.Z(col11_0_a2_4)
);
defparam \col_RNI8MO71[2] .INIT="0x0080";
  LUT4 \row_RNIC523[3]  (
	.A(row[0]),
	.B(row[1]),
	.C(row[3]),
	.D(row[4]),
	.Z(row12_i_i_a2_1)
);
defparam \row_RNIC523[3] .INIT="0x0010";
  LUT4 \row_RNO_0[0]  (
	.A(row[1]),
	.B(row[3]),
	.C(row[4]),
	.D(GND),
	.Z(row_3_i_a2_0[0])
);
defparam \row_RNO_0[0] .INIT="0x0404";
  LUT4 \row_RNIUN23_0[5]  (
	.A(row[5]),
	.B(row[6]),
	.C(row[7]),
	.D(row[8]),
	.Z(row12_i_i_a2_2_3)
);
defparam \row_RNIUN23_0[5] .INIT="0x0001";
  LUT4 pixel_toggle_0_sqmuxa_i_0 (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0_d0),
	.D(GND),
	.Z(pixel_toggle_0_sqmuxa_i_0_1z)
);
defparam pixel_toggle_0_sqmuxa_i_0.INIT="0xF7F7";
  LUT4 \row_RNIG923[2]  (
	.A(row[0]),
	.B(row[1]),
	.C(row[2]),
	.D(row[9]),
	.Z(VSYNC_0_a2_3)
);
defparam \row_RNIG923[2] .INIT="0x0008";
  LUT4 \row_RNIUN23[5]  (
	.A(row[5]),
	.B(row[6]),
	.C(row[7]),
	.D(row[8]),
	.Z(VGA_VSYNC_0_5)
);
defparam \row_RNIUN23[5] .INIT="0x8000";
  LUT4 WR0_0_a3 (
	.A(WR),
	.B(address_counter[14]),
	.C(address_counter[15]),
	.D(GND),
	.Z(WR0)
);
defparam WR0_0_a3.INIT="0x0202";
  LUT4 WR1_0_a3 (
	.A(WR),
	.B(address_counter[14]),
	.C(address_counter[15]),
	.D(GND),
	.Z(WR1)
);
defparam WR1_0_a3.INIT="0x0808";
  LUT4 WR2_0_a3 (
	.A(WR),
	.B(address_counter[14]),
	.C(address_counter[15]),
	.D(GND),
	.Z(WR2)
);
defparam WR2_0_a3.INIT="0x2020";
  LUT4 \col_RNISMQT[5]  (
	.A(col_Z[4]),
	.B(col_Z[5]),
	.C(col[6]),
	.D(GND),
	.Z(HSYNC_i_0)
);
defparam \col_RNISMQT[5] .INIT="0x8181";
  LUT4 \col_RNIDEVM[8]  (
	.A(VGA_VSYNC_0_5),
	.B(col[8]),
	.C(col[9]),
	.D(GND),
	.Z(RGB_i_o2_0_0[1])
);
defparam \col_RNIDEVM[8] .INIT="0xEAEA";
  LUT4 \col_RNIJO1P[5]  (
	.A(N_110),
	.B(address_counter[5]),
	.C(col_Z[5]),
	.D(fsm_state_0_d0),
	.Z(col_RNIJO1P_0)
);
defparam \col_RNIJO1P[5] .INIT="0xD8CC";
  LUT4 \col_RNIHM1P[4]  (
	.A(N_110),
	.B(address_counter[4]),
	.C(col_Z[4]),
	.D(fsm_state_0_d0),
	.Z(col_RNIHM1P_0)
);
defparam \col_RNIHM1P[4] .INIT="0xD8CC";
  LUT4 \col_RNIFK1P[3]  (
	.A(N_110),
	.B(address_counter[3]),
	.C(col_Z[3]),
	.D(fsm_state_0_d0),
	.Z(col_RNIFK1P_0)
);
defparam \col_RNIFK1P[3] .INIT="0xD8CC";
  LUT4 \col_RNIDI1P[2]  (
	.A(N_110),
	.B(address_counter[2]),
	.C(col_Z[2]),
	.D(fsm_state_0_d0),
	.Z(col_RNIDI1P_0)
);
defparam \col_RNIDI1P[2] .INIT="0xD8CC";
  LUT4 \col_RNIBG1P[1]  (
	.A(N_110),
	.B(address_counter[1]),
	.C(col_Z[1]),
	.D(fsm_state_0_d0),
	.Z(col_RNIBG1P_0)
);
defparam \col_RNIBG1P[1] .INIT="0xD8CC";
  LUT4 \col_RNI9E1P[0]  (
	.A(N_110),
	.B(address_counter[0]),
	.C(col_Z[0]),
	.D(fsm_state_0_d0),
	.Z(col_RNI9E1P_0)
);
defparam \col_RNI9E1P[0] .INIT="0xD8CC";
  LUT4 \row_RNIDSKB1[9]  (
	.A(col[7]),
	.B(col[9]),
	.C(row[9]),
	.D(RGB_i_o2_0_0[1]),
	.Z(N_279)
);
defparam \row_RNIDSKB1[9] .INIT="0xFFF8";
  LUT4 \col_RNI37E33[4]  (
	.A(col_Z[1]),
	.B(col_Z[4]),
	.C(col11_0_a2_4),
	.D(col11_0_a2_5),
	.Z(col11)
);
defparam \col_RNI37E33[4] .INIT="0x8000";
  LUT4 N_252_i (
	.A(N_113),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0_d0),
	.Z(N_252_i_1z)
);
defparam N_252_i.INIT="0x004C";
  LUT4 N_254_i (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state_0_d0),
	.D(GND),
	.Z(N_254_i_1z)
);
defparam N_254_i.INIT="0x0606";
  LUT4 \col_RNI1NLR1[7]  (
	.A(col[7]),
	.B(col[8]),
	.C(col[9]),
	.D(HSYNC_i_0),
	.Z(N_13_i)
);
defparam \col_RNI1NLR1[7] .INIT="0x0020";
  LUT4 \row_RNI77M7[3]  (
	.A(VGA_VSYNC_0_5),
	.B(row[3]),
	.C(row[4]),
	.D(VSYNC_0_a2_3),
	.Z(VGA_VSYNC_0_i)
);
defparam \row_RNI77M7[3] .INIT="0xF7FF";
  LUT4 \row_RNIQB8H1[9]  (
	.A(N_279),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0_d0),
	.Z(N_26_1)
);
defparam \row_RNIQB8H1[9] .INIT="0xFEEF";
  LUT4 fsm_state_1_sqmuxa_3_i (
	.A(N_110),
	.B(debug_state_c[1]),
	.C(fsm_state8),
	.D(fsm_state_0_d0),
	.Z(fsm_state_1_sqmuxa_3_i_1z)
);
defparam fsm_state_1_sqmuxa_3_i.INIT="0xFEFD";
  LUT4 \col_RNIU72B2_0[1]  (
	.A(N_60),
	.B(N_293),
	.C(vga_read_address[14]),
	.D(vga_read_address[15]),
	.Z(N_266)
);
defparam \col_RNIU72B2_0[1] .INIT="0xF353";
  LUT4 \col_RNIU72B2[1]  (
	.A(N_295),
	.B(N_296),
	.C(vga_read_address[14]),
	.D(vga_read_address[15]),
	.Z(N_267)
);
defparam \col_RNIU72B2[1] .INIT="0xF535";
  LUT4 fsm_state_0_sqmuxa_2_0_a3 (
	.A(N_225),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state_0_d0),
	.Z(fsm_state_0_sqmuxa_2)
);
defparam fsm_state_0_sqmuxa_2_0_a3.INIT="0x0080";
  LUT4 \row_RNO[0]  (
	.A(row[0]),
	.B(row12_i_i_a2_2_2),
	.C(row12_i_i_a2_2_3),
	.D(row_3_i_a2_0[0]),
	.Z(N_40_i)
);
defparam \row_RNO[0] .INIT="0x1555";
  LUT4 \row_RNIOJAS3_2[9]  (
	.A(N_110),
	.B(N_266),
	.C(N_279),
	.D(fsm_state_0_d0),
	.Z(N_256_i)
);
defparam \row_RNIOJAS3_2[9] .INIT="0x0100";
  LUT4 \row_RNIOJAS3_1[9]  (
	.A(N_110),
	.B(N_267),
	.C(N_279),
	.D(fsm_state_0_d0),
	.Z(N_16_i)
);
defparam \row_RNIOJAS3_1[9] .INIT="0x0100";
  LUT4 \row_RNI8F6U3_0[9]  (
	.A(N_26_1),
	.B(N_266),
	.C(fsm_state_0_d0),
	.D(GND),
	.Z(N_26_i)
);
defparam \row_RNI8F6U3_0[9] .INIT="0x1515";
  LUT4 \row_RNI8F6U3[9]  (
	.A(N_26_1),
	.B(N_267),
	.C(fsm_state_0_d0),
	.D(GND),
	.Z(N_24_i)
);
defparam \row_RNI8F6U3[9] .INIT="0x1515";
  LUT4 \row_RNIOJAS3_0[9]  (
	.A(N_110),
	.B(N_266),
	.C(N_279),
	.D(fsm_state_0_d0),
	.Z(N_22_i)
);
defparam \row_RNIOJAS3_0[9] .INIT="0x0B0F";
  LUT4 \row_RNIOJAS3[9]  (
	.A(N_110),
	.B(N_267),
	.C(N_279),
	.D(fsm_state_0_d0),
	.Z(N_257_i)
);
defparam \row_RNIOJAS3[9] .INIT="0x0B0F";
  LUT4 g0_i_0_ns (
	.A(debug_state_c[1]),
	.B(fsm_state_0_d0),
	.C(start_prev),
	.D(g0_i_0_x1),
	.Z(g0_i_0)
);
defparam g0_i_0_ns.INIT="0xFD0D";
// @37:18
  CCU2_B un3_row_1_cry_8_c_0 (
	.CIN(un3_row_1_cry_7),
	.A0(GND),
	.A1(row[9]),
	.B0(row[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_8_c_0_COUT),
	.S0(un3_row_1_cry_8_c_0_S0),
	.S1(N_391)
);
defparam un3_row_1_cry_8_c_0.INIT0="0x9966";
defparam un3_row_1_cry_8_c_0.INIT1="0x55AA";
// @37:18
  CCU2_B un3_row_1_cry_6_c_0 (
	.CIN(un3_row_1_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(row[6]),
	.B1(row[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_7),
	.S0(un3_row_1_cry_6_c_0_S0),
	.S1(un3_row_1_cry_6_c_0_S1)
);
defparam un3_row_1_cry_6_c_0.INIT0="0x9966";
defparam un3_row_1_cry_6_c_0.INIT1="0x9966";
// @37:18
  CCU2_B un3_row_1_cry_4_c_0 (
	.CIN(un3_row_1_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(row[4]),
	.B1(row[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_5),
	.S0(un3_row_1_cry_4_c_0_S0),
	.S1(un3_row_1_cry_4_c_0_S1)
);
defparam un3_row_1_cry_4_c_0.INIT0="0x9966";
defparam un3_row_1_cry_4_c_0.INIT1="0x9966";
// @37:18
  CCU2_B un3_row_1_cry_2_c_0 (
	.CIN(un3_row_1_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(row[2]),
	.B1(row[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un3_row_1_cry_3),
	.S0(N_384),
	.S1(N_385)
);
defparam un3_row_1_cry_2_c_0.INIT0="0x9966";
defparam un3_row_1_cry_2_c_0.INIT1="0x9966";
// @37:18
  CCU2_B un3_row_1_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(row[0]),
	.B1(row[1]),
	.C0(row[0]),
	.C1(GND),
	.COUT(un3_row_1_cry_1),
	.S0(N_1),
	.S1(un3_row_1_cry_1_c_0_S1)
);
defparam un3_row_1_cry_1_c_0.INIT0="0xC33C";
defparam un3_row_1_cry_1_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_8_c_0 (
	.CIN(un2_col_cry_7),
	.A0(GND),
	.A1(col[9]),
	.B0(col[8]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_8_c_0_COUT),
	.S0(un2_col_cry_8_c_0_S0),
	.S1(un2_col_cry_8_c_0_S1)
);
defparam un2_col_cry_8_c_0.INIT0="0x9966";
defparam un2_col_cry_8_c_0.INIT1="0x55AA";
// @37:22
  CCU2_B un2_col_cry_6_c_0 (
	.CIN(un2_col_cry_5),
	.A0(GND),
	.A1(GND),
	.B0(col[6]),
	.B1(col[7]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_7),
	.S0(un2_col_cry_6_c_0_S0),
	.S1(un2_col_cry_6_c_0_S1)
);
defparam un2_col_cry_6_c_0.INIT0="0x9966";
defparam un2_col_cry_6_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_4_c_0 (
	.CIN(un2_col_cry_3),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[4]),
	.B1(col_Z[5]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_5),
	.S0(un2_col_cry_4_c_0_S0),
	.S1(un2_col_cry_4_c_0_S1)
);
defparam un2_col_cry_4_c_0.INIT0="0x9966";
defparam un2_col_cry_4_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_2_c_0 (
	.CIN(un2_col_cry_1),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[2]),
	.B1(col_Z[3]),
	.C0(GND),
	.C1(GND),
	.COUT(un2_col_cry_3),
	.S0(un2_col_cry_2_c_0_S0),
	.S1(un2_col_cry_2_c_0_S1)
);
defparam un2_col_cry_2_c_0.INIT0="0x9966";
defparam un2_col_cry_2_c_0.INIT1="0x9966";
// @37:22
  CCU2_B un2_col_cry_1_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(col_Z[0]),
	.B1(col_Z[1]),
	.C0(col_Z[0]),
	.C1(GND),
	.COUT(un2_col_cry_1),
	.S0(N_2),
	.S1(un2_col_cry_1_c_0_S1)
);
defparam un2_col_cry_1_c_0.INIT0="0xC33C";
defparam un2_col_cry_1_c_0.INIT1="0x9966";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* vga */

module top (
  clk_12MHz,
  start,
  CAMERA_VSYNC_IN,
  CAMERA_HREF_IN,
  CAMERA_DATA_IN,
  CAMERA_PCLOCK,
  sioc,
  siod,
  done,
  frame_done,
  pixel_valid,
  debug_state,
  RGB,
  VGA_HSYNC,
  VGA_VSYNC,
  clk_25MHz,
  TEST
)
;

/*  Synopsys
.origName=top
.langParams="CLK_FREQ"
CLK_FREQ=25000000
 */
input clk_12MHz ;
input start ;
input CAMERA_VSYNC_IN ;
input CAMERA_HREF_IN ;
input [7:0] CAMERA_DATA_IN ;
input CAMERA_PCLOCK ;
output sioc ;
output siod ;
output done ;
output frame_done ;
output pixel_valid ;
output [1:0] debug_state ;
output [5:0] RGB ;
output VGA_HSYNC ;
output VGA_VSYNC ;
output clk_25MHz ;
output TEST ;
wire clk_12MHz ;
wire start ;
wire CAMERA_VSYNC_IN ;
wire CAMERA_HREF_IN ;
wire CAMERA_PCLOCK ;
wire sioc ;
wire siod ;
wire done ;
wire frame_done ;
wire pixel_valid ;
wire VGA_HSYNC ;
wire VGA_VSYNC ;
wire clk_25MHz ;
wire TEST ;
wire [7:0] pixel_data;
wire [9:0] row;
wire [9:6] col;
wire [13:6] spram_addr;
wire [15:0] spram_data_in;
wire [2:0] spram_maskwe;
wire [15:0] data_out0;
wire [15:0] data_out1;
wire [15:0] data_out2;
wire [15:0] address_counter;
wire [2:2] fsm_state;
wire [15:14] vga_read_address;
wire [5:5] col_RNIJO1P;
wire [4:4] col_RNIHM1P;
wire [3:3] col_RNIFK1P;
wire [2:2] col_RNIDI1P;
wire [1:1] col_RNIBG1P;
wire [0:0] col_RNI9E1P;
wire [1:0] un1_vga_read_address;
wire [31:10] un1_vga_read_address_NC;
wire [7:0] CAMERA_DATA_IN_c;
wire [1:0] debug_state_c;
wire [0:0] fsm_state_RNIDFJ5;
wire [15:15] address_counter_RNO_S0;
wire [13:6] \carry_pack.vga_read_address ;
wire [15:0] spram_data_in_en;
wire O2 ;
wire O3 ;
wire O4 ;
wire O5 ;
wire O6 ;
wire O7 ;
wire O8 ;
wire O9 ;
wire GND ;
wire VCC ;
wire WR0 ;
wire WR1 ;
wire WR2 ;
wire pixel_toggle ;
wire prev_pixel_valid ;
wire start_prev ;
wire WR ;
wire N_136 ;
wire CO ;
wire ACCUMCO ;
wire SIGNEXTOUT ;
wire clk_12MHz_c ;
wire start_c ;
wire CAMERA_VSYNC_IN_c ;
wire CAMERA_HREF_IN_c ;
wire CAMERA_PCLOCK_c ;
wire frame_done_c ;
wire pixel_valid_c ;
wire clk_25MHz_c ;
wire N_113 ;
wire fsm_state_0_sqmuxa_2 ;
wire un1_address_counter_4_cry_0_c_0_S1 ;
wire un1_address_counter_4_cry_1_c_0_S0 ;
wire un1_address_counter_4_cry_1_c_0_S1 ;
wire un1_address_counter_4_cry_3_c_0_S0 ;
wire un1_address_counter_4_cry_3_c_0_S1 ;
wire un1_address_counter_4_cry_5_c_0_S0 ;
wire un1_address_counter_4_cry_5_c_0_S1 ;
wire un1_address_counter_4_cry_7_c_0_S0 ;
wire un1_address_counter_4_cry_7_c_0_S1 ;
wire un1_address_counter_4_cry_9_c_0_S0 ;
wire un1_address_counter_4_cry_9_c_0_S1 ;
wire un1_address_counter_4_cry_11_c_0_S0 ;
wire un1_address_counter_4_cry_11_c_0_S1 ;
wire un1_address_counter_4_cry_13_c_0_S0 ;
wire un1_address_counter_4_cry_13_c_0_S1 ;
wire N_20_i ;
wire N_252_i ;
wire VGA_VSYNC_0_i ;
wire N_13_i ;
wire N_257_i ;
wire N_22_i ;
wire N_24_i ;
wire N_26_i ;
wire N_16_i ;
wire N_256_i ;
wire N_254_i ;
wire fsm_state_1_sqmuxa_3_i ;
wire \vga_inst.pixel_toggle_0_sqmuxa_i_0  ;
wire pixel_toggle_0 ;
wire prev_pixel_valid_0 ;
wire spram_maskwe_scalar ;
wire spram_maskwe_0 ;
wire WR_0 ;
wire fsm_state_scalar ;
wire fsm_state_0 ;
wire WR_e_sx ;
wire \carry_pack.un1_address_counter_4_cry_0  ;
wire \carry_pack.un1_address_counter_4_cry_2  ;
wire \carry_pack.un1_address_counter_4_cry_4  ;
wire \carry_pack.un1_address_counter_4_cry_6  ;
wire \carry_pack.un1_address_counter_4_cry_8  ;
wire \carry_pack.un1_address_counter_4_cry_10  ;
wire \carry_pack.un1_address_counter_4_cry_12  ;
wire \carry_pack.un1_address_counter_4_cry_14  ;
wire \carry_pack.vga_read_address_cry_0  ;
wire \carry_pack.vga_read_address_cry_2  ;
wire \carry_pack.vga_read_address_cry_4  ;
wire \carry_pack.vga_read_address_cry_6  ;
wire \carry_pack.vga_read_address_cry_8  ;
wire N_253_0 ;
wire N_602 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
// @44:226
  FD1P3IZ pixel_toggle_Z (
	.Q(pixel_toggle),
	.D(pixel_toggle_0),
	.CK(clk_25MHz_c),
	.CD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[15]  (
	.Q(spram_data_in[15]),
	.D(spram_data_in_en[15]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[14]  (
	.Q(spram_data_in[14]),
	.D(spram_data_in_en[14]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[13]  (
	.Q(spram_data_in[13]),
	.D(spram_data_in_en[13]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[12]  (
	.Q(spram_data_in[12]),
	.D(spram_data_in_en[12]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[11]  (
	.Q(spram_data_in[11]),
	.D(spram_data_in_en[11]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[10]  (
	.Q(spram_data_in[10]),
	.D(spram_data_in_en[10]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[9]  (
	.Q(spram_data_in[9]),
	.D(spram_data_in_en[9]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[8]  (
	.Q(spram_data_in[8]),
	.D(spram_data_in_en[8]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[7]  (
	.Q(spram_data_in[7]),
	.D(spram_data_in_en[7]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[6]  (
	.Q(spram_data_in[6]),
	.D(spram_data_in_en[6]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[5]  (
	.Q(spram_data_in[5]),
	.D(spram_data_in_en[5]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[4]  (
	.Q(spram_data_in[4]),
	.D(spram_data_in_en[4]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[3]  (
	.Q(spram_data_in[3]),
	.D(spram_data_in_en[3]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[2]  (
	.Q(spram_data_in[2]),
	.D(spram_data_in_en[2]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[1]  (
	.Q(spram_data_in[1]),
	.D(spram_data_in_en[1]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3JZ \spram_data_in_Z[0]  (
	.Q(spram_data_in[0]),
	.D(spram_data_in_en[0]),
	.CK(clk_25MHz_c),
	.PD(fsm_state_RNIDFJ5[0]),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[15]  (
	.Q(address_counter[15]),
	.D(address_counter_RNO_S0[15]),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[14]  (
	.Q(address_counter[14]),
	.D(un1_address_counter_4_cry_13_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[13]  (
	.Q(address_counter[13]),
	.D(un1_address_counter_4_cry_13_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[12]  (
	.Q(address_counter[12]),
	.D(un1_address_counter_4_cry_11_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[11]  (
	.Q(address_counter[11]),
	.D(un1_address_counter_4_cry_11_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[10]  (
	.Q(address_counter[10]),
	.D(un1_address_counter_4_cry_9_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[9]  (
	.Q(address_counter[9]),
	.D(un1_address_counter_4_cry_9_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[8]  (
	.Q(address_counter[8]),
	.D(un1_address_counter_4_cry_7_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[7]  (
	.Q(address_counter[7]),
	.D(un1_address_counter_4_cry_7_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[6]  (
	.Q(address_counter[6]),
	.D(un1_address_counter_4_cry_5_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[5]  (
	.Q(address_counter[5]),
	.D(un1_address_counter_4_cry_5_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[4]  (
	.Q(address_counter[4]),
	.D(un1_address_counter_4_cry_3_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[3]  (
	.Q(address_counter[3]),
	.D(un1_address_counter_4_cry_3_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[2]  (
	.Q(address_counter[2]),
	.D(un1_address_counter_4_cry_1_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[1]  (
	.Q(address_counter[1]),
	.D(un1_address_counter_4_cry_1_c_0_S0),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3IZ \address_counter_Z[0]  (
	.Q(address_counter[0]),
	.D(un1_address_counter_4_cry_0_c_0_S1),
	.CK(clk_25MHz_c),
	.CD(N_254_i),
	.SP(VCC)
);
// @44:226
  FD1P3DZ prev_pixel_valid_Z (
	.Q(prev_pixel_valid),
	.D(prev_pixel_valid_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \spram_maskwe_Z[0]  (
	.Q(spram_maskwe[0]),
	.D(spram_maskwe_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \spram_maskwe_Z[2]  (
	.Q(spram_maskwe[2]),
	.D(spram_maskwe_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ WR_Z (
	.Q(WR),
	.D(WR_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \fsm_state_Z[2]  (
	.Q(fsm_state[2]),
	.D(fsm_state_0_sqmuxa_2),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(fsm_state_1_sqmuxa_3_i)
);
// @44:226
  FD1P3DZ \fsm_state[1]  (
	.Q(debug_state_c[1]),
	.D(fsm_state_scalar),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \fsm_state[0]  (
	.Q(debug_state_c[0]),
	.D(fsm_state_0),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ start_prev_e_0 (
	.Q(start_prev),
	.D(start_c),
	.CK(clk_25MHz_c),
	.CD(GND),
	.SP(N_253_0)
);
  LUT4 \spram_data_in_RNO[0]  (
	.A(pixel_data[0]),
	.B(pixel_toggle),
	.C(spram_data_in[0]),
	.D(N_252_i),
	.Z(spram_data_in_en[0])
);
defparam \spram_data_in_RNO[0] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[1]  (
	.A(pixel_data[1]),
	.B(pixel_toggle),
	.C(spram_data_in[1]),
	.D(N_252_i),
	.Z(spram_data_in_en[1])
);
defparam \spram_data_in_RNO[1] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[2]  (
	.A(pixel_data[2]),
	.B(pixel_toggle),
	.C(spram_data_in[2]),
	.D(N_252_i),
	.Z(spram_data_in_en[2])
);
defparam \spram_data_in_RNO[2] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[3]  (
	.A(pixel_data[3]),
	.B(pixel_toggle),
	.C(spram_data_in[3]),
	.D(N_252_i),
	.Z(spram_data_in_en[3])
);
defparam \spram_data_in_RNO[3] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[4]  (
	.A(pixel_data[4]),
	.B(pixel_toggle),
	.C(spram_data_in[4]),
	.D(N_252_i),
	.Z(spram_data_in_en[4])
);
defparam \spram_data_in_RNO[4] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[5]  (
	.A(pixel_data[5]),
	.B(pixel_toggle),
	.C(spram_data_in[5]),
	.D(N_252_i),
	.Z(spram_data_in_en[5])
);
defparam \spram_data_in_RNO[5] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[6]  (
	.A(pixel_data[6]),
	.B(pixel_toggle),
	.C(spram_data_in[6]),
	.D(N_252_i),
	.Z(spram_data_in_en[6])
);
defparam \spram_data_in_RNO[6] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[7]  (
	.A(pixel_data[7]),
	.B(pixel_toggle),
	.C(spram_data_in[7]),
	.D(N_252_i),
	.Z(spram_data_in_en[7])
);
defparam \spram_data_in_RNO[7] .INIT="0x88F0";
  LUT4 \spram_data_in_RNO[8]  (
	.A(pixel_data[0]),
	.B(pixel_toggle),
	.C(spram_data_in[8]),
	.D(N_252_i),
	.Z(spram_data_in_en[8])
);
defparam \spram_data_in_RNO[8] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[9]  (
	.A(pixel_data[1]),
	.B(pixel_toggle),
	.C(spram_data_in[9]),
	.D(N_252_i),
	.Z(spram_data_in_en[9])
);
defparam \spram_data_in_RNO[9] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[10]  (
	.A(pixel_data[2]),
	.B(pixel_toggle),
	.C(spram_data_in[10]),
	.D(N_252_i),
	.Z(spram_data_in_en[10])
);
defparam \spram_data_in_RNO[10] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[11]  (
	.A(pixel_data[3]),
	.B(pixel_toggle),
	.C(spram_data_in[11]),
	.D(N_252_i),
	.Z(spram_data_in_en[11])
);
defparam \spram_data_in_RNO[11] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[12]  (
	.A(pixel_data[4]),
	.B(pixel_toggle),
	.C(spram_data_in[12]),
	.D(N_252_i),
	.Z(spram_data_in_en[12])
);
defparam \spram_data_in_RNO[12] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[13]  (
	.A(pixel_data[5]),
	.B(pixel_toggle),
	.C(spram_data_in[13]),
	.D(N_252_i),
	.Z(spram_data_in_en[13])
);
defparam \spram_data_in_RNO[13] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[14]  (
	.A(pixel_data[6]),
	.B(pixel_toggle),
	.C(spram_data_in[14]),
	.D(N_252_i),
	.Z(spram_data_in_en[14])
);
defparam \spram_data_in_RNO[14] .INIT="0x22F0";
  LUT4 \spram_data_in_RNO[15]  (
	.A(pixel_data[7]),
	.B(pixel_toggle),
	.C(spram_data_in[15]),
	.D(N_252_i),
	.Z(spram_data_in_en[15])
);
defparam \spram_data_in_RNO[15] .INIT="0x22F0";
  LUT4 WR_RNO (
	.A(N_113),
	.B(WR),
	.C(WR_e_sx),
	.D(GND),
	.Z(WR_0)
);
defparam WR_RNO.INIT="0x0D0D";
  LUT4 WR_RNO_0 (
	.A(WR),
	.B(debug_state_c[0]),
	.C(debug_state_c[1]),
	.D(fsm_state[2]),
	.Z(WR_e_sx)
);
defparam WR_RNO_0.INIT="0x573D";
  LUT4 prev_pixel_valid_RNO (
	.A(N_136),
	.B(debug_state_c[1]),
	.C(pixel_valid_c),
	.D(prev_pixel_valid),
	.Z(prev_pixel_valid_0)
);
defparam prev_pixel_valid_RNO.INIT="0xEA40";
  LUT4 \fsm_state_RNIDFJ5_cZ[0]  (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state[2]),
	.D(GND),
	.Z(fsm_state_RNIDFJ5[0])
);
defparam \fsm_state_RNIDFJ5_cZ[0] .INIT="0x0202";
  LUT4 \spram_maskwe_RNO[2]  (
	.A(N_113),
	.B(pixel_toggle),
	.C(spram_maskwe[2]),
	.D(\vga_inst.pixel_toggle_0_sqmuxa_i_0 ),
	.Z(spram_maskwe_0)
);
defparam \spram_maskwe_RNO[2] .INIT="0xF0B1";
  LUT4 \spram_maskwe_RNO[0]  (
	.A(N_113),
	.B(pixel_toggle),
	.C(spram_maskwe[0]),
	.D(\vga_inst.pixel_toggle_0_sqmuxa_i_0 ),
	.Z(spram_maskwe_scalar)
);
defparam \spram_maskwe_RNO[0] .INIT="0xF0E4";
  LUT4 pixel_toggle_RNO (
	.A(N_113),
	.B(N_136),
	.C(debug_state_c[1]),
	.D(pixel_toggle),
	.Z(pixel_toggle_0)
);
defparam pixel_toggle_RNO.INIT="0xEC13";
// @44:226
  LUT4 start_prev_sbtinv (
	.A(debug_state_c[0]),
	.B(debug_state_c[1]),
	.C(fsm_state[2]),
	.D(GND),
	.Z(N_253_0)
);
defparam start_prev_sbtinv.INIT="0x1212";
// @44:8
  IB clk_12MHz_ibuf (
	.I(clk_12MHz),
	.O(clk_12MHz_c)
);
// @44:9
  IB start_ibuf (
	.I(start),
	.O(start_c)
);
// @44:12
  IB CAMERA_VSYNC_IN_ibuf (
	.I(CAMERA_VSYNC_IN),
	.O(CAMERA_VSYNC_IN_c)
);
// @44:13
  IB CAMERA_HREF_IN_ibuf (
	.I(CAMERA_HREF_IN),
	.O(CAMERA_HREF_IN_c)
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[0]  (
	.I(CAMERA_DATA_IN[0]),
	.O(CAMERA_DATA_IN_c[0])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[1]  (
	.I(CAMERA_DATA_IN[1]),
	.O(CAMERA_DATA_IN_c[1])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[2]  (
	.I(CAMERA_DATA_IN[2]),
	.O(CAMERA_DATA_IN_c[2])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[3]  (
	.I(CAMERA_DATA_IN[3]),
	.O(CAMERA_DATA_IN_c[3])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[4]  (
	.I(CAMERA_DATA_IN[4]),
	.O(CAMERA_DATA_IN_c[4])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[5]  (
	.I(CAMERA_DATA_IN[5]),
	.O(CAMERA_DATA_IN_c[5])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[6]  (
	.I(CAMERA_DATA_IN[6]),
	.O(CAMERA_DATA_IN_c[6])
);
// @44:14
  IB \CAMERA_DATA_IN_ibuf[7]  (
	.I(CAMERA_DATA_IN[7]),
	.O(CAMERA_DATA_IN_c[7])
);
// @44:15
  IB CAMERA_PCLOCK_ibuf (
	.I(CAMERA_PCLOCK),
	.O(CAMERA_PCLOCK_c)
);
// @44:16
  OBZ_B sioc_obuft (
	.I(GND),
	.T_N(GND),
	.O(sioc)
);
// @44:17
  OBZ_B siod_obuft (
	.I(GND),
	.T_N(GND),
	.O(siod)
);
// @44:18
  OBZ_B done_obuft (
	.I(GND),
	.T_N(GND),
	.O(done)
);
// @44:19
  OB frame_done_obuf (
	.I(frame_done_c),
	.O(frame_done)
);
// @44:20
  OB pixel_valid_obuf (
	.I(pixel_valid_c),
	.O(pixel_valid)
);
// @44:22
  OB \debug_state_obuf[0]  (
	.I(debug_state_c[0]),
	.O(debug_state[0])
);
// @44:22
  OB \debug_state_obuf[1]  (
	.I(debug_state_c[1]),
	.O(debug_state[1])
);
// @44:25
  OB \RGB_obuf[0]  (
	.I(N_256_i),
	.O(RGB[0])
);
// @44:25
  OB \RGB_obuf[1]  (
	.I(N_16_i),
	.O(RGB[1])
);
// @44:25
  OB \RGB_obuf[2]  (
	.I(N_26_i),
	.O(RGB[2])
);
// @44:25
  OB \RGB_obuf[3]  (
	.I(N_24_i),
	.O(RGB[3])
);
// @44:25
  OB \RGB_obuf[4]  (
	.I(N_22_i),
	.O(RGB[4])
);
// @44:25
  OB \RGB_obuf[5]  (
	.I(N_257_i),
	.O(RGB[5])
);
// @44:26
  OB VGA_HSYNC_obuf (
	.I(N_13_i),
	.O(VGA_HSYNC)
);
// @44:27
  OB VGA_VSYNC_obuf (
	.I(VGA_VSYNC_0_i),
	.O(VGA_VSYNC)
);
// @44:28
  OB clk_25MHz_obuf (
	.I(clk_25MHz_c),
	.O(clk_25MHz)
);
// @44:30
  OBZ_B TEST_obuft (
	.I(GND),
	.T_N(GND),
	.O(TEST)
);
  CCU2_B vga_read_address_cry_7_c_0_RNIS839 (
	.CIN(\carry_pack.vga_read_address_cry_8 ),
	.A0(O9),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_1),
	.S0(vga_read_address[15]),
	.S1(N_2)
);
defparam vga_read_address_cry_7_c_0_RNIS839.INIT0="0x55AA";
defparam vga_read_address_cry_7_c_0_RNIS839.INIT1="0xC33C";
// @44:152
  CCU2_B vga_read_address_cry_7_c_0 (
	.CIN(\carry_pack.vga_read_address_cry_6 ),
	.A0(GND),
	.A1(GND),
	.B0(O7),
	.B1(O8),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_cry_8 ),
	.S0(\carry_pack.vga_read_address [13]),
	.S1(vga_read_address[14])
);
defparam vga_read_address_cry_7_c_0.INIT0="0x9966";
defparam vga_read_address_cry_7_c_0.INIT1="0x9966";
// @44:152
  CCU2_B vga_read_address_cry_5_c_0 (
	.CIN(\carry_pack.vga_read_address_cry_4 ),
	.A0(GND),
	.A1(GND),
	.B0(O5),
	.B1(O6),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_cry_6 ),
	.S0(\carry_pack.vga_read_address [11]),
	.S1(\carry_pack.vga_read_address [12])
);
defparam vga_read_address_cry_5_c_0.INIT0="0x9966";
defparam vga_read_address_cry_5_c_0.INIT1="0x9966";
// @44:152
  CCU2_B vga_read_address_cry_3_c_0 (
	.CIN(\carry_pack.vga_read_address_cry_2 ),
	.A0(GND),
	.A1(GND),
	.B0(col[9]),
	.B1(O4),
	.C0(O3),
	.C1(GND),
	.COUT(\carry_pack.vga_read_address_cry_4 ),
	.S0(\carry_pack.vga_read_address [9]),
	.S1(\carry_pack.vga_read_address [10])
);
defparam vga_read_address_cry_3_c_0.INIT0="0xC33C";
defparam vga_read_address_cry_3_c_0.INIT1="0x9966";
// @44:152
  CCU2_B vga_read_address_cry_1_c_0 (
	.CIN(\carry_pack.vga_read_address_cry_0 ),
	.A0(GND),
	.A1(GND),
	.B0(col[7]),
	.B1(col[8]),
	.C0(row[1]),
	.C1(O2),
	.COUT(\carry_pack.vga_read_address_cry_2 ),
	.S0(\carry_pack.vga_read_address [7]),
	.S1(\carry_pack.vga_read_address [8])
);
defparam vga_read_address_cry_1_c_0.INIT0="0xC33C";
defparam vga_read_address_cry_1_c_0.INIT1="0xC33C";
// @44:152
  CCU2_B vga_read_address_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(col[6]),
	.C0(GND),
	.C1(row[0]),
	.COUT(\carry_pack.vga_read_address_cry_0 ),
	.S0(N_3),
	.S1(\carry_pack.vga_read_address [6])
);
defparam vga_read_address_cry_0_c_0.INIT0="0xC33C";
defparam vga_read_address_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \address_counter_RNO[15]  (
	.CIN(\carry_pack.un1_address_counter_4_cry_14 ),
	.A0(address_counter[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_4),
	.S0(address_counter_RNO_S0[15]),
	.S1(N_5)
);
defparam \address_counter_RNO[15] .INIT0="0x55AA";
defparam \address_counter_RNO[15] .INIT1="0xC33C";
// @44:282
  CCU2_B un1_address_counter_4_cry_13_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_12 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[13]),
	.B1(address_counter[14]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_14 ),
	.S0(un1_address_counter_4_cry_13_c_0_S0),
	.S1(un1_address_counter_4_cry_13_c_0_S1)
);
defparam un1_address_counter_4_cry_13_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_13_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_11_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_10 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[11]),
	.B1(address_counter[12]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_12 ),
	.S0(un1_address_counter_4_cry_11_c_0_S0),
	.S1(un1_address_counter_4_cry_11_c_0_S1)
);
defparam un1_address_counter_4_cry_11_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_11_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_9_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_8 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[9]),
	.B1(address_counter[10]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_10 ),
	.S0(un1_address_counter_4_cry_9_c_0_S0),
	.S1(un1_address_counter_4_cry_9_c_0_S1)
);
defparam un1_address_counter_4_cry_9_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_9_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_7_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_6 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[7]),
	.B1(address_counter[8]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_8 ),
	.S0(un1_address_counter_4_cry_7_c_0_S0),
	.S1(un1_address_counter_4_cry_7_c_0_S1)
);
defparam un1_address_counter_4_cry_7_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_7_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_5_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_4 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[5]),
	.B1(address_counter[6]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_6 ),
	.S0(un1_address_counter_4_cry_5_c_0_S0),
	.S1(un1_address_counter_4_cry_5_c_0_S1)
);
defparam un1_address_counter_4_cry_5_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_5_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_3_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_2 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[3]),
	.B1(address_counter[4]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_4 ),
	.S0(un1_address_counter_4_cry_3_c_0_S0),
	.S1(un1_address_counter_4_cry_3_c_0_S1)
);
defparam un1_address_counter_4_cry_3_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_3_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_1_c_0 (
	.CIN(\carry_pack.un1_address_counter_4_cry_0 ),
	.A0(GND),
	.A1(GND),
	.B0(address_counter[1]),
	.B1(address_counter[2]),
	.C0(GND),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_2 ),
	.S0(un1_address_counter_4_cry_1_c_0_S0),
	.S1(un1_address_counter_4_cry_1_c_0_S1)
);
defparam un1_address_counter_4_cry_1_c_0.INIT0="0x9966";
defparam un1_address_counter_4_cry_1_c_0.INIT1="0x9966";
// @44:282
  CCU2_B un1_address_counter_4_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_20_i),
	.B1(address_counter[0]),
	.C0(N_20_i),
	.C1(GND),
	.COUT(\carry_pack.un1_address_counter_4_cry_0 ),
	.S0(N_6),
	.S1(un1_address_counter_4_cry_0_c_0_S1)
);
defparam un1_address_counter_4_cry_0_c_0.INIT0="0xC33C";
defparam un1_address_counter_4_cry_0_c_0.INIT1="0x9966";
// @44:152
  MAC16 \un1_vga_read_address_mulonly_0[9:0]  (
	.O31(un1_vga_read_address_NC[31]),
	.O30(un1_vga_read_address_NC[30]),
	.O29(un1_vga_read_address_NC[29]),
	.O28(un1_vga_read_address_NC[28]),
	.O27(un1_vga_read_address_NC[27]),
	.O26(un1_vga_read_address_NC[26]),
	.O25(un1_vga_read_address_NC[25]),
	.O24(un1_vga_read_address_NC[24]),
	.O23(un1_vga_read_address_NC[23]),
	.O22(un1_vga_read_address_NC[22]),
	.O21(un1_vga_read_address_NC[21]),
	.O20(un1_vga_read_address_NC[20]),
	.O19(un1_vga_read_address_NC[19]),
	.O18(un1_vga_read_address_NC[18]),
	.O17(un1_vga_read_address_NC[17]),
	.O16(un1_vga_read_address_NC[16]),
	.O15(un1_vga_read_address_NC[15]),
	.O14(un1_vga_read_address_NC[14]),
	.O13(un1_vga_read_address_NC[13]),
	.O12(un1_vga_read_address_NC[12]),
	.O11(un1_vga_read_address_NC[11]),
	.O10(un1_vga_read_address_NC[10]),
	.O9(O9),
	.O8(O8),
	.O7(O7),
	.O6(O6),
	.O5(O5),
	.O4(O4),
	.O3(O3),
	.O2(O2),
	.O1(un1_vga_read_address[1]),
	.O0(un1_vga_read_address[0]),
	.A15(GND),
	.A14(GND),
	.A13(GND),
	.A12(GND),
	.A11(GND),
	.A10(GND),
	.A9(row[9]),
	.A8(row[8]),
	.A7(row[7]),
	.A6(row[6]),
	.A5(row[5]),
	.A4(row[4]),
	.A3(row[3]),
	.A2(row[2]),
	.A1(row[1]),
	.A0(row[0]),
	.B15(GND),
	.B14(GND),
	.B13(GND),
	.B12(GND),
	.B11(GND),
	.B10(GND),
	.B9(GND),
	.B8(GND),
	.B7(GND),
	.B6(GND),
	.B5(GND),
	.B4(GND),
	.B3(GND),
	.B2(VCC),
	.B1(GND),
	.B0(VCC),
	.C15(GND),
	.C14(GND),
	.C13(GND),
	.C12(GND),
	.C11(GND),
	.C10(GND),
	.C9(GND),
	.C8(GND),
	.C7(GND),
	.C6(GND),
	.C5(GND),
	.C4(GND),
	.C3(GND),
	.C2(GND),
	.C1(GND),
	.C0(GND),
	.D15(GND),
	.D14(GND),
	.D13(GND),
	.D12(GND),
	.D11(GND),
	.D10(GND),
	.D9(GND),
	.D8(GND),
	.D7(GND),
	.D6(GND),
	.D5(GND),
	.D4(GND),
	.D3(GND),
	.D2(GND),
	.D1(GND),
	.D0(GND),
	.CLK(GND),
	.CE(VCC),
	.IRSTTOP(GND),
	.IRSTBOT(GND),
	.ORSTTOP(GND),
	.ORSTBOT(GND),
	.AHOLD(VCC),
	.BHOLD(VCC),
	.CHOLD(GND),
	.DHOLD(GND),
	.OHOLDTOP(GND),
	.OHOLDBOT(GND),
	.OLOADTOP(GND),
	.OLOADBOT(GND),
	.ADDSUBTOP(GND),
	.ADDSUBBOT(GND),
	.CO(CO),
	.CI(GND),
	.ACCUMCI(GND),
	.ACCUMCO(ACCUMCO),
	.SIGNEXTIN(GND),
	.SIGNEXTOUT(SIGNEXTOUT)
);
defparam \un1_vga_read_address_mulonly_0[9:0] .NEG_TRIGGER="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .C_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .A_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .B_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .D_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .TOP_8x8_MULT_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .BOT_8x8_MULT_REG="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .PIPELINE_16x16_MULT_REG1="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .PIPELINE_16x16_MULT_REG2="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .TOPOUTPUT_SELECT="0b11";
defparam \un1_vga_read_address_mulonly_0[9:0] .TOPADDSUB_LOWERINPUT="0b00";
defparam \un1_vga_read_address_mulonly_0[9:0] .TOPADDSUB_UPPERINPUT="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .TOPADDSUB_CARRYSELECT="0b00";
defparam \un1_vga_read_address_mulonly_0[9:0] .BOTOUTPUT_SELECT="0b11";
defparam \un1_vga_read_address_mulonly_0[9:0] .BOTADDSUB_LOWERINPUT="0b00";
defparam \un1_vga_read_address_mulonly_0[9:0] .BOTADDSUB_UPPERINPUT="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .BOTADDSUB_CARRYSELECT="0b00";
defparam \un1_vga_read_address_mulonly_0[9:0] .MODE_8x8="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .A_SIGNED="0b0";
defparam \un1_vga_read_address_mulonly_0[9:0] .B_SIGNED="0b0";
// @44:200
  SP256K SPRAM2 (
	.AD({spram_addr[13:6], col_RNIJO1P[5], col_RNIHM1P[4], col_RNIFK1P[3], col_RNIDI1P[2], col_RNIBG1P[1], col_RNI9E1P[0]}),
	.DI(spram_data_in[15:0]),
	.MASKWE({spram_maskwe[2], spram_maskwe[2], spram_maskwe[0], spram_maskwe[0]}),
	.WE(WR2),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out2[15:0])
);
// @44:186
  SP256K SPRAM1 (
	.AD({spram_addr[13:6], col_RNIJO1P[5], col_RNIHM1P[4], col_RNIFK1P[3], col_RNIDI1P[2], col_RNIBG1P[1], col_RNI9E1P[0]}),
	.DI(spram_data_in[15:0]),
	.MASKWE({spram_maskwe[2], spram_maskwe[2], spram_maskwe[0], spram_maskwe[0]}),
	.WE(WR1),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out1[15:0])
);
// @44:172
  SP256K SPRAM0 (
	.AD({spram_addr[13:6], col_RNIJO1P[5], col_RNIHM1P[4], col_RNIFK1P[3], col_RNIDI1P[2], col_RNIBG1P[1], col_RNI9E1P[0]}),
	.DI(spram_data_in[15:0]),
	.MASKWE({spram_maskwe[2], spram_maskwe[2], spram_maskwe[0], spram_maskwe[0]}),
	.WE(WR0),
	.CS(VCC),
	.CK(clk_25MHz_c),
	.STDBY(GND),
	.SLEEP(GND),
	.PWROFF_N(VCC),
	.DO(data_out0[15:0])
);
// @44:104
  mypll my_pll (
	.clk_25MHz_c(clk_25MHz_c),
	.clk_12MHz_c(clk_12MHz_c)
);
// @44:111
  camera_read reader (
	.CAMERA_DATA_IN_c(CAMERA_DATA_IN_c[7:0]),
	.pixel_data(pixel_data[7:0]),
	.CAMERA_HREF_IN_c(CAMERA_HREF_IN_c),
	.CAMERA_VSYNC_IN_c(CAMERA_VSYNC_IN_c),
	.pixel_valid_c(pixel_valid_c),
	.frame_done_c(frame_done_c),
	.CAMERA_PCLOCK_c(CAMERA_PCLOCK_c)
);
// @44:122
  vga vga_inst (
	.vga_read_address({vga_read_address[15:14], \carry_pack.vga_read_address [13:6]}),
	.col_RNI9E1P_0(col_RNI9E1P[0]),
	.col_RNIBG1P_0(col_RNIBG1P[1]),
	.col_RNIDI1P_0(col_RNIDI1P[2]),
	.col_RNIFK1P_0(col_RNIFK1P[3]),
	.col_RNIHM1P_0(col_RNIHM1P[4]),
	.col_RNIJO1P_0(col_RNIJO1P[5]),
	.address_counter(address_counter[15:0]),
	.data_out2_1(data_out2[7]),
	.data_out2_0(data_out2[6]),
	.data_out2_9(data_out2[15]),
	.data_out2_8(data_out2[14]),
	.data_out0_1(data_out0[7]),
	.data_out0_0(data_out0[6]),
	.data_out0_9(data_out0[15]),
	.data_out0_8(data_out0[14]),
	.data_out1_0(data_out1[6]),
	.data_out1_8(data_out1[14]),
	.data_out1_1(data_out1[7]),
	.data_out1_9(data_out1[15]),
	.fsm_state_0_d0(fsm_state[2]),
	.debug_state_c(debug_state_c[1:0]),
	.spram_addr(spram_addr[13:6]),
	.row(row[9:0]),
	.col(col[9:6]),
	.N_257_i(N_257_i),
	.N_22_i(N_22_i),
	.N_24_i(N_24_i),
	.N_26_i(N_26_i),
	.N_16_i(N_16_i),
	.N_256_i(N_256_i),
	.fsm_state_0_sqmuxa_2(fsm_state_0_sqmuxa_2),
	.fsm_state_1_sqmuxa_3_i_1z(fsm_state_1_sqmuxa_3_i),
	.VGA_VSYNC_0_i(VGA_VSYNC_0_i),
	.N_13_i(N_13_i),
	.N_254_i_1z(N_254_i),
	.N_252_i_1z(N_252_i),
	.WR2(WR2),
	.WR1(WR1),
	.WR0(WR0),
	.WR(WR),
	.pixel_toggle_0_sqmuxa_i_0_1z(\vga_inst.pixel_toggle_0_sqmuxa_i_0 ),
	.N_136(N_136),
	.prev_pixel_valid(prev_pixel_valid),
	.pixel_valid_c(pixel_valid_c),
	.fsm_state_0(fsm_state_0),
	.CAMERA_VSYNC_IN_c(CAMERA_VSYNC_IN_c),
	.start_prev(start_prev),
	.pixel_toggle(pixel_toggle),
	.start_c(start_c),
	.N_20_i(N_20_i),
	.N_113(N_113),
	.clk_25MHz_c(clk_25MHz_c),
	.fsm_state_1z(fsm_state_scalar)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* top */

