<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="demos" device="LFE5U-12F-6BG381C" default_implementation="mii_debug">
    <Options>
        <Option name="HDL type" value="VHDL"/>
    </Options>
    <Implementation title="ddr" dir="ddr" description="ddr" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="hdl4fpga.uart_tx" lib="hdl4fpga" top="ulx3s"/>
        <Source name="../common/ulx3s.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work" top_module="ulx3s"/>
        </Source>
        <Source name="../../library/common/align.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/std.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/bram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/dpram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/rom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/arbiter.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeiopkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_istream.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_istreamdaisy.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_sin.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/uart/uart_rx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/graphics.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/ddr/ddr_db.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_init.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_iofifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_mpu.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_param.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_pgm.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_ph.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_rdfifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_sch.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_timer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_wrfifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddrdma.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/dmactlr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/dmatrans.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/timer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/barrel.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/dbuf.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/dbram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/ff.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/cntrcs.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/fifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/grant.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrbaphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrdqphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_ctlr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/desser.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/serdes.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/uart/uart_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../demos/ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="../../library/scope/textboxpkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/videopkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/modeline_calculator.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="constraints/ulx3s_demos.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="graphics" dir="graphics" description="graphics" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="hdl4fpga.desser" lib="hdl4fpga" top="ulx3s"/>
        <Source name="../common/ulx3s.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work" top_module="ulx3s"/>
        </Source>
        <Source name="../scopeio/scopeio_top.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../scopeio/usbserial_rxd.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/clk_verilog.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/clk_25_200_40_66_6.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/clk_200_48_24_12_6.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/vga.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/oled/oled_hex_decoder.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/oled/oled_init_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/oled/oled_font_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/oled/vga/oled_vga.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/oled/vga/oled_vga_init_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/adc/max1112x_reader.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../common/hdl/adc/max1112x_init_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../library/common/align.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/std.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/bram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/dpram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/bram_true2p_2clk.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/rom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/bcddiv2e.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/vector.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/dbdbbl.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/stof.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/dtos.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/btod.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/btof.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/arbiter.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeiopkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_capture.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_capture1shot.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_storage.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_resize.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_video.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_textbox.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_pointer.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_ps2mouse2daisy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_usbmouse2daisy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_hostmouse2daisy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/ps2mouse/mousem.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_mouse2rgtr.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtr2daisy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_miiudp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_istream.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_istreamdaisy.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_sin.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_udpipdaisy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_tds_1shot.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrtrigger.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrgain.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrpointer.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrvtaxis.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrpalette.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrhzaxis.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtrmyip.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_amp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_downsampler.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_grid.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_palette.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_segment.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_tracer.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_trigger.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_axis.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_btof.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_float2btof.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/scopeio_layout.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/scope/textboxpkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/uart/uart_rx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/uart/uart_rx_f32c.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/miirx_pre.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_1chksum.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_cat.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_cmp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_crc32.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_ipcfg.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_pll2ser.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_pllcmp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_ram.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_rom.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/mii_romcmp.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/mii/miitx_dll.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_serial.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_mii.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_cdc_descriptor_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_transact.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_packet.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_init.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbcdc/usb_control.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_host_hid.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_setup_pack.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_report_decoder_logitech_mouse.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_sie_vhdl.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usb11_phy_vhdl/usb_phy_transciver.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usb11_phy_vhdl/usb_phy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usb11_phy_vhdl/usb_rx_phy_48MHz.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usb11_phy_vhdl/usb_rx_phy_emard.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usb11_phy_vhdl/usb_tx_phy.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/ulpi_wrapper/ulpi_wrapper_vhdl.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/video.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/videopkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/cgafonts.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x16x0to127.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x16x128to255.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x8x0to127.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x8x128to255.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/fonts/bcdfonts.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/cga_rom.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/vga2dvid.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/tmds_encoder.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/video/cga_adapter.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_sie.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_crc5.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../library/usb/usbhost/usbh_crc16.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../../library/usb/ulpi_wrapper/ulpi_wrapper.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../demos/graphics.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="../../library/video/graphics.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/ddr/ddr_db.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_init.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_iofifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_mpu.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_param.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_pgm.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_ph.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_rdfifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_sch.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_timer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_wrfifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddrdma.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/dmactlr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/dmatrans.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/timer.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/barrel.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/dbuf.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/dbram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/ff.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/cntrcs.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/scope/scopeio_rgtr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/fifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/grant.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrbaphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrdqphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/sdrphy.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/ddr/ddr_ctlr.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/desser.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/serdes.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/modeline_calculator.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="constraints/ulx3s_demos.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Implementation title="mii_debug" dir="mii_debug" description="mii_debug" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="hdl4fpga.draw_vline" lib="hdl4fpga" top="ulx3s"/>
        <Source name="../common/ulx3s.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work" top_module="ulx3s"/>
        </Source>
        <Source name="../../library/common/align.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/std.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/bram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/dpram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/rom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/common/arbiter.vhd" type="VHDL" type_short="VHDL">
            <Options lib="hdl4fpga"/>
        </Source>
        <Source name="../../library/latticesemi/dbuf.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/dbram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/latticesemi/ecp3/ff.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/cntrcs.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/fifo.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/desser.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/common/serdes.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/videopkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/modeline_calculator.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/arp_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/arp_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/dhcp_dscb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/eth_crc32.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/eth_dll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/eth_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/eth_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/ethpkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/icmprply_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/icmprqst_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/ipoepkg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/ipv4_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/ipv4_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_1chksum.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_debug.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_des.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_display.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_ipoe.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_latency.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_mux.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_muxcmp.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_ram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_romcmp.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_rxpre.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/udp_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/udp_tx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../demos/mii_debug.vhd" type="VHDL" type_short="VHDL">
            <Options lib="work"/>
        </Source>
        <Source name="../../library/video/fonts/bcdfonts.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x8x0to127.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x8x128to255.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x16x0to127.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/fonts/cp850x8x16x128to255.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/cga_rom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/cga_adapter.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/video.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/vga2dvid.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/cgafonts.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/video/tmds_encoder.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/dhcp_rx.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_cmp.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../library/mii/mii_mysrv.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="constraints/ulx3s_demos.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="scripts/ulx3s.sty"/>
</BaliProject>
