<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="AXI_GPIO_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="AXI_GPIO_tb" />
            <top_module name="axi4stream_vip_pkg" />
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="958.001 ns"></ZoomEndTime>
      <Cursor1Time time="30.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="243"></NameColumnWidth>
      <ValueColumnWidth column_width="79"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="46" />
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/rst_n">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awaddr_sbd">
      <obj_property name="ElementShortName">axil_awaddr_sbd[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_awaddr_sbd[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awvalid_sbd">
      <obj_property name="ElementShortName">axil_awvalid_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_awvalid_sbd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awready_sbd">
      <obj_property name="ElementShortName">axil_awready_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_awready_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wdata_sbd">
      <obj_property name="ElementShortName">axil_wdata_sbd[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_wdata_sbd[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wvalid_sbd">
      <obj_property name="ElementShortName">axil_wvalid_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_wvalid_sbd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wready_sbd">
      <obj_property name="ElementShortName">axil_wready_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_wready_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bresp_sbd">
      <obj_property name="ElementShortName">axil_bresp_sbd[1:0]</obj_property>
      <obj_property name="ObjectShortName">axil_bresp_sbd[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bvalid_sbd">
      <obj_property name="ElementShortName">axil_bvalid_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_bvalid_sbd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bready_sbd">
      <obj_property name="ElementShortName">axil_bready_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_bready_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_araddr_sbd">
      <obj_property name="ElementShortName">axil_araddr_sbd[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_araddr_sbd[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arvalid_sbd">
      <obj_property name="ElementShortName">axil_arvalid_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_arvalid_sbd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arready_sbd">
      <obj_property name="ElementShortName">axil_arready_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_arready_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rdata_sbd">
      <obj_property name="ElementShortName">axil_rdata_sbd[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_rdata_sbd[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rvalid_sbd">
      <obj_property name="ElementShortName">axil_rvalid_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_rvalid_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rresp_sbd">
      <obj_property name="ElementShortName">axil_rresp_sbd[1:0]</obj_property>
      <obj_property name="ObjectShortName">axil_rresp_sbd[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rready_sbd">
      <obj_property name="ElementShortName">axil_rready_sbd</obj_property>
      <obj_property name="ObjectShortName">axil_rready_sbd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awaddr_mng">
      <obj_property name="ElementShortName">axil_awaddr_mng[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_awaddr_mng[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awvalid_mng">
      <obj_property name="ElementShortName">axil_awvalid_mng</obj_property>
      <obj_property name="ObjectShortName">axil_awvalid_mng</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_awready_mng">
      <obj_property name="ElementShortName">axil_awready_mng</obj_property>
      <obj_property name="ObjectShortName">axil_awready_mng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wdata_mng">
      <obj_property name="ElementShortName">axil_wdata_mng[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_wdata_mng[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wvalid_mng">
      <obj_property name="ElementShortName">axil_wvalid_mng</obj_property>
      <obj_property name="ObjectShortName">axil_wvalid_mng</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_wready_mng">
      <obj_property name="ElementShortName">axil_wready_mng</obj_property>
      <obj_property name="ObjectShortName">axil_wready_mng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bresp_mng">
      <obj_property name="ElementShortName">axil_bresp_mng[1:0]</obj_property>
      <obj_property name="ObjectShortName">axil_bresp_mng[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bvalid_mng">
      <obj_property name="ElementShortName">axil_bvalid_mng</obj_property>
      <obj_property name="ObjectShortName">axil_bvalid_mng</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_bready_mng">
      <obj_property name="ElementShortName">axil_bready_mng</obj_property>
      <obj_property name="ObjectShortName">axil_bready_mng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_araddr_mng">
      <obj_property name="ElementShortName">axil_araddr_mng[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_araddr_mng[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arvalid_mng">
      <obj_property name="ElementShortName">axil_arvalid_mng</obj_property>
      <obj_property name="ObjectShortName">axil_arvalid_mng</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_arready_mng">
      <obj_property name="ElementShortName">axil_arready_mng</obj_property>
      <obj_property name="ObjectShortName">axil_arready_mng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rdata_mng">
      <obj_property name="ElementShortName">axil_rdata_mng[31:0]</obj_property>
      <obj_property name="ObjectShortName">axil_rdata_mng[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rresp_mng">
      <obj_property name="ElementShortName">axil_rresp_mng[1:0]</obj_property>
      <obj_property name="ObjectShortName">axil_rresp_mng[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rvalid_mng">
      <obj_property name="ElementShortName">axil_rvalid_mng</obj_property>
      <obj_property name="ObjectShortName">axil_rvalid_mng</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/axil_rready_mng">
      <obj_property name="ElementShortName">axil_rready_mng</obj_property>
      <obj_property name="ObjectShortName">axil_rready_mng</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/state">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/next_state">
      <obj_property name="ElementShortName">next_state[3:0]</obj_property>
      <obj_property name="ObjectShortName">next_state[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/addr">
      <obj_property name="ElementShortName">addr[3:0]</obj_property>
      <obj_property name="ObjectShortName">addr[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/re">
      <obj_property name="ElementShortName">re</obj_property>
      <obj_property name="ObjectShortName">re</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/data_out">
      <obj_property name="ElementShortName">data_out[0:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/data_in">
      <obj_property name="ElementShortName">data_in[0:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/we">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/data">
      <obj_property name="ElementShortName">data[0:0]</obj_property>
      <obj_property name="ObjectShortName">data[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_ram/mem">
      <obj_property name="ElementShortName">mem[0:15][0:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:15][0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/lru_way">
      <obj_property name="ElementShortName">lru_way</obj_property>
      <obj_property name="ObjectShortName">lru_way</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/AXI_GPIO_tb/DUT/design_1_i/vivado_cache_wrapper_0/inst/cache_inst/next_lru_way">
      <obj_property name="ElementShortName">next_lru_way</obj_property>
      <obj_property name="ObjectShortName">next_lru_way</obj_property>
   </wvobject>
</wave_config>
