0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sim_1/new/full_adder_bh_tb.vhd,1712431630,vhdl,,,,full_adder_bh_tb,,,,,,,,
C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sources_1/new/full_adder_bh.vhd,1712580317,vhdl,,,,full_adder_bh,,,,,,,,
