
KeyBored_alpha.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a114  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800a1d4  0800a1d4  0000b1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a338  0800a338  0000c1ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a338  0800a338  0000c1ac  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a338  0800a338  0000c1ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a338  0800a338  0000b338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a33c  0800a33c  0000b33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ac  20000000  0800a340  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000af0  200001ac  0800a4ec  0000c1ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c9c  0800a4ec  0000cc9c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ba5  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ea6  00000000  00000000  0001ed79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00022c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d6b  00000000  00000000  00023e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db92  00000000  00000000  00024b6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001988d  00000000  00000000  000426fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a2e6  00000000  00000000  0005bf8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6270  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c74  00000000  00000000  000f62b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000f9f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ac 	.word	0x200001ac
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a1bc 	.word	0x0800a1bc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001b0 	.word	0x200001b0
 8000104:	0800a1bc 	.word	0x0800a1bc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <ProcessusKeys_Init>:

//Fonctions privees
void Process_KEYS(void);

void ProcessusKeys_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[PROCESSUS_KEYS_PHASE] = Process_KEYS;
 8000224:	4b02      	ldr	r3, [pc, #8]	@ (8000230 <ProcessusKeys_Init+0x10>)
 8000226:	4a03      	ldr	r2, [pc, #12]	@ (8000234 <ProcessusKeys_Init+0x14>)
 8000228:	609a      	str	r2, [r3, #8]
}
 800022a:	46c0      	nop			@ (mov r8, r8)
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	200001dc 	.word	0x200001dc
 8000234:	08000239 	.word	0x08000239

08000238 <Process_KEYS>:

void Process_KEYS(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
	static bool wasActionDone = false;
	static uint8_t i = 0;
	static uint8_t last_row;
	static uint8_t last_col;

	for(int row = 0; row < NUM_ROWS; row++)
 800023e:	2300      	movs	r3, #0
 8000240:	607b      	str	r3, [r7, #4]
 8000242:	e03a      	b.n	80002ba <Process_KEYS+0x82>
	{
		for (int col = 0; col < NUM_COLS; col++)
 8000244:	2300      	movs	r3, #0
 8000246:	603b      	str	r3, [r7, #0]
 8000248:	e031      	b.n	80002ae <Process_KEYS+0x76>
		{
			if(matriceDebouncing[row][col].state == PRESSED && wasActionDone == false)
 800024a:	492b      	ldr	r1, [pc, #172]	@ (80002f8 <Process_KEYS+0xc0>)
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	0013      	movs	r3, r2
 8000250:	00db      	lsls	r3, r3, #3
 8000252:	1a9b      	subs	r3, r3, r2
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	683a      	ldr	r2, [r7, #0]
 8000258:	189b      	adds	r3, r3, r2
 800025a:	005b      	lsls	r3, r3, #1
 800025c:	5c5b      	ldrb	r3, [r3, r1]
 800025e:	2b02      	cmp	r3, #2
 8000260:	d122      	bne.n	80002a8 <Process_KEYS+0x70>
 8000262:	4b26      	ldr	r3, [pc, #152]	@ (80002fc <Process_KEYS+0xc4>)
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2201      	movs	r2, #1
 8000268:	4053      	eors	r3, r2
 800026a:	b2db      	uxtb	r3, r3
 800026c:	2b00      	cmp	r3, #0
 800026e:	d01b      	beq.n	80002a8 <Process_KEYS+0x70>
			{
				i++;
 8000270:	4b23      	ldr	r3, [pc, #140]	@ (8000300 <Process_KEYS+0xc8>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	3301      	adds	r3, #1
 8000276:	b2da      	uxtb	r2, r3
 8000278:	4b21      	ldr	r3, [pc, #132]	@ (8000300 <Process_KEYS+0xc8>)
 800027a:	701a      	strb	r2, [r3, #0]
				if(i > 2) { i = 0; }
 800027c:	4b20      	ldr	r3, [pc, #128]	@ (8000300 <Process_KEYS+0xc8>)
 800027e:	781b      	ldrb	r3, [r3, #0]
 8000280:	2b02      	cmp	r3, #2
 8000282:	d902      	bls.n	800028a <Process_KEYS+0x52>
 8000284:	4b1e      	ldr	r3, [pc, #120]	@ (8000300 <Process_KEYS+0xc8>)
 8000286:	2200      	movs	r2, #0
 8000288:	701a      	strb	r2, [r3, #0]

				leds.phase = i;
 800028a:	4b1d      	ldr	r3, [pc, #116]	@ (8000300 <Process_KEYS+0xc8>)
 800028c:	781a      	ldrb	r2, [r3, #0]
 800028e:	4b1d      	ldr	r3, [pc, #116]	@ (8000304 <Process_KEYS+0xcc>)
 8000290:	709a      	strb	r2, [r3, #2]

				wasActionDone = true;
 8000292:	4b1a      	ldr	r3, [pc, #104]	@ (80002fc <Process_KEYS+0xc4>)
 8000294:	2201      	movs	r2, #1
 8000296:	701a      	strb	r2, [r3, #0]
				last_row = row;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	b2da      	uxtb	r2, r3
 800029c:	4b1a      	ldr	r3, [pc, #104]	@ (8000308 <Process_KEYS+0xd0>)
 800029e:	701a      	strb	r2, [r3, #0]
				last_col = col;
 80002a0:	683b      	ldr	r3, [r7, #0]
 80002a2:	b2da      	uxtb	r2, r3
 80002a4:	4b19      	ldr	r3, [pc, #100]	@ (800030c <Process_KEYS+0xd4>)
 80002a6:	701a      	strb	r2, [r3, #0]
		for (int col = 0; col < NUM_COLS; col++)
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	3301      	adds	r3, #1
 80002ac:	603b      	str	r3, [r7, #0]
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	2b0d      	cmp	r3, #13
 80002b2:	ddca      	ble.n	800024a <Process_KEYS+0x12>
	for(int row = 0; row < NUM_ROWS; row++)
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	3301      	adds	r3, #1
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	2b04      	cmp	r3, #4
 80002be:	ddc1      	ble.n	8000244 <Process_KEYS+0xc>
			}
		}
	}
	if(matriceDebouncing[last_row][last_col].state == IDLE && wasActionDone == true)
 80002c0:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <Process_KEYS+0xd0>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	0019      	movs	r1, r3
 80002c6:	4b11      	ldr	r3, [pc, #68]	@ (800030c <Process_KEYS+0xd4>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	0018      	movs	r0, r3
 80002cc:	4a0a      	ldr	r2, [pc, #40]	@ (80002f8 <Process_KEYS+0xc0>)
 80002ce:	000b      	movs	r3, r1
 80002d0:	00db      	lsls	r3, r3, #3
 80002d2:	1a5b      	subs	r3, r3, r1
 80002d4:	005b      	lsls	r3, r3, #1
 80002d6:	181b      	adds	r3, r3, r0
 80002d8:	005b      	lsls	r3, r3, #1
 80002da:	5c9b      	ldrb	r3, [r3, r2]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d106      	bne.n	80002ee <Process_KEYS+0xb6>
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <Process_KEYS+0xc4>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d002      	beq.n	80002ee <Process_KEYS+0xb6>
	{
		wasActionDone = false;
 80002e8:	4b04      	ldr	r3, [pc, #16]	@ (80002fc <Process_KEYS+0xc4>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	701a      	strb	r2, [r3, #0]
	}

}
 80002ee:	46c0      	nop			@ (mov r8, r8)
 80002f0:	46bd      	mov	sp, r7
 80002f2:	b002      	add	sp, #8
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	46c0      	nop			@ (mov r8, r8)
 80002f8:	200001ec 	.word	0x200001ec
 80002fc:	200001c8 	.word	0x200001c8
 8000300:	200001c9 	.word	0x200001c9
 8000304:	200001d8 	.word	0x200001d8
 8000308:	200001ca 	.word	0x200001ca
 800030c:	200001cb 	.word	0x200001cb

08000310 <Process_LEDS>:

//Fonctions privees
void Process_LEDS(void);

void Process_LEDS(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	af00      	add	r7, sp, #0
	static uint8_t compteur_LEDS;

	compteur_LEDS++;
 8000314:	4b0d      	ldr	r3, [pc, #52]	@ (800034c <Process_LEDS+0x3c>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	3301      	adds	r3, #1
 800031a:	b2da      	uxtb	r2, r3
 800031c:	4b0b      	ldr	r3, [pc, #44]	@ (800034c <Process_LEDS+0x3c>)
 800031e:	701a      	strb	r2, [r3, #0]

	if(compteur_LEDS > 30)
 8000320:	4b0a      	ldr	r3, [pc, #40]	@ (800034c <Process_LEDS+0x3c>)
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	2b1e      	cmp	r3, #30
 8000326:	d90e      	bls.n	8000346 <Process_LEDS+0x36>
	{
		Processus_LEDS_execute[leds.phase](leds.hue, leds.brightness);
 8000328:	4b09      	ldr	r3, [pc, #36]	@ (8000350 <Process_LEDS+0x40>)
 800032a:	789b      	ldrb	r3, [r3, #2]
 800032c:	001a      	movs	r2, r3
 800032e:	4b09      	ldr	r3, [pc, #36]	@ (8000354 <Process_LEDS+0x44>)
 8000330:	0092      	lsls	r2, r2, #2
 8000332:	58d3      	ldr	r3, [r2, r3]
 8000334:	4a06      	ldr	r2, [pc, #24]	@ (8000350 <Process_LEDS+0x40>)
 8000336:	7810      	ldrb	r0, [r2, #0]
 8000338:	4a05      	ldr	r2, [pc, #20]	@ (8000350 <Process_LEDS+0x40>)
 800033a:	7852      	ldrb	r2, [r2, #1]
 800033c:	0011      	movs	r1, r2
 800033e:	4798      	blx	r3
		compteur_LEDS = 0;
 8000340:	4b02      	ldr	r3, [pc, #8]	@ (800034c <Process_LEDS+0x3c>)
 8000342:	2200      	movs	r2, #0
 8000344:	701a      	strb	r2, [r3, #0]
	}
}
 8000346:	46c0      	nop			@ (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	200001db 	.word	0x200001db
 8000350:	200001d8 	.word	0x200001d8
 8000354:	200001cc 	.word	0x200001cc

08000358 <ProcessusLEDS_init>:

LEDS leds;

//Fonctions publiques
void ProcessusLEDS_init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
  serviceBaseDeTemps_execute[PROCESSUS_LEDS_PHASE] = Process_LEDS;
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <ProcessusLEDS_init+0x34>)
 800035e:	4a0c      	ldr	r2, [pc, #48]	@ (8000390 <ProcessusLEDS_init+0x38>)
 8000360:	60da      	str	r2, [r3, #12]
  Processus_LEDS_execute[LEDS_RAINBOW_PHASE] = effet_Rainbow;
 8000362:	4b0c      	ldr	r3, [pc, #48]	@ (8000394 <ProcessusLEDS_init+0x3c>)
 8000364:	4a0c      	ldr	r2, [pc, #48]	@ (8000398 <ProcessusLEDS_init+0x40>)
 8000366:	601a      	str	r2, [r3, #0]
  Processus_LEDS_execute[LEDS_BREATHING_PHASE] = effet_Breathing;
 8000368:	4b0a      	ldr	r3, [pc, #40]	@ (8000394 <ProcessusLEDS_init+0x3c>)
 800036a:	4a0c      	ldr	r2, [pc, #48]	@ (800039c <ProcessusLEDS_init+0x44>)
 800036c:	605a      	str	r2, [r3, #4]
  Processus_LEDS_execute[LEDS_STATIC_PHASE] = effet_StaticColor;
 800036e:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <ProcessusLEDS_init+0x3c>)
 8000370:	4a0b      	ldr	r2, [pc, #44]	@ (80003a0 <ProcessusLEDS_init+0x48>)
 8000372:	609a      	str	r2, [r3, #8]
  leds.hue = ORANGE_HUE;
 8000374:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <ProcessusLEDS_init+0x4c>)
 8000376:	2214      	movs	r2, #20
 8000378:	701a      	strb	r2, [r3, #0]
  leds.phase = LEDS_STATIC_PHASE;
 800037a:	4b0a      	ldr	r3, [pc, #40]	@ (80003a4 <ProcessusLEDS_init+0x4c>)
 800037c:	2202      	movs	r2, #2
 800037e:	709a      	strb	r2, [r3, #2]
  leds.brightness = 20;
 8000380:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <ProcessusLEDS_init+0x4c>)
 8000382:	2214      	movs	r2, #20
 8000384:	705a      	strb	r2, [r3, #1]
}
 8000386:	46c0      	nop			@ (mov r8, r8)
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	200001dc 	.word	0x200001dc
 8000390:	08000311 	.word	0x08000311
 8000394:	200001cc 	.word	0x200001cc
 8000398:	08000879 	.word	0x08000879
 800039c:	08000931 	.word	0x08000931
 80003a0:	080009d5 	.word	0x080009d5
 80003a4:	200001d8 	.word	0x200001d8

080003a8 <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80003ae:	1dfb      	adds	r3, r7, #7
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
 80003b4:	e00a      	b.n	80003cc <serviceBaseDeTemps_gere+0x24>
  {
    serviceBaseDeTemps_execute[i]();
 80003b6:	1dfb      	adds	r3, r7, #7
 80003b8:	781a      	ldrb	r2, [r3, #0]
 80003ba:	4b09      	ldr	r3, [pc, #36]	@ (80003e0 <serviceBaseDeTemps_gere+0x38>)
 80003bc:	0092      	lsls	r2, r2, #2
 80003be:	58d3      	ldr	r3, [r2, r3]
 80003c0:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80003c2:	1dfb      	adds	r3, r7, #7
 80003c4:	781a      	ldrb	r2, [r3, #0]
 80003c6:	1dfb      	adds	r3, r7, #7
 80003c8:	3201      	adds	r2, #1
 80003ca:	701a      	strb	r2, [r3, #0]
 80003cc:	1dfb      	adds	r3, r7, #7
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b03      	cmp	r3, #3
 80003d2:	d9f0      	bls.n	80003b6 <serviceBaseDeTemps_gere+0xe>
  }
}
 80003d4:	46c0      	nop			@ (mov r8, r8)
 80003d6:	46c0      	nop			@ (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	b002      	add	sp, #8
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			@ (mov r8, r8)
 80003e0:	200001dc 	.word	0x200001dc

080003e4 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80003ea:	1dfb      	adds	r3, r7, #7
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
 80003f0:	e00a      	b.n	8000408 <serviceBaseDeTemps_initialise+0x24>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 80003f2:	1dfb      	adds	r3, r7, #7
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <serviceBaseDeTemps_initialise+0x3c>)
 80003f8:	0092      	lsls	r2, r2, #2
 80003fa:	490a      	ldr	r1, [pc, #40]	@ (8000424 <serviceBaseDeTemps_initialise+0x40>)
 80003fc:	50d1      	str	r1, [r2, r3]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 80003fe:	1dfb      	adds	r3, r7, #7
 8000400:	781a      	ldrb	r2, [r3, #0]
 8000402:	1dfb      	adds	r3, r7, #7
 8000404:	3201      	adds	r2, #1
 8000406:	701a      	strb	r2, [r3, #0]
 8000408:	1dfb      	adds	r3, r7, #7
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b03      	cmp	r3, #3
 800040e:	d9f0      	bls.n	80003f2 <serviceBaseDeTemps_initialise+0xe>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8000410:	4b05      	ldr	r3, [pc, #20]	@ (8000428 <serviceBaseDeTemps_initialise+0x44>)
 8000412:	4a06      	ldr	r2, [pc, #24]	@ (800042c <serviceBaseDeTemps_initialise+0x48>)
 8000414:	601a      	str	r2, [r3, #0]
}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	46bd      	mov	sp, r7
 800041a:	b002      	add	sp, #8
 800041c:	bd80      	pop	{r7, pc}
 800041e:	46c0      	nop			@ (mov r8, r8)
 8000420:	200001dc 	.word	0x200001dc
 8000424:	08000a3f 	.word	0x08000a3f
 8000428:	200004d0 	.word	0x200004d0
 800042c:	080003a9 	.word	0x080003a9

08000430 <Debounce_Switch_Matrix>:


KeyState matriceDebouncing[NUM_ROWS][NUM_COLS];

//Definitions fonctions publiques
void Debounce_Switch_Matrix(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af00      	add	r7, sp, #0
    for (int row = 0; row < NUM_ROWS; row++) {
 8000436:	2300      	movs	r3, #0
 8000438:	60fb      	str	r3, [r7, #12]
 800043a:	e07e      	b.n	800053a <Debounce_Switch_Matrix+0x10a>
        for (int col = 0; col < NUM_COLS; col++) {
 800043c:	2300      	movs	r3, #0
 800043e:	60bb      	str	r3, [r7, #8]
 8000440:	e075      	b.n	800052e <Debounce_Switch_Matrix+0xfe>
            bool physicalState = matrice[row][col];
 8000442:	1df9      	adds	r1, r7, #7
 8000444:	4841      	ldr	r0, [pc, #260]	@ (800054c <Debounce_Switch_Matrix+0x11c>)
 8000446:	68fa      	ldr	r2, [r7, #12]
 8000448:	0013      	movs	r3, r2
 800044a:	00db      	lsls	r3, r3, #3
 800044c:	1a9b      	subs	r3, r3, r2
 800044e:	005b      	lsls	r3, r3, #1
 8000450:	18c2      	adds	r2, r0, r3
 8000452:	68bb      	ldr	r3, [r7, #8]
 8000454:	18d3      	adds	r3, r2, r3
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	700b      	strb	r3, [r1, #0]
            KeyState *key = &matriceDebouncing[row][col];
 800045a:	68fa      	ldr	r2, [r7, #12]
 800045c:	0013      	movs	r3, r2
 800045e:	00db      	lsls	r3, r3, #3
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	68ba      	ldr	r2, [r7, #8]
 8000466:	189b      	adds	r3, r3, r2
 8000468:	005a      	lsls	r2, r3, #1
 800046a:	4b39      	ldr	r3, [pc, #228]	@ (8000550 <Debounce_Switch_Matrix+0x120>)
 800046c:	18d3      	adds	r3, r2, r3
 800046e:	603b      	str	r3, [r7, #0]

            switch (key->state) {
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b03      	cmp	r3, #3
 8000476:	d037      	beq.n	80004e8 <Debounce_Switch_Matrix+0xb8>
 8000478:	dc56      	bgt.n	8000528 <Debounce_Switch_Matrix+0xf8>
 800047a:	2b02      	cmp	r3, #2
 800047c:	d026      	beq.n	80004cc <Debounce_Switch_Matrix+0x9c>
 800047e:	dc53      	bgt.n	8000528 <Debounce_Switch_Matrix+0xf8>
 8000480:	2b00      	cmp	r3, #0
 8000482:	d002      	beq.n	800048a <Debounce_Switch_Matrix+0x5a>
 8000484:	2b01      	cmp	r3, #1
 8000486:	d00b      	beq.n	80004a0 <Debounce_Switch_Matrix+0x70>
 8000488:	e04e      	b.n	8000528 <Debounce_Switch_Matrix+0xf8>
                case IDLE:
                    if (physicalState) {
 800048a:	1dfb      	adds	r3, r7, #7
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d043      	beq.n	800051a <Debounce_Switch_Matrix+0xea>
                        key->state = BOUNCE_PRESS;
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	2201      	movs	r2, #1
 8000496:	701a      	strb	r2, [r3, #0]
                        key->debounce_counter = 0;
 8000498:	683b      	ldr	r3, [r7, #0]
 800049a:	2200      	movs	r2, #0
 800049c:	705a      	strb	r2, [r3, #1]
                    }
                    break;
 800049e:	e03c      	b.n	800051a <Debounce_Switch_Matrix+0xea>
                case BOUNCE_PRESS:
                    if (physicalState) {
 80004a0:	1dfb      	adds	r3, r7, #7
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d00d      	beq.n	80004c4 <Debounce_Switch_Matrix+0x94>
                        if (++key->debounce_counter >= DEBOUNCE_TIME_MS) {
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	785b      	ldrb	r3, [r3, #1]
 80004ac:	3301      	adds	r3, #1
 80004ae:	b2da      	uxtb	r2, r3
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	705a      	strb	r2, [r3, #1]
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	785b      	ldrb	r3, [r3, #1]
 80004b8:	2b04      	cmp	r3, #4
 80004ba:	d930      	bls.n	800051e <Debounce_Switch_Matrix+0xee>
                            key->state = PRESSED;
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	2202      	movs	r2, #2
 80004c0:	701a      	strb	r2, [r3, #0]
                        }
                    } else {
                        key->state = IDLE;
                    }
                    break;
 80004c2:	e02c      	b.n	800051e <Debounce_Switch_Matrix+0xee>
                        key->state = IDLE;
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	2200      	movs	r2, #0
 80004c8:	701a      	strb	r2, [r3, #0]
                    break;
 80004ca:	e028      	b.n	800051e <Debounce_Switch_Matrix+0xee>
                case PRESSED:
                    if (!physicalState) {
 80004cc:	1dfb      	adds	r3, r7, #7
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	2201      	movs	r2, #1
 80004d2:	4053      	eors	r3, r2
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d023      	beq.n	8000522 <Debounce_Switch_Matrix+0xf2>
                        key->state = BOUNCE_RELEASE;
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	2203      	movs	r2, #3
 80004de:	701a      	strb	r2, [r3, #0]
                        key->debounce_counter = 0;
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	2200      	movs	r2, #0
 80004e4:	705a      	strb	r2, [r3, #1]
                    }
                    break;
 80004e6:	e01c      	b.n	8000522 <Debounce_Switch_Matrix+0xf2>
                case BOUNCE_RELEASE:
                    if (!physicalState) {
 80004e8:	1dfb      	adds	r3, r7, #7
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	2201      	movs	r2, #1
 80004ee:	4053      	eors	r3, r2
 80004f0:	b2db      	uxtb	r3, r3
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d00d      	beq.n	8000512 <Debounce_Switch_Matrix+0xe2>
                        if (++key->debounce_counter >= DEBOUNCE_TIME_MS) {
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	785b      	ldrb	r3, [r3, #1]
 80004fa:	3301      	adds	r3, #1
 80004fc:	b2da      	uxtb	r2, r3
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	705a      	strb	r2, [r3, #1]
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	785b      	ldrb	r3, [r3, #1]
 8000506:	2b04      	cmp	r3, #4
 8000508:	d90d      	bls.n	8000526 <Debounce_Switch_Matrix+0xf6>
                            key->state = IDLE;
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	2200      	movs	r2, #0
 800050e:	701a      	strb	r2, [r3, #0]
                        }
                    } else {
                        key->state = PRESSED;
                    }
                    break;
 8000510:	e009      	b.n	8000526 <Debounce_Switch_Matrix+0xf6>
                        key->state = PRESSED;
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	2202      	movs	r2, #2
 8000516:	701a      	strb	r2, [r3, #0]
                    break;
 8000518:	e005      	b.n	8000526 <Debounce_Switch_Matrix+0xf6>
                    break;
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	e004      	b.n	8000528 <Debounce_Switch_Matrix+0xf8>
                    break;
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	e002      	b.n	8000528 <Debounce_Switch_Matrix+0xf8>
                    break;
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	e000      	b.n	8000528 <Debounce_Switch_Matrix+0xf8>
                    break;
 8000526:	46c0      	nop			@ (mov r8, r8)
        for (int col = 0; col < NUM_COLS; col++) {
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	3301      	adds	r3, #1
 800052c:	60bb      	str	r3, [r7, #8]
 800052e:	68bb      	ldr	r3, [r7, #8]
 8000530:	2b0d      	cmp	r3, #13
 8000532:	dd86      	ble.n	8000442 <Debounce_Switch_Matrix+0x12>
    for (int row = 0; row < NUM_ROWS; row++) {
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	3301      	adds	r3, #1
 8000538:	60fb      	str	r3, [r7, #12]
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	2b04      	cmp	r3, #4
 800053e:	dc00      	bgt.n	8000542 <Debounce_Switch_Matrix+0x112>
 8000540:	e77c      	b.n	800043c <Debounce_Switch_Matrix+0xc>
            }
        }
    }
}
 8000542:	46c0      	nop			@ (mov r8, r8)
 8000544:	46c0      	nop			@ (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b004      	add	sp, #16
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000278 	.word	0x20000278
 8000550:	200001ec 	.word	0x200001ec

08000554 <InterfaceDebouncing_Init>:

void InterfaceDebouncing_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[DEBOUNCE_MATRICE_PHASE] = Debounce_Switch_Matrix;
 8000558:	4b02      	ldr	r3, [pc, #8]	@ (8000564 <InterfaceDebouncing_Init+0x10>)
 800055a:	4a03      	ldr	r2, [pc, #12]	@ (8000568 <InterfaceDebouncing_Init+0x14>)
 800055c:	605a      	str	r2, [r3, #4]
}
 800055e:	46c0      	nop			@ (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	200001dc 	.word	0x200001dc
 8000568:	08000431 	.word	0x08000431

0800056c <ScanMatrice>:
#include "ServiceBaseTemps_1ms.h"

bool matrice[NUM_ROWS][NUM_COLS];

void ScanMatrice(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
	Set_All_Rows();
 8000572:	f000 fcab 	bl	8000ecc <Set_All_Rows>

	for (int row = 0; row < NUM_ROWS; row++)
 8000576:	2300      	movs	r3, #0
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	e030      	b.n	80005de <ScanMatrice+0x72>
	{
		Reset_Row(row);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	b29b      	uxth	r3, r3
 8000580:	0018      	movs	r0, r3
 8000582:	f000 fc8b 	bl	8000e9c <Reset_Row>

		for(int col = 0; col < NUM_COLS; col++)
 8000586:	2300      	movs	r3, #0
 8000588:	603b      	str	r3, [r7, #0]
 800058a:	e01d      	b.n	80005c8 <ScanMatrice+0x5c>
		{
			matrice[row][col] = (Read_Col(col) == 0) ? 1 : 0;
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	b29b      	uxth	r3, r3
 8000590:	0018      	movs	r0, r3
 8000592:	f000 fc4f 	bl	8000e34 <Read_Col>
 8000596:	0003      	movs	r3, r0
 8000598:	1e5a      	subs	r2, r3, #1
 800059a:	4193      	sbcs	r3, r2
 800059c:	b2db      	uxtb	r3, r3
 800059e:	2201      	movs	r2, #1
 80005a0:	4053      	eors	r3, r2
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	1c1a      	adds	r2, r3, #0
 80005a6:	2301      	movs	r3, #1
 80005a8:	4013      	ands	r3, r2
 80005aa:	b2d8      	uxtb	r0, r3
 80005ac:	4910      	ldr	r1, [pc, #64]	@ (80005f0 <ScanMatrice+0x84>)
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	0013      	movs	r3, r2
 80005b2:	00db      	lsls	r3, r3, #3
 80005b4:	1a9b      	subs	r3, r3, r2
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	18ca      	adds	r2, r1, r3
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	18d3      	adds	r3, r2, r3
 80005be:	1c02      	adds	r2, r0, #0
 80005c0:	701a      	strb	r2, [r3, #0]
		for(int col = 0; col < NUM_COLS; col++)
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	3301      	adds	r3, #1
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	2b0d      	cmp	r3, #13
 80005cc:	ddde      	ble.n	800058c <ScanMatrice+0x20>
		}

		Set_Row(row);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	0018      	movs	r0, r3
 80005d4:	f000 fc4a 	bl	8000e6c <Set_Row>
	for (int row = 0; row < NUM_ROWS; row++)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	3301      	adds	r3, #1
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b04      	cmp	r3, #4
 80005e2:	ddcb      	ble.n	800057c <ScanMatrice+0x10>
	}
}
 80005e4:	46c0      	nop			@ (mov r8, r8)
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	b002      	add	sp, #8
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	20000278 	.word	0x20000278

080005f4 <InterfaceMatrice_Init>:

void InterfaceMatrice_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SCAN_MATRICE_PHASE] = ScanMatrice;
 80005f8:	4b02      	ldr	r3, [pc, #8]	@ (8000604 <InterfaceMatrice_Init+0x10>)
 80005fa:	4a03      	ldr	r2, [pc, #12]	@ (8000608 <InterfaceMatrice_Init+0x14>)
 80005fc:	601a      	str	r2, [r3, #0]
}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	200001dc 	.word	0x200001dc
 8000608:	0800056d 	.word	0x0800056d

0800060c <hsl_to_rgb>:
  55, 56, 57, 58, 59, 60, 61, 62, 63
};


uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l)
{
 800060c:	b590      	push	{r4, r7, lr}
 800060e:	b087      	sub	sp, #28
 8000610:	af00      	add	r7, sp, #0
 8000612:	0004      	movs	r4, r0
 8000614:	0008      	movs	r0, r1
 8000616:	0011      	movs	r1, r2
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	1c22      	adds	r2, r4, #0
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	1dbb      	adds	r3, r7, #6
 8000620:	1c02      	adds	r2, r0, #0
 8000622:	701a      	strb	r2, [r3, #0]
 8000624:	1d7b      	adds	r3, r7, #5
 8000626:	1c0a      	adds	r2, r1, #0
 8000628:	701a      	strb	r2, [r3, #0]
	if(l == 0) return 0;
 800062a:	1d7b      	adds	r3, r7, #5
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d101      	bne.n	8000636 <hsl_to_rgb+0x2a>
 8000632:	2300      	movs	r3, #0
 8000634:	e119      	b.n	800086a <hsl_to_rgb+0x25e>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 8000636:	1d7b      	adds	r3, r7, #5
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	b29b      	uxth	r3, r3
 800063c:	3301      	adds	r3, #1
 800063e:	b29a      	uxth	r2, r3
 8000640:	210c      	movs	r1, #12
 8000642:	187b      	adds	r3, r7, r1
 8000644:	801a      	strh	r2, [r3, #0]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 8000646:	1d7b      	adds	r3, r7, #5
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	b25b      	sxtb	r3, r3
 800064c:	2b00      	cmp	r3, #0
 800064e:	db0c      	blt.n	800066a <hsl_to_rgb+0x5e>
 8000650:	187b      	adds	r3, r7, r1
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	b29b      	uxth	r3, r3
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	1dba      	adds	r2, r7, #6
 800065a:	7812      	ldrb	r2, [r2, #0]
 800065c:	4353      	muls	r3, r2
 800065e:	121b      	asrs	r3, r3, #8
 8000660:	b2da      	uxtb	r2, r3
 8000662:	2313      	movs	r3, #19
 8000664:	18fb      	adds	r3, r7, r3
 8000666:	701a      	strb	r2, [r3, #0]
 8000668:	e00f      	b.n	800068a <hsl_to_rgb+0x7e>
	else            c = (512 - (l1 << 1)) * s >> 8;
 800066a:	230c      	movs	r3, #12
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	b29b      	uxth	r3, r3
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	2280      	movs	r2, #128	@ 0x80
 8000676:	0092      	lsls	r2, r2, #2
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	1dba      	adds	r2, r7, #6
 800067c:	7812      	ldrb	r2, [r2, #0]
 800067e:	4353      	muls	r3, r2
 8000680:	121b      	asrs	r3, r3, #8
 8000682:	b2da      	uxtb	r2, r3
 8000684:	2313      	movs	r3, #19
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	701a      	strb	r2, [r3, #0]

	H = h * 6;              // 0 to 1535 (actually 1530)
 800068a:	1dfb      	adds	r3, r7, #7
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	b29b      	uxth	r3, r3
 8000690:	1c1a      	adds	r2, r3, #0
 8000692:	1c13      	adds	r3, r2, #0
 8000694:	18db      	adds	r3, r3, r3
 8000696:	189b      	adds	r3, r3, r2
 8000698:	18db      	adds	r3, r3, r3
 800069a:	b29a      	uxth	r2, r3
 800069c:	210a      	movs	r1, #10
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	801a      	strh	r2, [r3, #0]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	881b      	ldrh	r3, [r3, #0]
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	2014      	movs	r0, #20
 80006ac:	183b      	adds	r3, r7, r0
 80006ae:	701a      	strb	r2, [r3, #0]
	h1 = lo + 1;
 80006b0:	183b      	adds	r3, r7, r0
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	3301      	adds	r3, #1
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	200e      	movs	r0, #14
 80006bc:	183b      	adds	r3, r7, r0
 80006be:	801a      	strh	r2, [r3, #0]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	001a      	movs	r2, r3
 80006c8:	2380      	movs	r3, #128	@ 0x80
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	4013      	ands	r3, r2
 80006ce:	d10e      	bne.n	80006ee <hsl_to_rgb+0xe2>
 80006d0:	183b      	adds	r3, r7, r0
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	b29b      	uxth	r3, r3
 80006d6:	001a      	movs	r2, r3
 80006d8:	2313      	movs	r3, #19
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	4353      	muls	r3, r2
 80006e2:	121b      	asrs	r3, r3, #8
 80006e4:	b2da      	uxtb	r2, r3
 80006e6:	2312      	movs	r3, #18
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	701a      	strb	r2, [r3, #0]
 80006ec:	e011      	b.n	8000712 <hsl_to_rgb+0x106>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 80006ee:	230e      	movs	r3, #14
 80006f0:	18fb      	adds	r3, r7, r3
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	001a      	movs	r2, r3
 80006f8:	2380      	movs	r3, #128	@ 0x80
 80006fa:	005b      	lsls	r3, r3, #1
 80006fc:	1a9b      	subs	r3, r3, r2
 80006fe:	2213      	movs	r2, #19
 8000700:	18ba      	adds	r2, r7, r2
 8000702:	7812      	ldrb	r2, [r2, #0]
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	4353      	muls	r3, r2
 8000708:	121b      	asrs	r3, r3, #8
 800070a:	b2da      	uxtb	r2, r3
 800070c:	2312      	movs	r3, #18
 800070e:	18fb      	adds	r3, r7, r3
 8000710:	701a      	strb	r2, [r3, #0]

	m = l - (c >> 1);
 8000712:	2313      	movs	r3, #19
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	b2db      	uxtb	r3, r3
 800071a:	085b      	lsrs	r3, r3, #1
 800071c:	b2db      	uxtb	r3, r3
 800071e:	1d7a      	adds	r2, r7, #5
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	1ad3      	subs	r3, r2, r3
 8000724:	b2da      	uxtb	r2, r3
 8000726:	2311      	movs	r3, #17
 8000728:	18fb      	adds	r3, r7, r3
 800072a:	701a      	strb	r2, [r3, #0]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 800072c:	230a      	movs	r3, #10
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	b29b      	uxth	r3, r3
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	b29b      	uxth	r3, r3
 8000738:	2b04      	cmp	r3, #4
 800073a:	d863      	bhi.n	8000804 <hsl_to_rgb+0x1f8>
 800073c:	009a      	lsls	r2, r3, #2
 800073e:	4b4d      	ldr	r3, [pc, #308]	@ (8000874 <hsl_to_rgb+0x268>)
 8000740:	18d3      	adds	r3, r2, r3
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	469f      	mov	pc, r3
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 8000746:	2313      	movs	r3, #19
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	2317      	movs	r3, #23
 8000750:	18fb      	adds	r3, r7, r3
 8000752:	701a      	strb	r2, [r3, #0]
 8000754:	2312      	movs	r3, #18
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	2316      	movs	r3, #22
 800075e:	18fb      	adds	r3, r7, r3
 8000760:	701a      	strb	r2, [r3, #0]
 8000762:	2315      	movs	r3, #21
 8000764:	18fb      	adds	r3, r7, r3
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
 800076a:	e05e      	b.n	800082a <hsl_to_rgb+0x21e>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 800076c:	2312      	movs	r3, #18
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	b2da      	uxtb	r2, r3
 8000774:	2317      	movs	r3, #23
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	2313      	movs	r3, #19
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b2da      	uxtb	r2, r3
 8000782:	2316      	movs	r3, #22
 8000784:	18fb      	adds	r3, r7, r3
 8000786:	701a      	strb	r2, [r3, #0]
 8000788:	2315      	movs	r3, #21
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
 8000790:	e04b      	b.n	800082a <hsl_to_rgb+0x21e>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 8000792:	2317      	movs	r3, #23
 8000794:	18fb      	adds	r3, r7, r3
 8000796:	2200      	movs	r2, #0
 8000798:	701a      	strb	r2, [r3, #0]
 800079a:	2313      	movs	r3, #19
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	2316      	movs	r3, #22
 80007a4:	18fb      	adds	r3, r7, r3
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	2312      	movs	r3, #18
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	2315      	movs	r3, #21
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	e038      	b.n	800082a <hsl_to_rgb+0x21e>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 80007b8:	2317      	movs	r3, #23
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	2200      	movs	r2, #0
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	2312      	movs	r3, #18
 80007c2:	18fb      	adds	r3, r7, r3
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	2316      	movs	r3, #22
 80007ca:	18fb      	adds	r3, r7, r3
 80007cc:	701a      	strb	r2, [r3, #0]
 80007ce:	2313      	movs	r3, #19
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2315      	movs	r3, #21
 80007d8:	18fb      	adds	r3, r7, r3
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	e025      	b.n	800082a <hsl_to_rgb+0x21e>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 80007de:	2312      	movs	r3, #18
 80007e0:	18fb      	adds	r3, r7, r3
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	2317      	movs	r3, #23
 80007e8:	18fb      	adds	r3, r7, r3
 80007ea:	701a      	strb	r2, [r3, #0]
 80007ec:	2316      	movs	r3, #22
 80007ee:	18fb      	adds	r3, r7, r3
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
 80007f4:	2313      	movs	r3, #19
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	2315      	movs	r3, #21
 80007fe:	18fb      	adds	r3, r7, r3
 8000800:	701a      	strb	r2, [r3, #0]
 8000802:	e012      	b.n	800082a <hsl_to_rgb+0x21e>
	 default: r = c; g = 0; b = x; break; // M to R
 8000804:	2313      	movs	r3, #19
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	b2da      	uxtb	r2, r3
 800080c:	2317      	movs	r3, #23
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	701a      	strb	r2, [r3, #0]
 8000812:	2316      	movs	r3, #22
 8000814:	18fb      	adds	r3, r7, r3
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
 800081a:	2312      	movs	r3, #18
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	b2da      	uxtb	r2, r3
 8000822:	2315      	movs	r3, #21
 8000824:	18fb      	adds	r3, r7, r3
 8000826:	701a      	strb	r2, [r3, #0]
 8000828:	46c0      	nop			@ (mov r8, r8)
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 800082a:	2317      	movs	r3, #23
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	b2db      	uxtb	r3, r3
 8000832:	001a      	movs	r2, r3
 8000834:	2011      	movs	r0, #17
 8000836:	183b      	adds	r3, r7, r0
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	b2db      	uxtb	r3, r3
 800083c:	18d3      	adds	r3, r2, r3
 800083e:	041a      	lsls	r2, r3, #16
 8000840:	2316      	movs	r3, #22
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	0019      	movs	r1, r3
 800084a:	183b      	adds	r3, r7, r0
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	18cb      	adds	r3, r1, r3
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	431a      	orrs	r2, r3
 8000856:	2315      	movs	r3, #21
 8000858:	18fb      	adds	r3, r7, r3
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	0019      	movs	r1, r3
 8000860:	183b      	adds	r3, r7, r0
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	b2db      	uxtb	r3, r3
 8000866:	18cb      	adds	r3, r1, r3
 8000868:	4313      	orrs	r3, r2
}
 800086a:	0018      	movs	r0, r3
 800086c:	46bd      	mov	sp, r7
 800086e:	b007      	add	sp, #28
 8000870:	bd90      	pop	{r4, r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	0800a264 	.word	0x0800a264

08000878 <effet_Rainbow>:


void effet_Rainbow(uint8_t hue, uint8_t brightness)
{
 8000878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	0002      	movs	r2, r0
 8000880:	1dfb      	adds	r3, r7, #7
 8000882:	701a      	strb	r2, [r3, #0]
 8000884:	1dbb      	adds	r3, r7, #6
 8000886:	1c0a      	adds	r2, r1, #0
 8000888:	701a      	strb	r2, [r3, #0]
	static int8_t angle = 0;
	const uint8_t angle_difference = 18;
 800088a:	230e      	movs	r3, #14
 800088c:	18fb      	adds	r3, r7, r3
 800088e:	2212      	movs	r2, #18
 8000890:	701a      	strb	r2, [r3, #0]


	for(uint8_t i = 0; i < LED_CNT; i++)
 8000892:	230f      	movs	r3, #15
 8000894:	18fb      	adds	r3, r7, r3
 8000896:	2200      	movs	r2, #0
 8000898:	701a      	strb	r2, [r3, #0]
 800089a:	e031      	b.n	8000900 <effet_Rainbow+0x88>
	{
		// Set correct LED position
		uint8_t led_index = led_map[i];
 800089c:	250f      	movs	r5, #15
 800089e:	197b      	adds	r3, r7, r5
 80008a0:	781a      	ldrb	r2, [r3, #0]
 80008a2:	260d      	movs	r6, #13
 80008a4:	19bb      	adds	r3, r7, r6
 80008a6:	4920      	ldr	r1, [pc, #128]	@ (8000928 <effet_Rainbow+0xb0>)
 80008a8:	5c8a      	ldrb	r2, [r1, r2]
 80008aa:	701a      	strb	r2, [r3, #0]
		// Calculate color
		uint32_t rgb_color = hsl_to_rgb(angle + ((LED_CNT - 1 - i) * angle_difference), 255, brightness);
 80008ac:	197b      	adds	r3, r7, r5
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	223f      	movs	r2, #63	@ 0x3f
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	220e      	movs	r2, #14
 80008b8:	18ba      	adds	r2, r7, r2
 80008ba:	7812      	ldrb	r2, [r2, #0]
 80008bc:	4353      	muls	r3, r2
 80008be:	b2da      	uxtb	r2, r3
 80008c0:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <effet_Rainbow+0xb4>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	b25b      	sxtb	r3, r3
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	18d3      	adds	r3, r2, r3
 80008ca:	b2d8      	uxtb	r0, r3
 80008cc:	1dbb      	adds	r3, r7, #6
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	001a      	movs	r2, r3
 80008d2:	21ff      	movs	r1, #255	@ 0xff
 80008d4:	f7ff fe9a 	bl	800060c <hsl_to_rgb>
 80008d8:	0003      	movs	r3, r0
 80008da:	60bb      	str	r3, [r7, #8]
		// Set color
		led_set_RGB(led_index, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	0c1b      	lsrs	r3, r3, #16
 80008e0:	b2d9      	uxtb	r1, r3
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	0a1b      	lsrs	r3, r3, #8
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	b2dc      	uxtb	r4, r3
 80008ec:	19bb      	adds	r3, r7, r6
 80008ee:	7818      	ldrb	r0, [r3, #0]
 80008f0:	0023      	movs	r3, r4
 80008f2:	f000 fb15 	bl	8000f20 <led_set_RGB>
	for(uint8_t i = 0; i < LED_CNT; i++)
 80008f6:	197b      	adds	r3, r7, r5
 80008f8:	781a      	ldrb	r2, [r3, #0]
 80008fa:	197b      	adds	r3, r7, r5
 80008fc:	3201      	adds	r2, #1
 80008fe:	701a      	strb	r2, [r3, #0]
 8000900:	230f      	movs	r3, #15
 8000902:	18fb      	adds	r3, r7, r3
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b3f      	cmp	r3, #63	@ 0x3f
 8000908:	d9c8      	bls.n	800089c <effet_Rainbow+0x24>
	}

	// Write to LED
	++angle;
 800090a:	4b08      	ldr	r3, [pc, #32]	@ (800092c <effet_Rainbow+0xb4>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b25b      	sxtb	r3, r3
 8000910:	b2db      	uxtb	r3, r3
 8000912:	3301      	adds	r3, #1
 8000914:	b2db      	uxtb	r3, r3
 8000916:	b25a      	sxtb	r2, r3
 8000918:	4b04      	ldr	r3, [pc, #16]	@ (800092c <effet_Rainbow+0xb4>)
 800091a:	701a      	strb	r2, [r3, #0]
	led_render();
 800091c:	f000 fb6a 	bl	8000ff4 <led_render>
}
 8000920:	46c0      	nop			@ (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	b005      	add	sp, #20
 8000926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000928:	0800a224 	.word	0x0800a224
 800092c:	200002be 	.word	0x200002be

08000930 <effet_Breathing>:


void effet_Breathing(uint8_t hue, uint8_t brightness)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	0002      	movs	r2, r0
 8000938:	1dfb      	adds	r3, r7, #7
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	1dbb      	adds	r3, r7, #6
 800093e:	1c0a      	adds	r2, r1, #0
 8000940:	701a      	strb	r2, [r3, #0]
    static uint8_t current_brightness = 0;
    static int8_t direction = 1;

    // Adjust brightness
    current_brightness += direction;
 8000942:	4b22      	ldr	r3, [pc, #136]	@ (80009cc <effet_Breathing+0x9c>)
 8000944:	781a      	ldrb	r2, [r3, #0]
 8000946:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <effet_Breathing+0xa0>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	b25b      	sxtb	r3, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	18d3      	adds	r3, r2, r3
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <effet_Breathing+0x9c>)
 8000954:	701a      	strb	r2, [r3, #0]
    if (current_brightness == MIN_BRIGHTNESS || current_brightness == /*MAX*/brightness) direction = -direction;
 8000956:	4b1d      	ldr	r3, [pc, #116]	@ (80009cc <effet_Breathing+0x9c>)
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d005      	beq.n	800096a <effet_Breathing+0x3a>
 800095e:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <effet_Breathing+0x9c>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	1dba      	adds	r2, r7, #6
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	429a      	cmp	r2, r3
 8000968:	d108      	bne.n	800097c <effet_Breathing+0x4c>
 800096a:	4b19      	ldr	r3, [pc, #100]	@ (80009d0 <effet_Breathing+0xa0>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b25b      	sxtb	r3, r3
 8000970:	b2db      	uxtb	r3, r3
 8000972:	425b      	negs	r3, r3
 8000974:	b2db      	uxtb	r3, r3
 8000976:	b25a      	sxtb	r2, r3
 8000978:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <effet_Breathing+0xa0>)
 800097a:	701a      	strb	r2, [r3, #0]

    // Set all LEDs to the same color with fading
    uint32_t rgb = hsl_to_rgb(hue, 255, current_brightness); // Static hue
 800097c:	4b13      	ldr	r3, [pc, #76]	@ (80009cc <effet_Breathing+0x9c>)
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	1dfb      	adds	r3, r7, #7
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	21ff      	movs	r1, #255	@ 0xff
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff fe40 	bl	800060c <hsl_to_rgb>
 800098c:	0003      	movs	r3, r0
 800098e:	60fb      	str	r3, [r7, #12]
    uint8_t r = (rgb >> 16) & 0xFF;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	0c1a      	lsrs	r2, r3, #16
 8000994:	200b      	movs	r0, #11
 8000996:	183b      	adds	r3, r7, r0
 8000998:	701a      	strb	r2, [r3, #0]
    uint8_t g = (rgb >> 8) & 0xFF;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	0a1a      	lsrs	r2, r3, #8
 800099e:	210a      	movs	r1, #10
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgb & 0xFF;
 80009a4:	2409      	movs	r4, #9
 80009a6:	193b      	adds	r3, r7, r4
 80009a8:	68fa      	ldr	r2, [r7, #12]
 80009aa:	701a      	strb	r2, [r3, #0]

    led_set_all_RGB(r, g, b);
 80009ac:	193b      	adds	r3, r7, r4
 80009ae:	781a      	ldrb	r2, [r3, #0]
 80009b0:	187b      	adds	r3, r7, r1
 80009b2:	7819      	ldrb	r1, [r3, #0]
 80009b4:	183b      	adds	r3, r7, r0
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	0018      	movs	r0, r3
 80009ba:	f000 faf3 	bl	8000fa4 <led_set_all_RGB>
    led_render();
 80009be:	f000 fb19 	bl	8000ff4 <led_render>
}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b005      	add	sp, #20
 80009c8:	bd90      	pop	{r4, r7, pc}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	200002bf 	.word	0x200002bf
 80009d0:	20000000 	.word	0x20000000

080009d4 <effet_StaticColor>:



void effet_StaticColor(uint8_t hue, uint8_t brightness)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	0002      	movs	r2, r0
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	1dbb      	adds	r3, r7, #6
 80009e2:	1c0a      	adds	r2, r1, #0
 80009e4:	701a      	strb	r2, [r3, #0]
	uint32_t rgb_color = hsl_to_rgb(hue, 255, brightness);
 80009e6:	1dbb      	adds	r3, r7, #6
 80009e8:	781a      	ldrb	r2, [r3, #0]
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	21ff      	movs	r1, #255	@ 0xff
 80009f0:	0018      	movs	r0, r3
 80009f2:	f7ff fe0b 	bl	800060c <hsl_to_rgb>
 80009f6:	0003      	movs	r3, r0
 80009f8:	60fb      	str	r3, [r7, #12]
	led_set_all_RGB((rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	0c1b      	lsrs	r3, r3, #16
 80009fe:	b2d8      	uxtb	r0, r3
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	0a1b      	lsrs	r3, r3, #8
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	b2d2      	uxtb	r2, r2
 8000a0a:	0019      	movs	r1, r3
 8000a0c:	f000 faca 	bl	8000fa4 <led_set_all_RGB>
	led_render();
 8000a10:	f000 faf0 	bl	8000ff4 <led_render>
}
 8000a14:	46c0      	nop			@ (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b004      	add	sp, #16
 8000a1a:	bd80      	pop	{r7, pc}

08000a1c <Main_Init>:


keyboardReportDes HIDkeyboard = {0, 0, 0, 0, 0, 0, 0, 0};

void Main_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	piloteTimer14_initialise();
 8000a20:	f000 fcc8 	bl	80013b4 <piloteTimer14_initialise>
	serviceBaseDeTemps_initialise();
 8000a24:	f7ff fcde 	bl	80003e4 <serviceBaseDeTemps_initialise>
	InterfaceMatrice_Init();
 8000a28:	f7ff fde4 	bl	80005f4 <InterfaceMatrice_Init>
	InterfaceDebouncing_Init();
 8000a2c:	f7ff fd92 	bl	8000554 <InterfaceDebouncing_Init>
	ProcessusKeys_Init();
 8000a30:	f7ff fbf6 	bl	8000220 <ProcessusKeys_Init>
	ProcessusLEDS_init();
 8000a34:	f7ff fc90 	bl	8000358 <ProcessusLEDS_init>
}
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <doNothing>:

void doNothing(void){}
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	46c0      	nop			@ (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4c:	f000 fe48 	bl	80016e0 <HAL_Init>

  /* USER CODE BEGIN Init */

  Main_Init();
 8000a50:	f7ff ffe4 	bl	8000a1c <Main_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a54:	f000 f810 	bl	8000a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a58:	f000 f97a 	bl	8000d50 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a5c:	f000 f95a 	bl	8000d14 <MX_DMA_Init>
  MX_TIM2_Init();
 8000a60:	f000 f85e 	bl	8000b20 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a64:	f000 f8da 	bl	8000c1c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000a68:	f008 fec6 	bl	80097f8 <MX_USB_DEVICE_Init>
  MX_TIM14_Init();
 8000a6c:	f000 f92c 	bl	8000cc8 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  piloteTimer14_permetLesInterruptions();
 8000a70:	f000 fc94 	bl	800139c <piloteTimer14_permetLesInterruptions>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	e7fd      	b.n	8000a74 <main+0x2c>

08000a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b099      	sub	sp, #100	@ 0x64
 8000a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	242c      	movs	r4, #44	@ 0x2c
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	0018      	movs	r0, r3
 8000a84:	2334      	movs	r3, #52	@ 0x34
 8000a86:	001a      	movs	r2, r3
 8000a88:	2100      	movs	r1, #0
 8000a8a:	f009 fb6b 	bl	800a164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8e:	231c      	movs	r3, #28
 8000a90:	18fb      	adds	r3, r7, r3
 8000a92:	0018      	movs	r0, r3
 8000a94:	2310      	movs	r3, #16
 8000a96:	001a      	movs	r2, r3
 8000a98:	2100      	movs	r1, #0
 8000a9a:	f009 fb63 	bl	800a164 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9e:	003b      	movs	r3, r7
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	231c      	movs	r3, #28
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	f009 fb5c 	bl	800a164 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000aac:	193b      	adds	r3, r7, r4
 8000aae:	2220      	movs	r2, #32
 8000ab0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f003 f909 	bl	8003cd8 <HAL_RCC_OscConfig>
 8000ac6:	1e03      	subs	r3, r0, #0
 8000ac8:	d001      	beq.n	8000ace <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000aca:	f000 f9ad 	bl	8000e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ace:	211c      	movs	r1, #28
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2207      	movs	r2, #7
 8000ad4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	2203      	movs	r2, #3
 8000ada:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2101      	movs	r1, #1
 8000aec:	0018      	movs	r0, r3
 8000aee:	f003 fc79 	bl	80043e4 <HAL_RCC_ClockConfig>
 8000af2:	1e03      	subs	r3, r0, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000af6:	f000 f997 	bl	8000e28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000afa:	003b      	movs	r3, r7
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	0292      	lsls	r2, r2, #10
 8000b00:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000b02:	003b      	movs	r3, r7
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b08:	003b      	movs	r3, r7
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f003 fdb6 	bl	800467c <HAL_RCCEx_PeriphCLKConfig>
 8000b10:	1e03      	subs	r3, r0, #0
 8000b12:	d001      	beq.n	8000b18 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000b14:	f000 f988 	bl	8000e28 <Error_Handler>
  }
}
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b019      	add	sp, #100	@ 0x64
 8000b1e:	bd90      	pop	{r4, r7, pc}

08000b20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08e      	sub	sp, #56	@ 0x38
 8000b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b26:	2328      	movs	r3, #40	@ 0x28
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	2310      	movs	r3, #16
 8000b2e:	001a      	movs	r2, r3
 8000b30:	2100      	movs	r1, #0
 8000b32:	f009 fb17 	bl	800a164 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b36:	2320      	movs	r3, #32
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	001a      	movs	r2, r3
 8000b40:	2100      	movs	r1, #0
 8000b42:	f009 fb0f 	bl	800a164 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	0018      	movs	r0, r3
 8000b4a:	231c      	movs	r3, #28
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	2100      	movs	r1, #0
 8000b50:	f009 fb08 	bl	800a164 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b54:	4b30      	ldr	r3, [pc, #192]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b56:	2280      	movs	r2, #128	@ 0x80
 8000b58:	05d2      	lsls	r2, r2, #23
 8000b5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b62:	4b2d      	ldr	r3, [pc, #180]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 8000b68:	4b2b      	ldr	r3, [pc, #172]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b6a:	223b      	movs	r2, #59	@ 0x3b
 8000b6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b74:	4b28      	ldr	r3, [pc, #160]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b7a:	4b27      	ldr	r3, [pc, #156]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f003 fe7b 	bl	8004878 <HAL_TIM_Base_Init>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000b86:	f000 f94f 	bl	8000e28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b8a:	2128      	movs	r1, #40	@ 0x28
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	2280      	movs	r2, #128	@ 0x80
 8000b90:	0152      	lsls	r2, r2, #5
 8000b92:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b94:	187a      	adds	r2, r7, r1
 8000b96:	4b20      	ldr	r3, [pc, #128]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000b98:	0011      	movs	r1, r2
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f004 fbb0 	bl	8005300 <HAL_TIM_ConfigClockSource>
 8000ba0:	1e03      	subs	r3, r0, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000ba4:	f000 f940 	bl	8000e28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000baa:	0018      	movs	r0, r3
 8000bac:	f003 ff06 	bl	80049bc <HAL_TIM_PWM_Init>
 8000bb0:	1e03      	subs	r3, r0, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000bb4:	f000 f938 	bl	8000e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb8:	2120      	movs	r1, #32
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bc6:	187a      	adds	r2, r7, r1
 8000bc8:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000bca:	0011      	movs	r1, r2
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f005 f8a7 	bl	8005d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd2:	1e03      	subs	r3, r0, #0
 8000bd4:	d001      	beq.n	8000bda <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000bd6:	f000 f927 	bl	8000e28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2260      	movs	r2, #96	@ 0x60
 8000bde:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bf2:	1d39      	adds	r1, r7, #4
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	f004 fabb 	bl	8005174 <HAL_TIM_PWM_ConfigChannel>
 8000bfe:	1e03      	subs	r3, r0, #0
 8000c00:	d001      	beq.n	8000c06 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000c02:	f000 f911 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c06:	4b04      	ldr	r3, [pc, #16]	@ (8000c18 <MX_TIM2_Init+0xf8>)
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f000 fcb1 	bl	8001570 <HAL_TIM_MspPostInit>

}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	46bd      	mov	sp, r7
 8000c12:	b00e      	add	sp, #56	@ 0x38
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	46c0      	nop			@ (mov r8, r8)
 8000c18:	200002c0 	.word	0x200002c0

08000c1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c22:	2308      	movs	r3, #8
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	0018      	movs	r0, r3
 8000c28:	2310      	movs	r3, #16
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	f009 fa99 	bl	800a164 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c32:	003b      	movs	r3, r7
 8000c34:	0018      	movs	r0, r3
 8000c36:	2308      	movs	r3, #8
 8000c38:	001a      	movs	r2, r3
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	f009 fa92 	bl	800a164 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c40:	4b1e      	ldr	r3, [pc, #120]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c42:	4a1f      	ldr	r2, [pc, #124]	@ (8000cc0 <MX_TIM3_Init+0xa4>)
 8000c44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000c46:	4b1d      	ldr	r3, [pc, #116]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8000c52:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c54:	4a1b      	ldr	r2, [pc, #108]	@ (8000cc4 <MX_TIM3_Init+0xa8>)
 8000c56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c58:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c5e:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c66:	0018      	movs	r0, r3
 8000c68:	f003 fe06 	bl	8004878 <HAL_TIM_Base_Init>
 8000c6c:	1e03      	subs	r3, r0, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000c70:	f000 f8da 	bl	8000e28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c74:	2108      	movs	r1, #8
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	0152      	lsls	r2, r2, #5
 8000c7c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c7e:	187a      	adds	r2, r7, r1
 8000c80:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f004 fb3b 	bl	8005300 <HAL_TIM_ConfigClockSource>
 8000c8a:	1e03      	subs	r3, r0, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000c8e:	f000 f8cb 	bl	8000e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c92:	003b      	movs	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c98:	003b      	movs	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c9e:	003a      	movs	r2, r7
 8000ca0:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <MX_TIM3_Init+0xa0>)
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f005 f83b 	bl	8005d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000caa:	1e03      	subs	r3, r0, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000cae:	f000 f8bb 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	b006      	add	sp, #24
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	20000308 	.word	0x20000308
 8000cc0:	40000400 	.word	0x40000400
 8000cc4:	0000ea5f 	.word	0x0000ea5f

08000cc8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000cce:	4a0f      	ldr	r2, [pc, #60]	@ (8000d0c <MX_TIM14_Init+0x44>)
 8000cd0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000ce0:	4a0b      	ldr	r2, [pc, #44]	@ (8000d10 <MX_TIM14_Init+0x48>)
 8000ce2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cea:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000cf0:	4b05      	ldr	r3, [pc, #20]	@ (8000d08 <MX_TIM14_Init+0x40>)
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	f003 fdc0 	bl	8004878 <HAL_TIM_Base_Init>
 8000cf8:	1e03      	subs	r3, r0, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000cfc:	f000 f894 	bl	8000e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	20000350 	.word	0x20000350
 8000d0c:	40002000 	.word	0x40002000
 8000d10:	0000ffff 	.word	0x0000ffff

08000d14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_DMA_Init+0x38>)
 8000d1c:	695a      	ldr	r2, [r3, #20]
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_DMA_Init+0x38>)
 8000d20:	2101      	movs	r1, #1
 8000d22:	430a      	orrs	r2, r1
 8000d24:	615a      	str	r2, [r3, #20]
 8000d26:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_DMA_Init+0x38>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	200b      	movs	r0, #11
 8000d38:	f000 fde2 	bl	8001900 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000d3c:	200b      	movs	r0, #11
 8000d3e:	f000 fdf4 	bl	800192a <HAL_NVIC_EnableIRQ>

}
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b002      	add	sp, #8
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	40021000 	.word	0x40021000

08000d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b089      	sub	sp, #36	@ 0x24
 8000d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d56:	240c      	movs	r4, #12
 8000d58:	193b      	adds	r3, r7, r4
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	2314      	movs	r3, #20
 8000d5e:	001a      	movs	r2, r3
 8000d60:	2100      	movs	r1, #0
 8000d62:	f009 f9ff 	bl	800a164 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d66:	4b2d      	ldr	r3, [pc, #180]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d68:	695a      	ldr	r2, [r3, #20]
 8000d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d6c:	2180      	movs	r1, #128	@ 0x80
 8000d6e:	0289      	lsls	r1, r1, #10
 8000d70:	430a      	orrs	r2, r1
 8000d72:	615a      	str	r2, [r3, #20]
 8000d74:	4b29      	ldr	r3, [pc, #164]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d76:	695a      	ldr	r2, [r3, #20]
 8000d78:	2380      	movs	r3, #128	@ 0x80
 8000d7a:	029b      	lsls	r3, r3, #10
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d82:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d84:	695a      	ldr	r2, [r3, #20]
 8000d86:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d88:	2180      	movs	r1, #128	@ 0x80
 8000d8a:	02c9      	lsls	r1, r1, #11
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	615a      	str	r2, [r3, #20]
 8000d90:	4b22      	ldr	r3, [pc, #136]	@ (8000e1c <MX_GPIO_Init+0xcc>)
 8000d92:	695a      	ldr	r2, [r3, #20]
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	02db      	lsls	r3, r3, #11
 8000d98:	4013      	ands	r3, r2
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin
 8000d9e:	2390      	movs	r3, #144	@ 0x90
 8000da0:	05db      	lsls	r3, r3, #23
 8000da2:	2200      	movs	r2, #0
 8000da4:	211f      	movs	r1, #31
 8000da6:	0018      	movs	r0, r3
 8000da8:	f001 f94f 	bl	800204a <HAL_GPIO_WritePin>
                          |ROW5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin
                           ROW5_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin
 8000dac:	193b      	adds	r3, r7, r4
 8000dae:	221f      	movs	r2, #31
 8000db0:	601a      	str	r2, [r3, #0]
                          |ROW5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	2201      	movs	r2, #1
 8000db6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	193b      	adds	r3, r7, r4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	193b      	adds	r3, r7, r4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc4:	193a      	adds	r2, r7, r4
 8000dc6:	2390      	movs	r3, #144	@ 0x90
 8000dc8:	05db      	lsls	r3, r3, #23
 8000dca:	0011      	movs	r1, r2
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 ffa7 	bl	8001d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : OS1_Pin OS2_Pin OS3_Pin */
  GPIO_InitStruct.Pin = OS1_Pin|OS2_Pin|OS3_Pin;
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	22e0      	movs	r2, #224	@ 0xe0
 8000dd6:	0092      	lsls	r2, r2, #2
 8000dd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dda:	193b      	adds	r3, r7, r4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	193b      	adds	r3, r7, r4
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de6:	193a      	adds	r2, r7, r4
 8000de8:	2390      	movs	r3, #144	@ 0x90
 8000dea:	05db      	lsls	r3, r3, #23
 8000dec:	0011      	movs	r1, r2
 8000dee:	0018      	movs	r0, r3
 8000df0:	f000 ff96 	bl	8001d20 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin COL11_Pin
                           COL12_Pin COL13_Pin COL14_Pin COL4_Pin
                           COL5_Pin COL6_Pin COL7_Pin COL8_Pin
                           COL9_Pin COL10_Pin */
  GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin|COL11_Pin
 8000df4:	193b      	adds	r3, r7, r4
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000df8:	601a      	str	r2, [r3, #0]
                          |COL12_Pin|COL13_Pin|COL14_Pin|COL4_Pin
                          |COL5_Pin|COL6_Pin|COL7_Pin|COL8_Pin
                          |COL9_Pin|COL10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e00:	193b      	adds	r3, r7, r4
 8000e02:	2201      	movs	r2, #1
 8000e04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	4a06      	ldr	r2, [pc, #24]	@ (8000e24 <MX_GPIO_Init+0xd4>)
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	f000 ff87 	bl	8001d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b009      	add	sp, #36	@ 0x24
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	00003fff 	.word	0x00003fff
 8000e24:	48000400 	.word	0x48000400

08000e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e2c:	b672      	cpsid	i
}
 8000e2e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e30:	46c0      	nop			@ (mov r8, r8)
 8000e32:	e7fd      	b.n	8000e30 <Error_Handler+0x8>

08000e34 <Read_Col>:

uint16_t col_pin[NUM_COLS] = { COL1, COL2, COL3, COL4, COL5, COL6, COL7, COL8, COL9,
							COL10, COL11, COL12, COL13, COL14 };

bool Read_Col(uint16_t col_index)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	0002      	movs	r2, r0
 8000e3c:	1dbb      	adds	r3, r7, #6
 8000e3e:	801a      	strh	r2, [r3, #0]
	return HAL_GPIO_ReadPin(COL_PORT, col_pin[col_index]);
 8000e40:	1dbb      	adds	r3, r7, #6
 8000e42:	881a      	ldrh	r2, [r3, #0]
 8000e44:	4b07      	ldr	r3, [pc, #28]	@ (8000e64 <Read_Col+0x30>)
 8000e46:	0052      	lsls	r2, r2, #1
 8000e48:	5ad3      	ldrh	r3, [r2, r3]
 8000e4a:	4a07      	ldr	r2, [pc, #28]	@ (8000e68 <Read_Col+0x34>)
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	0010      	movs	r0, r2
 8000e50:	f001 f8de 	bl	8002010 <HAL_GPIO_ReadPin>
 8000e54:	0003      	movs	r3, r0
 8000e56:	1e5a      	subs	r2, r3, #1
 8000e58:	4193      	sbcs	r3, r2
 8000e5a:	b2db      	uxtb	r3, r3
}
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	b002      	add	sp, #8
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	20000004 	.word	0x20000004
 8000e68:	48000400 	.word	0x48000400

08000e6c <Set_Row>:
#include "pilote_ROW.h"

uint16_t row_pin[NUM_ROWS] = { ROW1, ROW2, ROW3, ROW4, ROW5};

void Set_Row(uint16_t row_index)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	0002      	movs	r2, r0
 8000e74:	1dbb      	adds	r3, r7, #6
 8000e76:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ROW_PORT, row_pin[row_index], GPIO_PIN_SET);
 8000e78:	1dbb      	adds	r3, r7, #6
 8000e7a:	881a      	ldrh	r2, [r3, #0]
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <Set_Row+0x2c>)
 8000e7e:	0052      	lsls	r2, r2, #1
 8000e80:	5ad1      	ldrh	r1, [r2, r3]
 8000e82:	2390      	movs	r3, #144	@ 0x90
 8000e84:	05db      	lsls	r3, r3, #23
 8000e86:	2201      	movs	r2, #1
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f001 f8de 	bl	800204a <HAL_GPIO_WritePin>
}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b002      	add	sp, #8
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	20000020 	.word	0x20000020

08000e9c <Reset_Row>:

void Reset_Row(uint16_t row_index)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	0002      	movs	r2, r0
 8000ea4:	1dbb      	adds	r3, r7, #6
 8000ea6:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ROW_PORT, row_pin[row_index], GPIO_PIN_RESET);
 8000ea8:	1dbb      	adds	r3, r7, #6
 8000eaa:	881a      	ldrh	r2, [r3, #0]
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <Reset_Row+0x2c>)
 8000eae:	0052      	lsls	r2, r2, #1
 8000eb0:	5ad1      	ldrh	r1, [r2, r3]
 8000eb2:	2390      	movs	r3, #144	@ 0x90
 8000eb4:	05db      	lsls	r3, r3, #23
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f001 f8c6 	bl	800204a <HAL_GPIO_WritePin>
}
 8000ebe:	46c0      	nop			@ (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			@ (mov r8, r8)
 8000ec8:	20000020 	.word	0x20000020

08000ecc <Set_All_Rows>:

void Set_All_Rows(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_ROWS; i++)
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	e007      	b.n	8000ee8 <Set_All_Rows+0x1c>
	{
		Set_Row(i);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff ffc5 	bl	8000e6c <Set_Row>
	for(int i = 0; i < NUM_ROWS; i++)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b04      	cmp	r3, #4
 8000eec:	ddf4      	ble.n	8000ed8 <Set_All_Rows+0xc>
	}
}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	46c0      	nop			@ (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b002      	add	sp, #8
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <scale8>:
// LED write buffer
uint8_t wr_buf[WR_BUF_LEN] = {0};
uint_fast8_t wr_buf_p = 0;

static inline uint8_t scale8(uint8_t x, uint8_t scale)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	0002      	movs	r2, r0
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	701a      	strb	r2, [r3, #0]
 8000f04:	1dbb      	adds	r3, r7, #6
 8000f06:	1c0a      	adds	r2, r1, #0
 8000f08:	701a      	strb	r2, [r3, #0]
  return ((uint16_t)x * scale) >> 8;
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	1dba      	adds	r2, r7, #6
 8000f10:	7812      	ldrb	r2, [r2, #0]
 8000f12:	4353      	muls	r3, r2
 8000f14:	121b      	asrs	r3, r3, #8
 8000f16:	b2db      	uxtb	r3, r3
}
 8000f18:	0018      	movs	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	b002      	add	sp, #8
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <led_set_RGB>:


// Set a single color (RGB) to index
void led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b)
{
 8000f20:	b5b0      	push	{r4, r5, r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	0005      	movs	r5, r0
 8000f28:	000c      	movs	r4, r1
 8000f2a:	0010      	movs	r0, r2
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	1dfb      	adds	r3, r7, #7
 8000f30:	1c2a      	adds	r2, r5, #0
 8000f32:	701a      	strb	r2, [r3, #0]
 8000f34:	1dbb      	adds	r3, r7, #6
 8000f36:	1c22      	adds	r2, r4, #0
 8000f38:	701a      	strb	r2, [r3, #0]
 8000f3a:	1d7b      	adds	r3, r7, #5
 8000f3c:	1c02      	adds	r2, r0, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	1c0a      	adds	r2, r1, #0
 8000f44:	701a      	strb	r2, [r3, #0]
  rgb_arr[3 * index] = scale8(g, 0xB0); // g;
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	781a      	ldrb	r2, [r3, #0]
 8000f4a:	0013      	movs	r3, r2
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	189c      	adds	r4, r3, r2
 8000f50:	1d7b      	adds	r3, r7, #5
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	21b0      	movs	r1, #176	@ 0xb0
 8000f56:	0018      	movs	r0, r3
 8000f58:	f7ff ffce 	bl	8000ef8 <scale8>
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	001a      	movs	r2, r3
 8000f60:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <led_set_RGB+0x80>)
 8000f62:	551a      	strb	r2, [r3, r4]
  rgb_arr[3 * index + 1] = r;
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	781a      	ldrb	r2, [r3, #0]
 8000f68:	0013      	movs	r3, r2
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	189b      	adds	r3, r3, r2
 8000f6e:	3301      	adds	r3, #1
 8000f70:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <led_set_RGB+0x80>)
 8000f72:	1db9      	adds	r1, r7, #6
 8000f74:	7809      	ldrb	r1, [r1, #0]
 8000f76:	54d1      	strb	r1, [r2, r3]
  rgb_arr[3 * index + 2] = scale8(b, 0xF0); // b;
 8000f78:	1dfb      	adds	r3, r7, #7
 8000f7a:	781a      	ldrb	r2, [r3, #0]
 8000f7c:	0013      	movs	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	189b      	adds	r3, r3, r2
 8000f82:	1c9c      	adds	r4, r3, #2
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	21f0      	movs	r1, #240	@ 0xf0
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f7ff ffb4 	bl	8000ef8 <scale8>
 8000f90:	0003      	movs	r3, r0
 8000f92:	001a      	movs	r2, r3
 8000f94:	4b02      	ldr	r3, [pc, #8]	@ (8000fa0 <led_set_RGB+0x80>)
 8000f96:	551a      	strb	r2, [r3, r4]
}
 8000f98:	46c0      	nop			@ (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b002      	add	sp, #8
 8000f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa0:	200003dc 	.word	0x200003dc

08000fa4 <led_set_all_RGB>:

// Set all colors to RGB
void led_set_all_RGB(uint8_t r, uint8_t g, uint8_t b)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	0004      	movs	r4, r0
 8000fac:	0008      	movs	r0, r1
 8000fae:	0011      	movs	r1, r2
 8000fb0:	1dfb      	adds	r3, r7, #7
 8000fb2:	1c22      	adds	r2, r4, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
 8000fb6:	1dbb      	adds	r3, r7, #6
 8000fb8:	1c02      	adds	r2, r0, #0
 8000fba:	701a      	strb	r2, [r3, #0]
 8000fbc:	1d7b      	adds	r3, r7, #5
 8000fbe:	1c0a      	adds	r2, r1, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
  for(uint_fast8_t i = 0; i < LED_CNT; ++i) led_set_RGB(i, r, g, b);
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	e00d      	b.n	8000fe4 <led_set_all_RGB+0x40>
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	b2d8      	uxtb	r0, r3
 8000fcc:	1d7b      	adds	r3, r7, #5
 8000fce:	781c      	ldrb	r4, [r3, #0]
 8000fd0:	1dbb      	adds	r3, r7, #6
 8000fd2:	781a      	ldrb	r2, [r3, #0]
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	7819      	ldrb	r1, [r3, #0]
 8000fd8:	0023      	movs	r3, r4
 8000fda:	f7ff ffa1 	bl	8000f20 <led_set_RGB>
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fe8:	d9ee      	bls.n	8000fc8 <led_set_all_RGB+0x24>
}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	46c0      	nop			@ (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b005      	add	sp, #20
 8000ff2:	bd90      	pop	{r4, r7, pc}

08000ff4 <led_render>:

// Shuttle the data to the LEDs!
void led_render()
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
  if(wr_buf_p != 0 || hdma_tim2_ch1.State != HAL_DMA_STATE_READY) {
 8000ffa:	4b50      	ldr	r3, [pc, #320]	@ (800113c <led_render+0x148>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d105      	bne.n	800100e <led_render+0x1a>
 8001002:	4b4f      	ldr	r3, [pc, #316]	@ (8001140 <led_render+0x14c>)
 8001004:	2221      	movs	r2, #33	@ 0x21
 8001006:	5c9b      	ldrb	r3, [r3, r2]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b01      	cmp	r3, #1
 800100c:	d01a      	beq.n	8001044 <led_render+0x50>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e009      	b.n	800102a <led_render+0x36>
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	4a4a      	ldr	r2, [pc, #296]	@ (8001144 <led_render+0x150>)
 800101c:	2100      	movs	r1, #0
 800101e:	54d1      	strb	r1, [r2, r3]
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	1dfa      	adds	r2, r7, #7
 8001024:	7812      	ldrb	r2, [r2, #0]
 8001026:	3201      	adds	r2, #1
 8001028:	701a      	strb	r2, [r3, #0]
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001030:	d9f1      	bls.n	8001016 <led_render+0x22>
    wr_buf_p = 0;
 8001032:	4b42      	ldr	r3, [pc, #264]	@ (800113c <led_render+0x148>)
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8001038:	4b43      	ldr	r3, [pc, #268]	@ (8001148 <led_render+0x154>)
 800103a:	2100      	movs	r1, #0
 800103c:	0018      	movs	r0, r3
 800103e:	f003 fecb 	bl	8004dd8 <HAL_TIM_PWM_Stop_DMA>
    return;
 8001042:	e078      	b.n	8001136 <led_render+0x142>
  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8001044:	2300      	movs	r3, #0
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	e069      	b.n	800111e <led_render+0x12a>
    wr_buf[i     ] = PWM_LO << (((rgb_arr[0] << i) & 0x80) > 0);
 800104a:	4b40      	ldr	r3, [pc, #256]	@ (800114c <led_render+0x158>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	001a      	movs	r2, r3
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	409a      	lsls	r2, r3
 8001054:	0013      	movs	r3, r2
 8001056:	2280      	movs	r2, #128	@ 0x80
 8001058:	4013      	ands	r3, r2
 800105a:	2b00      	cmp	r3, #0
 800105c:	dd01      	ble.n	8001062 <led_render+0x6e>
 800105e:	2126      	movs	r1, #38	@ 0x26
 8001060:	e000      	b.n	8001064 <led_render+0x70>
 8001062:	2113      	movs	r1, #19
 8001064:	4a37      	ldr	r2, [pc, #220]	@ (8001144 <led_render+0x150>)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	18d3      	adds	r3, r2, r3
 800106a:	1c0a      	adds	r2, r1, #0
 800106c:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((rgb_arr[1] << i) & 0x80) > 0);
 800106e:	4b37      	ldr	r3, [pc, #220]	@ (800114c <led_render+0x158>)
 8001070:	785b      	ldrb	r3, [r3, #1]
 8001072:	001a      	movs	r2, r3
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	409a      	lsls	r2, r3
 8001078:	0013      	movs	r3, r2
 800107a:	2280      	movs	r2, #128	@ 0x80
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	dd01      	ble.n	8001086 <led_render+0x92>
 8001082:	2126      	movs	r1, #38	@ 0x26
 8001084:	e000      	b.n	8001088 <led_render+0x94>
 8001086:	2113      	movs	r1, #19
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	3308      	adds	r3, #8
 800108c:	4a2d      	ldr	r2, [pc, #180]	@ (8001144 <led_render+0x150>)
 800108e:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 16] = PWM_LO << (((rgb_arr[2] << i) & 0x80) > 0);
 8001090:	4b2e      	ldr	r3, [pc, #184]	@ (800114c <led_render+0x158>)
 8001092:	789b      	ldrb	r3, [r3, #2]
 8001094:	001a      	movs	r2, r3
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	409a      	lsls	r2, r3
 800109a:	0013      	movs	r3, r2
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	4013      	ands	r3, r2
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	dd01      	ble.n	80010a8 <led_render+0xb4>
 80010a4:	2126      	movs	r1, #38	@ 0x26
 80010a6:	e000      	b.n	80010aa <led_render+0xb6>
 80010a8:	2113      	movs	r1, #19
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	3310      	adds	r3, #16
 80010ae:	4a25      	ldr	r2, [pc, #148]	@ (8001144 <led_render+0x150>)
 80010b0:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 24] = PWM_LO << (((rgb_arr[3] << i) & 0x80) > 0);
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <led_render+0x158>)
 80010b4:	78db      	ldrb	r3, [r3, #3]
 80010b6:	001a      	movs	r2, r3
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	409a      	lsls	r2, r3
 80010bc:	0013      	movs	r3, r2
 80010be:	2280      	movs	r2, #128	@ 0x80
 80010c0:	4013      	ands	r3, r2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	dd01      	ble.n	80010ca <led_render+0xd6>
 80010c6:	2126      	movs	r1, #38	@ 0x26
 80010c8:	e000      	b.n	80010cc <led_render+0xd8>
 80010ca:	2113      	movs	r1, #19
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	3318      	adds	r3, #24
 80010d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001144 <led_render+0x150>)
 80010d2:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 32] = PWM_LO << (((rgb_arr[4] << i) & 0x80) > 0);
 80010d4:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <led_render+0x158>)
 80010d6:	791b      	ldrb	r3, [r3, #4]
 80010d8:	001a      	movs	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	409a      	lsls	r2, r3
 80010de:	0013      	movs	r3, r2
 80010e0:	2280      	movs	r2, #128	@ 0x80
 80010e2:	4013      	ands	r3, r2
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	dd01      	ble.n	80010ec <led_render+0xf8>
 80010e8:	2126      	movs	r1, #38	@ 0x26
 80010ea:	e000      	b.n	80010ee <led_render+0xfa>
 80010ec:	2113      	movs	r1, #19
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	3320      	adds	r3, #32
 80010f2:	4a14      	ldr	r2, [pc, #80]	@ (8001144 <led_render+0x150>)
 80010f4:	54d1      	strb	r1, [r2, r3]
    wr_buf[i + 40] = PWM_LO << (((rgb_arr[5] << i) & 0x80) > 0);
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <led_render+0x158>)
 80010f8:	795b      	ldrb	r3, [r3, #5]
 80010fa:	001a      	movs	r2, r3
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	409a      	lsls	r2, r3
 8001100:	0013      	movs	r3, r2
 8001102:	2280      	movs	r2, #128	@ 0x80
 8001104:	4013      	ands	r3, r2
 8001106:	2b00      	cmp	r3, #0
 8001108:	dd01      	ble.n	800110e <led_render+0x11a>
 800110a:	2126      	movs	r1, #38	@ 0x26
 800110c:	e000      	b.n	8001110 <led_render+0x11c>
 800110e:	2113      	movs	r1, #19
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	3328      	adds	r3, #40	@ 0x28
 8001114:	4a0b      	ldr	r2, [pc, #44]	@ (8001144 <led_render+0x150>)
 8001116:	54d1      	strb	r1, [r2, r3]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	603b      	str	r3, [r7, #0]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	2b07      	cmp	r3, #7
 8001122:	d992      	bls.n	800104a <led_render+0x56>
  }

  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)wr_buf, WR_BUF_LEN);
 8001124:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <led_render+0x150>)
 8001126:	4808      	ldr	r0, [pc, #32]	@ (8001148 <led_render+0x154>)
 8001128:	2330      	movs	r3, #48	@ 0x30
 800112a:	2100      	movs	r1, #0
 800112c:	f003 fc9e 	bl	8004a6c <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2; // Since we're ready for the next buffer
 8001130:	4b02      	ldr	r3, [pc, #8]	@ (800113c <led_render+0x148>)
 8001132:	2202      	movs	r2, #2
 8001134:	601a      	str	r2, [r3, #0]
}
 8001136:	46bd      	mov	sp, r7
 8001138:	b002      	add	sp, #8
 800113a:	bd80      	pop	{r7, pc}
 800113c:	200004cc 	.word	0x200004cc
 8001140:	20000398 	.word	0x20000398
 8001144:	2000049c 	.word	0x2000049c
 8001148:	200002c0 	.word	0x200002c0
 800114c:	200003dc 	.word	0x200003dc

08001150 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:


void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < LED_CNT) {
 8001158:	4b3c      	ldr	r3, [pc, #240]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b3f      	cmp	r3, #63	@ 0x3f
 800115e:	d853      	bhi.n	8001208 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb8>
    // We're in. Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	e047      	b.n	80011f6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xa6>
      wr_buf[i     ] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8001166:	4b39      	ldr	r3, [pc, #228]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	0013      	movs	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	189b      	adds	r3, r3, r2
 8001170:	4a37      	ldr	r2, [pc, #220]	@ (8001250 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 8001172:	5cd3      	ldrb	r3, [r2, r3]
 8001174:	001a      	movs	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	409a      	lsls	r2, r3
 800117a:	0013      	movs	r3, r2
 800117c:	2280      	movs	r2, #128	@ 0x80
 800117e:	4013      	ands	r3, r2
 8001180:	2b00      	cmp	r3, #0
 8001182:	dd01      	ble.n	8001188 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
 8001184:	2126      	movs	r1, #38	@ 0x26
 8001186:	e000      	b.n	800118a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x3a>
 8001188:	2113      	movs	r1, #19
 800118a:	4a32      	ldr	r2, [pc, #200]	@ (8001254 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	18d3      	adds	r3, r2, r3
 8001190:	1c0a      	adds	r2, r1, #0
 8001192:	701a      	strb	r2, [r3, #0]
      wr_buf[i +  8] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8001194:	4b2d      	ldr	r3, [pc, #180]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	0013      	movs	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	189b      	adds	r3, r3, r2
 800119e:	3301      	adds	r3, #1
 80011a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001250 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	001a      	movs	r2, r3
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	409a      	lsls	r2, r3
 80011aa:	0013      	movs	r3, r2
 80011ac:	2280      	movs	r2, #128	@ 0x80
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	dd01      	ble.n	80011b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x68>
 80011b4:	2126      	movs	r1, #38	@ 0x26
 80011b6:	e000      	b.n	80011ba <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x6a>
 80011b8:	2113      	movs	r1, #19
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	3308      	adds	r3, #8
 80011be:	4a25      	ldr	r2, [pc, #148]	@ (8001254 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 80011c0:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 16] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80011c2:	4b22      	ldr	r3, [pc, #136]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	0013      	movs	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	189b      	adds	r3, r3, r2
 80011cc:	3302      	adds	r3, #2
 80011ce:	4a20      	ldr	r2, [pc, #128]	@ (8001250 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x100>)
 80011d0:	5cd3      	ldrb	r3, [r2, r3]
 80011d2:	001a      	movs	r2, r3
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	409a      	lsls	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	2280      	movs	r2, #128	@ 0x80
 80011dc:	4013      	ands	r3, r2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	dd01      	ble.n	80011e6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x96>
 80011e2:	2126      	movs	r1, #38	@ 0x26
 80011e4:	e000      	b.n	80011e8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x98>
 80011e6:	2113      	movs	r1, #19
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3310      	adds	r3, #16
 80011ec:	4a19      	ldr	r2, [pc, #100]	@ (8001254 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 80011ee:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2b07      	cmp	r3, #7
 80011fa:	d9b4      	bls.n	8001166 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x16>
    }
    wr_buf_p++;
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001204:	601a      	str	r2, [r3, #0]
  	//                               WS2812B: 48 * 1.25 us = 60 us == good enough reset
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
    wr_buf_p++;
  }
}
 8001206:	e01d      	b.n	8001244 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>
  } else if (wr_buf_p < LED_CNT + 2) {
 8001208:	4b10      	ldr	r3, [pc, #64]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b41      	cmp	r3, #65	@ 0x41
 800120e:	d819      	bhi.n	8001244 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xf4>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 8001210:	230b      	movs	r3, #11
 8001212:	18fb      	adds	r3, r7, r3
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	e00a      	b.n	8001230 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>
 800121a:	200b      	movs	r0, #11
 800121c:	183b      	adds	r3, r7, r0
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x104>)
 8001222:	2100      	movs	r1, #0
 8001224:	54d1      	strb	r1, [r2, r3]
 8001226:	183b      	adds	r3, r7, r0
 8001228:	183a      	adds	r2, r7, r0
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	3201      	adds	r2, #1
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	230b      	movs	r3, #11
 8001232:	18fb      	adds	r3, r7, r3
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b17      	cmp	r3, #23
 8001238:	d9ef      	bls.n	800121a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xca>
    wr_buf_p++;
 800123a:	4b04      	ldr	r3, [pc, #16]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	1c5a      	adds	r2, r3, #1
 8001240:	4b02      	ldr	r3, [pc, #8]	@ (800124c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>)
 8001242:	601a      	str	r2, [r3, #0]
}
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	b004      	add	sp, #16
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200004cc 	.word	0x200004cc
 8001250:	200003dc 	.word	0x200003dc
 8001254:	2000049c 	.word	0x2000049c

08001258 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(wr_buf_p < LED_CNT) {
 8001260:	4b40      	ldr	r3, [pc, #256]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b3f      	cmp	r3, #63	@ 0x3f
 8001266:	d852      	bhi.n	800130e <HAL_TIM_PWM_PulseFinishedCallback+0xb6>
    //Fill the odd buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8001268:	2300      	movs	r3, #0
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	e046      	b.n	80012fc <HAL_TIM_PWM_PulseFinishedCallback+0xa4>
      wr_buf[i + 24] = PWM_LO << (((rgb_arr[3 * wr_buf_p    ] << i) & 0x80) > 0);
 800126e:	4b3d      	ldr	r3, [pc, #244]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	0013      	movs	r3, r2
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	189b      	adds	r3, r3, r2
 8001278:	4a3b      	ldr	r2, [pc, #236]	@ (8001368 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 800127a:	5cd3      	ldrb	r3, [r2, r3]
 800127c:	001a      	movs	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	409a      	lsls	r2, r3
 8001282:	0013      	movs	r3, r2
 8001284:	2280      	movs	r2, #128	@ 0x80
 8001286:	4013      	ands	r3, r2
 8001288:	2b00      	cmp	r3, #0
 800128a:	dd01      	ble.n	8001290 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 800128c:	2126      	movs	r1, #38	@ 0x26
 800128e:	e000      	b.n	8001292 <HAL_TIM_PWM_PulseFinishedCallback+0x3a>
 8001290:	2113      	movs	r1, #19
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	3318      	adds	r3, #24
 8001296:	4a35      	ldr	r2, [pc, #212]	@ (800136c <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8001298:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 32] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800129a:	4b32      	ldr	r3, [pc, #200]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	0013      	movs	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	189b      	adds	r3, r3, r2
 80012a4:	3301      	adds	r3, #1
 80012a6:	4a30      	ldr	r2, [pc, #192]	@ (8001368 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 80012a8:	5cd3      	ldrb	r3, [r2, r3]
 80012aa:	001a      	movs	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	409a      	lsls	r2, r3
 80012b0:	0013      	movs	r3, r2
 80012b2:	2280      	movs	r2, #128	@ 0x80
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	dd01      	ble.n	80012be <HAL_TIM_PWM_PulseFinishedCallback+0x66>
 80012ba:	2126      	movs	r1, #38	@ 0x26
 80012bc:	e000      	b.n	80012c0 <HAL_TIM_PWM_PulseFinishedCallback+0x68>
 80012be:	2113      	movs	r1, #19
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3320      	adds	r3, #32
 80012c4:	4a29      	ldr	r2, [pc, #164]	@ (800136c <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 80012c6:	54d1      	strb	r1, [r2, r3]
      wr_buf[i + 40] = PWM_LO << (((rgb_arr[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80012c8:	4b26      	ldr	r3, [pc, #152]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	0013      	movs	r3, r2
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	189b      	adds	r3, r3, r2
 80012d2:	3302      	adds	r3, #2
 80012d4:	4a24      	ldr	r2, [pc, #144]	@ (8001368 <HAL_TIM_PWM_PulseFinishedCallback+0x110>)
 80012d6:	5cd3      	ldrb	r3, [r2, r3]
 80012d8:	001a      	movs	r2, r3
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	409a      	lsls	r2, r3
 80012de:	0013      	movs	r3, r2
 80012e0:	2280      	movs	r2, #128	@ 0x80
 80012e2:	4013      	ands	r3, r2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	dd01      	ble.n	80012ec <HAL_TIM_PWM_PulseFinishedCallback+0x94>
 80012e8:	2126      	movs	r1, #38	@ 0x26
 80012ea:	e000      	b.n	80012ee <HAL_TIM_PWM_PulseFinishedCallback+0x96>
 80012ec:	2113      	movs	r1, #19
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3328      	adds	r3, #40	@ 0x28
 80012f2:	4a1e      	ldr	r2, [pc, #120]	@ (800136c <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 80012f4:	54d1      	strb	r1, [r2, r3]
    for(uint_fast8_t i = 0; i < 8; ++i) {
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3301      	adds	r3, #1
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b07      	cmp	r3, #7
 8001300:	d9b5      	bls.n	800126e <HAL_TIM_PWM_PulseFinishedCallback+0x16>
    }
    wr_buf_p++;
 8001302:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	1c5a      	adds	r2, r3, #1
 8001308:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800130a:	601a      	str	r2, [r3, #0]
  } else {

    wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
  }
}
 800130c:	e026      	b.n	800135c <HAL_TIM_PWM_PulseFinishedCallback+0x104>
  } else if (wr_buf_p < LED_CNT + 2) {
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b41      	cmp	r3, #65	@ 0x41
 8001314:	d81a      	bhi.n	800134c <HAL_TIM_PWM_PulseFinishedCallback+0xf4>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8001316:	230b      	movs	r3, #11
 8001318:	18fb      	adds	r3, r7, r3
 800131a:	2218      	movs	r2, #24
 800131c:	701a      	strb	r2, [r3, #0]
 800131e:	e00a      	b.n	8001336 <HAL_TIM_PWM_PulseFinishedCallback+0xde>
 8001320:	200b      	movs	r0, #11
 8001322:	183b      	adds	r3, r7, r0
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	4a11      	ldr	r2, [pc, #68]	@ (800136c <HAL_TIM_PWM_PulseFinishedCallback+0x114>)
 8001328:	2100      	movs	r1, #0
 800132a:	54d1      	strb	r1, [r2, r3]
 800132c:	183b      	adds	r3, r7, r0
 800132e:	183a      	adds	r2, r7, r0
 8001330:	7812      	ldrb	r2, [r2, #0]
 8001332:	3201      	adds	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
 8001336:	230b      	movs	r3, #11
 8001338:	18fb      	adds	r3, r7, r3
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b2f      	cmp	r3, #47	@ 0x2f
 800133e:	d9ef      	bls.n	8001320 <HAL_TIM_PWM_PulseFinishedCallback+0xc8>
    ++wr_buf_p;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 8001348:	601a      	str	r2, [r3, #0]
}
 800134a:	e007      	b.n	800135c <HAL_TIM_PWM_PulseFinishedCallback+0x104>
    wr_buf_p = 0;
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>)
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8001352:	4b07      	ldr	r3, [pc, #28]	@ (8001370 <HAL_TIM_PWM_PulseFinishedCallback+0x118>)
 8001354:	2100      	movs	r1, #0
 8001356:	0018      	movs	r0, r3
 8001358:	f003 fd3e 	bl	8004dd8 <HAL_TIM_PWM_Stop_DMA>
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	b004      	add	sp, #16
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200004cc 	.word	0x200004cc
 8001368:	200003dc 	.word	0x200003dc
 800136c:	2000049c 	.word	0x2000049c
 8001370:	200002c0 	.word	0x200002c0

08001374 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  if (htim == &htim14)
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001380:	429a      	cmp	r2, r3
 8001382:	d102      	bne.n	800138a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001384:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4798      	blx	r3
  }
}
 800138a:	46c0      	nop			@ (mov r8, r8)
 800138c:	46bd      	mov	sp, r7
 800138e:	b002      	add	sp, #8
 8001390:	bd80      	pop	{r7, pc}
 8001392:	46c0      	nop			@ (mov r8, r8)
 8001394:	20000350 	.word	0x20000350
 8001398:	200004d0 	.word	0x200004d0

0800139c <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 80013a0:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <piloteTimer14_permetLesInterruptions+0x14>)
 80013a2:	0018      	movs	r0, r3
 80013a4:	f003 fab8 	bl	8004918 <HAL_TIM_Base_Start_IT>
}
 80013a8:	46c0      	nop			@ (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	46c0      	nop			@ (mov r8, r8)
 80013b0:	20000350 	.word	0x20000350

080013b4 <piloteTimer14_initialise>:

void piloteTimer14_initialise(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 80013b8:	4b02      	ldr	r3, [pc, #8]	@ (80013c4 <piloteTimer14_initialise+0x10>)
 80013ba:	4a03      	ldr	r2, [pc, #12]	@ (80013c8 <piloteTimer14_initialise+0x14>)
 80013bc:	601a      	str	r2, [r3, #0]
}
 80013be:	46c0      	nop			@ (mov r8, r8)
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	200004d0 	.word	0x200004d0
 80013c8:	08000a3f 	.word	0x08000a3f

080013cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <HAL_MspInit+0x44>)
 80013d4:	699a      	ldr	r2, [r3, #24]
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_MspInit+0x44>)
 80013d8:	2101      	movs	r1, #1
 80013da:	430a      	orrs	r2, r1
 80013dc:	619a      	str	r2, [r3, #24]
 80013de:	4b0c      	ldr	r3, [pc, #48]	@ (8001410 <HAL_MspInit+0x44>)
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	2201      	movs	r2, #1
 80013e4:	4013      	ands	r3, r2
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_MspInit+0x44>)
 80013ec:	69da      	ldr	r2, [r3, #28]
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_MspInit+0x44>)
 80013f0:	2180      	movs	r1, #128	@ 0x80
 80013f2:	0549      	lsls	r1, r1, #21
 80013f4:	430a      	orrs	r2, r1
 80013f6:	61da      	str	r2, [r3, #28]
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_MspInit+0x44>)
 80013fa:	69da      	ldr	r2, [r3, #28]
 80013fc:	2380      	movs	r3, #128	@ 0x80
 80013fe:	055b      	lsls	r3, r3, #21
 8001400:	4013      	ands	r3, r2
 8001402:	603b      	str	r3, [r7, #0]
 8001404:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001406:	46c0      	nop			@ (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b002      	add	sp, #8
 800140c:	bd80      	pop	{r7, pc}
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	40021000 	.word	0x40021000

08001414 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08c      	sub	sp, #48	@ 0x30
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	231c      	movs	r3, #28
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	0018      	movs	r0, r3
 8001422:	2314      	movs	r3, #20
 8001424:	001a      	movs	r2, r3
 8001426:	2100      	movs	r1, #0
 8001428:	f008 fe9c 	bl	800a164 <memset>
  if(htim_base->Instance==TIM2)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	2380      	movs	r3, #128	@ 0x80
 8001432:	05db      	lsls	r3, r3, #23
 8001434:	429a      	cmp	r2, r3
 8001436:	d133      	bne.n	80014a0 <HAL_TIM_Base_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001438:	4b48      	ldr	r3, [pc, #288]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 800143a:	69da      	ldr	r2, [r3, #28]
 800143c:	4b47      	ldr	r3, [pc, #284]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 800143e:	2101      	movs	r1, #1
 8001440:	430a      	orrs	r2, r1
 8001442:	61da      	str	r2, [r3, #28]
 8001444:	4b45      	ldr	r3, [pc, #276]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	61bb      	str	r3, [r7, #24]
 800144e:	69bb      	ldr	r3, [r7, #24]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001450:	4b43      	ldr	r3, [pc, #268]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001452:	4a44      	ldr	r2, [pc, #272]	@ (8001564 <HAL_TIM_Base_MspInit+0x150>)
 8001454:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001456:	4b42      	ldr	r3, [pc, #264]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001458:	2210      	movs	r2, #16
 800145a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800145c:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001462:	4b3f      	ldr	r3, [pc, #252]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001464:	2280      	movs	r2, #128	@ 0x80
 8001466:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001468:	4b3d      	ldr	r3, [pc, #244]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 800146a:	2280      	movs	r2, #128	@ 0x80
 800146c:	0092      	lsls	r2, r2, #2
 800146e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001472:	2200      	movs	r2, #0
 8001474:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001476:	4b3a      	ldr	r3, [pc, #232]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001478:	2220      	movs	r2, #32
 800147a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800147c:	4b38      	ldr	r3, [pc, #224]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001482:	4b37      	ldr	r3, [pc, #220]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001484:	0018      	movs	r0, r3
 8001486:	f000 fa6d 	bl	8001964 <HAL_DMA_Init>
 800148a:	1e03      	subs	r3, r0, #0
 800148c:	d001      	beq.n	8001492 <HAL_TIM_Base_MspInit+0x7e>
    {
      Error_Handler();
 800148e:	f7ff fccb 	bl	8000e28 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a32      	ldr	r2, [pc, #200]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 8001496:	625a      	str	r2, [r3, #36]	@ 0x24
 8001498:	4b31      	ldr	r3, [pc, #196]	@ (8001560 <HAL_TIM_Base_MspInit+0x14c>)
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	625a      	str	r2, [r3, #36]	@ 0x24
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 800149e:	e059      	b.n	8001554 <HAL_TIM_Base_MspInit+0x140>
  else if(htim_base->Instance==TIM3)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a30      	ldr	r2, [pc, #192]	@ (8001568 <HAL_TIM_Base_MspInit+0x154>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d139      	bne.n	800151e <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014aa:	4b2c      	ldr	r3, [pc, #176]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014ac:	69da      	ldr	r2, [r3, #28]
 80014ae:	4b2b      	ldr	r3, [pc, #172]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014b0:	2102      	movs	r1, #2
 80014b2:	430a      	orrs	r2, r1
 80014b4:	61da      	str	r2, [r3, #28]
 80014b6:	4b29      	ldr	r3, [pc, #164]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	2202      	movs	r2, #2
 80014bc:	4013      	ands	r3, r2
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c2:	4b26      	ldr	r3, [pc, #152]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014c4:	695a      	ldr	r2, [r3, #20]
 80014c6:	4b25      	ldr	r3, [pc, #148]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014c8:	2180      	movs	r1, #128	@ 0x80
 80014ca:	0289      	lsls	r1, r1, #10
 80014cc:	430a      	orrs	r2, r1
 80014ce:	615a      	str	r2, [r3, #20]
 80014d0:	4b22      	ldr	r3, [pc, #136]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 80014d2:	695a      	ldr	r2, [r3, #20]
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	029b      	lsls	r3, r3, #10
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LEDS_STAT_Pin;
 80014de:	211c      	movs	r1, #28
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	2240      	movs	r2, #64	@ 0x40
 80014e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	2202      	movs	r2, #2
 80014ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	187b      	adds	r3, r7, r1
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	187b      	adds	r3, r7, r1
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	2201      	movs	r2, #1
 80014fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LEDS_STAT_GPIO_Port, &GPIO_InitStruct);
 80014fe:	187a      	adds	r2, r7, r1
 8001500:	2390      	movs	r3, #144	@ 0x90
 8001502:	05db      	lsls	r3, r3, #23
 8001504:	0011      	movs	r1, r2
 8001506:	0018      	movs	r0, r3
 8001508:	f000 fc0a 	bl	8001d20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800150c:	2200      	movs	r2, #0
 800150e:	2100      	movs	r1, #0
 8001510:	2010      	movs	r0, #16
 8001512:	f000 f9f5 	bl	8001900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001516:	2010      	movs	r0, #16
 8001518:	f000 fa07 	bl	800192a <HAL_NVIC_EnableIRQ>
}
 800151c:	e01a      	b.n	8001554 <HAL_TIM_Base_MspInit+0x140>
  else if(htim_base->Instance==TIM14)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a12      	ldr	r2, [pc, #72]	@ (800156c <HAL_TIM_Base_MspInit+0x158>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d115      	bne.n	8001554 <HAL_TIM_Base_MspInit+0x140>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001528:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 800152a:	69da      	ldr	r2, [r3, #28]
 800152c:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 800152e:	2180      	movs	r1, #128	@ 0x80
 8001530:	0049      	lsls	r1, r1, #1
 8001532:	430a      	orrs	r2, r1
 8001534:	61da      	str	r2, [r3, #28]
 8001536:	4b09      	ldr	r3, [pc, #36]	@ (800155c <HAL_TIM_Base_MspInit+0x148>)
 8001538:	69da      	ldr	r2, [r3, #28]
 800153a:	2380      	movs	r3, #128	@ 0x80
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	4013      	ands	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	2101      	movs	r1, #1
 8001548:	2013      	movs	r0, #19
 800154a:	f000 f9d9 	bl	8001900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800154e:	2013      	movs	r0, #19
 8001550:	f000 f9eb 	bl	800192a <HAL_NVIC_EnableIRQ>
}
 8001554:	46c0      	nop			@ (mov r8, r8)
 8001556:	46bd      	mov	sp, r7
 8001558:	b00c      	add	sp, #48	@ 0x30
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40021000 	.word	0x40021000
 8001560:	20000398 	.word	0x20000398
 8001564:	40020058 	.word	0x40020058
 8001568:	40000400 	.word	0x40000400
 800156c:	40002000 	.word	0x40002000

08001570 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b089      	sub	sp, #36	@ 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	240c      	movs	r4, #12
 800157a:	193b      	adds	r3, r7, r4
 800157c:	0018      	movs	r0, r3
 800157e:	2314      	movs	r3, #20
 8001580:	001a      	movs	r2, r3
 8001582:	2100      	movs	r1, #0
 8001584:	f008 fdee 	bl	800a164 <memset>
  if(htim->Instance==TIM2)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	2380      	movs	r3, #128	@ 0x80
 800158e:	05db      	lsls	r3, r3, #23
 8001590:	429a      	cmp	r2, r3
 8001592:	d125      	bne.n	80015e0 <HAL_TIM_MspPostInit+0x70>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <HAL_TIM_MspPostInit+0x78>)
 8001596:	695a      	ldr	r2, [r3, #20]
 8001598:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <HAL_TIM_MspPostInit+0x78>)
 800159a:	2180      	movs	r1, #128	@ 0x80
 800159c:	0289      	lsls	r1, r1, #10
 800159e:	430a      	orrs	r2, r1
 80015a0:	615a      	str	r2, [r3, #20]
 80015a2:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <HAL_TIM_MspPostInit+0x78>)
 80015a4:	695a      	ldr	r2, [r3, #20]
 80015a6:	2380      	movs	r3, #128	@ 0x80
 80015a8:	029b      	lsls	r3, r3, #10
 80015aa:	4013      	ands	r3, r2
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LEDS_OUT_Pin;
 80015b0:	193b      	adds	r3, r7, r4
 80015b2:	2280      	movs	r2, #128	@ 0x80
 80015b4:	0212      	lsls	r2, r2, #8
 80015b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b8:	0021      	movs	r1, r4
 80015ba:	187b      	adds	r3, r7, r1
 80015bc:	2202      	movs	r2, #2
 80015be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	187b      	adds	r3, r7, r1
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	187b      	adds	r3, r7, r1
 80015c8:	2200      	movs	r2, #0
 80015ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80015cc:	187b      	adds	r3, r7, r1
 80015ce:	2202      	movs	r2, #2
 80015d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LEDS_OUT_GPIO_Port, &GPIO_InitStruct);
 80015d2:	187a      	adds	r2, r7, r1
 80015d4:	2390      	movs	r3, #144	@ 0x90
 80015d6:	05db      	lsls	r3, r3, #23
 80015d8:	0011      	movs	r1, r2
 80015da:	0018      	movs	r0, r3
 80015dc:	f000 fba0 	bl	8001d20 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80015e0:	46c0      	nop			@ (mov r8, r8)
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b009      	add	sp, #36	@ 0x24
 80015e6:	bd90      	pop	{r4, r7, pc}
 80015e8:	40021000 	.word	0x40021000

080015ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f0:	46c0      	nop			@ (mov r8, r8)
 80015f2:	e7fd      	b.n	80015f0 <NMI_Handler+0x4>

080015f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f8:	46c0      	nop			@ (mov r8, r8)
 80015fa:	e7fd      	b.n	80015f8 <HardFault_Handler+0x4>

080015fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001600:	46c0      	nop			@ (mov r8, r8)
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001614:	f000 f8ac 	bl	8001770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001618:	46c0      	nop			@ (mov r8, r8)
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001624:	4b03      	ldr	r3, [pc, #12]	@ (8001634 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8001626:	0018      	movs	r0, r3
 8001628:	f000 fa8f 	bl	8001b4a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 800162c:	46c0      	nop			@ (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	20000398 	.word	0x20000398

08001638 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800163c:	4b03      	ldr	r3, [pc, #12]	@ (800164c <TIM3_IRQHandler+0x14>)
 800163e:	0018      	movs	r0, r3
 8001640:	f003 fcaa 	bl	8004f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001644:	46c0      	nop			@ (mov r8, r8)
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	46c0      	nop			@ (mov r8, r8)
 800164c:	20000308 	.word	0x20000308

08001650 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001654:	4b03      	ldr	r3, [pc, #12]	@ (8001664 <TIM14_IRQHandler+0x14>)
 8001656:	0018      	movs	r0, r3
 8001658:	f003 fc9e 	bl	8004f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800165c:	46c0      	nop			@ (mov r8, r8)
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	20000350 	.word	0x20000350

08001668 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800166c:	4b03      	ldr	r3, [pc, #12]	@ (800167c <USB_IRQHandler+0x14>)
 800166e:	0018      	movs	r0, r3
 8001670:	f000 fe22 	bl	80022b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001674:	46c0      	nop			@ (mov r8, r8)
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	46c0      	nop			@ (mov r8, r8)
 800167c:	200009a0 	.word	0x200009a0

08001680 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001684:	46c0      	nop			@ (mov r8, r8)
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <Reset_Handler>:
 800168c:	480d      	ldr	r0, [pc, #52]	@ (80016c4 <LoopForever+0x2>)
 800168e:	4685      	mov	sp, r0
 8001690:	f7ff fff6 	bl	8001680 <SystemInit>
 8001694:	480c      	ldr	r0, [pc, #48]	@ (80016c8 <LoopForever+0x6>)
 8001696:	490d      	ldr	r1, [pc, #52]	@ (80016cc <LoopForever+0xa>)
 8001698:	4a0d      	ldr	r2, [pc, #52]	@ (80016d0 <LoopForever+0xe>)
 800169a:	2300      	movs	r3, #0
 800169c:	e002      	b.n	80016a4 <LoopCopyDataInit>

0800169e <CopyDataInit>:
 800169e:	58d4      	ldr	r4, [r2, r3]
 80016a0:	50c4      	str	r4, [r0, r3]
 80016a2:	3304      	adds	r3, #4

080016a4 <LoopCopyDataInit>:
 80016a4:	18c4      	adds	r4, r0, r3
 80016a6:	428c      	cmp	r4, r1
 80016a8:	d3f9      	bcc.n	800169e <CopyDataInit>
 80016aa:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <LoopForever+0x12>)
 80016ac:	4c0a      	ldr	r4, [pc, #40]	@ (80016d8 <LoopForever+0x16>)
 80016ae:	2300      	movs	r3, #0
 80016b0:	e001      	b.n	80016b6 <LoopFillZerobss>

080016b2 <FillZerobss>:
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	3204      	adds	r2, #4

080016b6 <LoopFillZerobss>:
 80016b6:	42a2      	cmp	r2, r4
 80016b8:	d3fb      	bcc.n	80016b2 <FillZerobss>
 80016ba:	f008 fd5b 	bl	800a174 <__libc_init_array>
 80016be:	f7ff f9c3 	bl	8000a48 <main>

080016c2 <LoopForever>:
 80016c2:	e7fe      	b.n	80016c2 <LoopForever>
 80016c4:	20004000 	.word	0x20004000
 80016c8:	20000000 	.word	0x20000000
 80016cc:	200001ac 	.word	0x200001ac
 80016d0:	0800a340 	.word	0x0800a340
 80016d4:	200001ac 	.word	0x200001ac
 80016d8:	20000c9c 	.word	0x20000c9c

080016dc <ADC1_COMP_IRQHandler>:
 80016dc:	e7fe      	b.n	80016dc <ADC1_COMP_IRQHandler>
	...

080016e0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016e4:	4b07      	ldr	r3, [pc, #28]	@ (8001704 <HAL_Init+0x24>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <HAL_Init+0x24>)
 80016ea:	2110      	movs	r1, #16
 80016ec:	430a      	orrs	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80016f0:	2003      	movs	r0, #3
 80016f2:	f000 f809 	bl	8001708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f6:	f7ff fe69 	bl	80013cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016fa:	2300      	movs	r3, #0
}
 80016fc:	0018      	movs	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	40022000 	.word	0x40022000

08001708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <HAL_InitTick+0x5c>)
 8001712:	681c      	ldr	r4, [r3, #0]
 8001714:	4b14      	ldr	r3, [pc, #80]	@ (8001768 <HAL_InitTick+0x60>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	0019      	movs	r1, r3
 800171a:	23fa      	movs	r3, #250	@ 0xfa
 800171c:	0098      	lsls	r0, r3, #2
 800171e:	f7fe fcf3 	bl	8000108 <__udivsi3>
 8001722:	0003      	movs	r3, r0
 8001724:	0019      	movs	r1, r3
 8001726:	0020      	movs	r0, r4
 8001728:	f7fe fcee 	bl	8000108 <__udivsi3>
 800172c:	0003      	movs	r3, r0
 800172e:	0018      	movs	r0, r3
 8001730:	f000 f90b 	bl	800194a <HAL_SYSTICK_Config>
 8001734:	1e03      	subs	r3, r0, #0
 8001736:	d001      	beq.n	800173c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e00f      	b.n	800175c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d80b      	bhi.n	800175a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	2301      	movs	r3, #1
 8001746:	425b      	negs	r3, r3
 8001748:	2200      	movs	r2, #0
 800174a:	0018      	movs	r0, r3
 800174c:	f000 f8d8 	bl	8001900 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <HAL_InitTick+0x64>)
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
 8001758:	e000      	b.n	800175c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
}
 800175c:	0018      	movs	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	b003      	add	sp, #12
 8001762:	bd90      	pop	{r4, r7, pc}
 8001764:	2000002c 	.word	0x2000002c
 8001768:	20000034 	.word	0x20000034
 800176c:	20000030 	.word	0x20000030

08001770 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001774:	4b05      	ldr	r3, [pc, #20]	@ (800178c <HAL_IncTick+0x1c>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	001a      	movs	r2, r3
 800177a:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <HAL_IncTick+0x20>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	18d2      	adds	r2, r2, r3
 8001780:	4b03      	ldr	r3, [pc, #12]	@ (8001790 <HAL_IncTick+0x20>)
 8001782:	601a      	str	r2, [r3, #0]
}
 8001784:	46c0      	nop			@ (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	20000034 	.word	0x20000034
 8001790:	200004d4 	.word	0x200004d4

08001794 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  return uwTick;
 8001798:	4b02      	ldr	r3, [pc, #8]	@ (80017a4 <HAL_GetTick+0x10>)
 800179a:	681b      	ldr	r3, [r3, #0]
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	200004d4 	.word	0x200004d4

080017a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	0002      	movs	r2, r0
 80017b0:	1dfb      	adds	r3, r7, #7
 80017b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017b4:	1dfb      	adds	r3, r7, #7
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80017ba:	d809      	bhi.n	80017d0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	001a      	movs	r2, r3
 80017c2:	231f      	movs	r3, #31
 80017c4:	401a      	ands	r2, r3
 80017c6:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <__NVIC_EnableIRQ+0x30>)
 80017c8:	2101      	movs	r1, #1
 80017ca:	4091      	lsls	r1, r2
 80017cc:	000a      	movs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]
  }
}
 80017d0:	46c0      	nop			@ (mov r8, r8)
 80017d2:	46bd      	mov	sp, r7
 80017d4:	b002      	add	sp, #8
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	e000e100 	.word	0xe000e100

080017dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	0002      	movs	r2, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	1dfb      	adds	r3, r7, #7
 80017e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80017f0:	d828      	bhi.n	8001844 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017f2:	4a2f      	ldr	r2, [pc, #188]	@ (80018b0 <__NVIC_SetPriority+0xd4>)
 80017f4:	1dfb      	adds	r3, r7, #7
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	089b      	lsrs	r3, r3, #2
 80017fc:	33c0      	adds	r3, #192	@ 0xc0
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	589b      	ldr	r3, [r3, r2]
 8001802:	1dfa      	adds	r2, r7, #7
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	0011      	movs	r1, r2
 8001808:	2203      	movs	r2, #3
 800180a:	400a      	ands	r2, r1
 800180c:	00d2      	lsls	r2, r2, #3
 800180e:	21ff      	movs	r1, #255	@ 0xff
 8001810:	4091      	lsls	r1, r2
 8001812:	000a      	movs	r2, r1
 8001814:	43d2      	mvns	r2, r2
 8001816:	401a      	ands	r2, r3
 8001818:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	019b      	lsls	r3, r3, #6
 800181e:	22ff      	movs	r2, #255	@ 0xff
 8001820:	401a      	ands	r2, r3
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	0018      	movs	r0, r3
 8001828:	2303      	movs	r3, #3
 800182a:	4003      	ands	r3, r0
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001830:	481f      	ldr	r0, [pc, #124]	@ (80018b0 <__NVIC_SetPriority+0xd4>)
 8001832:	1dfb      	adds	r3, r7, #7
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	b25b      	sxtb	r3, r3
 8001838:	089b      	lsrs	r3, r3, #2
 800183a:	430a      	orrs	r2, r1
 800183c:	33c0      	adds	r3, #192	@ 0xc0
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001842:	e031      	b.n	80018a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001844:	4a1b      	ldr	r2, [pc, #108]	@ (80018b4 <__NVIC_SetPriority+0xd8>)
 8001846:	1dfb      	adds	r3, r7, #7
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	0019      	movs	r1, r3
 800184c:	230f      	movs	r3, #15
 800184e:	400b      	ands	r3, r1
 8001850:	3b08      	subs	r3, #8
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	3306      	adds	r3, #6
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	18d3      	adds	r3, r2, r3
 800185a:	3304      	adds	r3, #4
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	1dfa      	adds	r2, r7, #7
 8001860:	7812      	ldrb	r2, [r2, #0]
 8001862:	0011      	movs	r1, r2
 8001864:	2203      	movs	r2, #3
 8001866:	400a      	ands	r2, r1
 8001868:	00d2      	lsls	r2, r2, #3
 800186a:	21ff      	movs	r1, #255	@ 0xff
 800186c:	4091      	lsls	r1, r2
 800186e:	000a      	movs	r2, r1
 8001870:	43d2      	mvns	r2, r2
 8001872:	401a      	ands	r2, r3
 8001874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	019b      	lsls	r3, r3, #6
 800187a:	22ff      	movs	r2, #255	@ 0xff
 800187c:	401a      	ands	r2, r3
 800187e:	1dfb      	adds	r3, r7, #7
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	0018      	movs	r0, r3
 8001884:	2303      	movs	r3, #3
 8001886:	4003      	ands	r3, r0
 8001888:	00db      	lsls	r3, r3, #3
 800188a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800188c:	4809      	ldr	r0, [pc, #36]	@ (80018b4 <__NVIC_SetPriority+0xd8>)
 800188e:	1dfb      	adds	r3, r7, #7
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	001c      	movs	r4, r3
 8001894:	230f      	movs	r3, #15
 8001896:	4023      	ands	r3, r4
 8001898:	3b08      	subs	r3, #8
 800189a:	089b      	lsrs	r3, r3, #2
 800189c:	430a      	orrs	r2, r1
 800189e:	3306      	adds	r3, #6
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	18c3      	adds	r3, r0, r3
 80018a4:	3304      	adds	r3, #4
 80018a6:	601a      	str	r2, [r3, #0]
}
 80018a8:	46c0      	nop			@ (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	b003      	add	sp, #12
 80018ae:	bd90      	pop	{r4, r7, pc}
 80018b0:	e000e100 	.word	0xe000e100
 80018b4:	e000ed00 	.word	0xe000ed00

080018b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1e5a      	subs	r2, r3, #1
 80018c4:	2380      	movs	r3, #128	@ 0x80
 80018c6:	045b      	lsls	r3, r3, #17
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d301      	bcc.n	80018d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018cc:	2301      	movs	r3, #1
 80018ce:	e010      	b.n	80018f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d0:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <SysTick_Config+0x44>)
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	3a01      	subs	r2, #1
 80018d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d8:	2301      	movs	r3, #1
 80018da:	425b      	negs	r3, r3
 80018dc:	2103      	movs	r1, #3
 80018de:	0018      	movs	r0, r3
 80018e0:	f7ff ff7c 	bl	80017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <SysTick_Config+0x44>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	@ (80018fc <SysTick_Config+0x44>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b002      	add	sp, #8
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	60b9      	str	r1, [r7, #8]
 8001908:	607a      	str	r2, [r7, #4]
 800190a:	210f      	movs	r1, #15
 800190c:	187b      	adds	r3, r7, r1
 800190e:	1c02      	adds	r2, r0, #0
 8001910:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	187b      	adds	r3, r7, r1
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b25b      	sxtb	r3, r3
 800191a:	0011      	movs	r1, r2
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff ff5d 	bl	80017dc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b004      	add	sp, #16
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	0002      	movs	r2, r0
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b25b      	sxtb	r3, r3
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff ff33 	bl	80017a8 <__NVIC_EnableIRQ>
}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	0018      	movs	r0, r3
 8001956:	f7ff ffaf 	bl	80018b8 <SysTick_Config>
 800195a:	0003      	movs	r3, r0
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e036      	b.n	80019e8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2221      	movs	r2, #33	@ 0x21
 800197e:	2102      	movs	r1, #2
 8001980:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	4a18      	ldr	r2, [pc, #96]	@ (80019f0 <HAL_DMA_Init+0x8c>)
 800198e:	4013      	ands	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800199a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	695b      	ldr	r3, [r3, #20]
 80019ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4313      	orrs	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	68fa      	ldr	r2, [r7, #12]
 80019c6:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	0018      	movs	r0, r3
 80019cc:	f000 f98c 	bl	8001ce8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2221      	movs	r2, #33	@ 0x21
 80019da:	2101      	movs	r1, #1
 80019dc:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2220      	movs	r2, #32
 80019e2:	2100      	movs	r1, #0
 80019e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b004      	add	sp, #16
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	ffffc00f 	.word	0xffffc00f

080019f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a02:	2317      	movs	r3, #23
 8001a04:	18fb      	adds	r3, r7, r3
 8001a06:	2200      	movs	r2, #0
 8001a08:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	5c9b      	ldrb	r3, [r3, r2]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d101      	bne.n	8001a18 <HAL_DMA_Start_IT+0x24>
 8001a14:	2302      	movs	r3, #2
 8001a16:	e04f      	b.n	8001ab8 <HAL_DMA_Start_IT+0xc4>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2221      	movs	r2, #33	@ 0x21
 8001a24:	5c9b      	ldrb	r3, [r3, r2]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d13a      	bne.n	8001aa2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2221      	movs	r2, #33	@ 0x21
 8001a30:	2102      	movs	r1, #2
 8001a32:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2200      	movs	r2, #0
 8001a38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2101      	movs	r1, #1
 8001a46:	438a      	bics	r2, r1
 8001a48:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	68b9      	ldr	r1, [r7, #8]
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	f000 f91c 	bl	8001c8e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d008      	beq.n	8001a70 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	210e      	movs	r1, #14
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	e00f      	b.n	8001a90 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	210a      	movs	r1, #10
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2104      	movs	r1, #4
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	e007      	b.n	8001ab2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001aaa:	2317      	movs	r3, #23
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2202      	movs	r2, #2
 8001ab0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001ab2:	2317      	movs	r3, #23
 8001ab4:	18fb      	adds	r3, r7, r3
 8001ab6:	781b      	ldrb	r3, [r3, #0]
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b006      	add	sp, #24
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac8:	210f      	movs	r1, #15
 8001aca:	187b      	adds	r3, r7, r1
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2221      	movs	r2, #33	@ 0x21
 8001ad4:	5c9b      	ldrb	r3, [r3, r2]
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d006      	beq.n	8001aea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2204      	movs	r2, #4
 8001ae0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001ae2:	187b      	adds	r3, r7, r1
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
 8001ae8:	e028      	b.n	8001b3c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	210e      	movs	r1, #14
 8001af6:	438a      	bics	r2, r1
 8001af8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2101      	movs	r1, #1
 8001b06:	438a      	bics	r2, r1
 8001b08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b12:	2101      	movs	r1, #1
 8001b14:	4091      	lsls	r1, r2
 8001b16:	000a      	movs	r2, r1
 8001b18:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2221      	movs	r2, #33	@ 0x21
 8001b1e:	2101      	movs	r1, #1
 8001b20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2220      	movs	r2, #32
 8001b26:	2100      	movs	r1, #0
 8001b28:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d004      	beq.n	8001b3c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	0010      	movs	r0, r2
 8001b3a:	4798      	blx	r3
    }
  }
  return status;
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	781b      	ldrb	r3, [r3, #0]
}
 8001b42:	0018      	movs	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	b004      	add	sp, #16
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b084      	sub	sp, #16
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	2204      	movs	r2, #4
 8001b68:	409a      	lsls	r2, r3
 8001b6a:	0013      	movs	r3, r2
 8001b6c:	68fa      	ldr	r2, [r7, #12]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d024      	beq.n	8001bbc <HAL_DMA_IRQHandler+0x72>
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	2204      	movs	r2, #4
 8001b76:	4013      	ands	r3, r2
 8001b78:	d020      	beq.n	8001bbc <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2220      	movs	r2, #32
 8001b82:	4013      	ands	r3, r2
 8001b84:	d107      	bne.n	8001b96 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2104      	movs	r1, #4
 8001b92:	438a      	bics	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	4091      	lsls	r1, r2
 8001ba2:	000a      	movs	r2, r1
 8001ba4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d100      	bne.n	8001bb0 <HAL_DMA_IRQHandler+0x66>
 8001bae:	e06a      	b.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	0010      	movs	r0, r2
 8001bb8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001bba:	e064      	b.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	409a      	lsls	r2, r3
 8001bc4:	0013      	movs	r3, r2
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	d02b      	beq.n	8001c24 <HAL_DMA_IRQHandler+0xda>
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	2202      	movs	r2, #2
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d027      	beq.n	8001c24 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2220      	movs	r2, #32
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d10b      	bne.n	8001bf8 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	210a      	movs	r1, #10
 8001bec:	438a      	bics	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2221      	movs	r2, #33	@ 0x21
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c00:	2102      	movs	r1, #2
 8001c02:	4091      	lsls	r1, r2
 8001c04:	000a      	movs	r2, r1
 8001c06:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d036      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	0010      	movs	r0, r2
 8001c20:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001c22:	e030      	b.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	2208      	movs	r2, #8
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	0013      	movs	r3, r2
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	4013      	ands	r3, r2
 8001c32:	d028      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2208      	movs	r2, #8
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d024      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	210e      	movs	r1, #14
 8001c48:	438a      	bics	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c54:	2101      	movs	r1, #1
 8001c56:	4091      	lsls	r1, r2
 8001c58:	000a      	movs	r2, r1
 8001c5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2221      	movs	r2, #33	@ 0x21
 8001c66:	2101      	movs	r1, #1
 8001c68:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	2100      	movs	r1, #0
 8001c70:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	0010      	movs	r0, r2
 8001c82:	4798      	blx	r3
    }
  }
}
 8001c84:	e7ff      	b.n	8001c86 <HAL_DMA_IRQHandler+0x13c>
 8001c86:	46c0      	nop			@ (mov r8, r8)
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b004      	add	sp, #16
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b084      	sub	sp, #16
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
 8001c9a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	4091      	lsls	r1, r2
 8001ca8:	000a      	movs	r2, r1
 8001caa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b10      	cmp	r3, #16
 8001cba:	d108      	bne.n	8001cce <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001ccc:	e007      	b.n	8001cde <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	60da      	str	r2, [r3, #12]
}
 8001cde:	46c0      	nop			@ (mov r8, r8)
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	b004      	add	sp, #16
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a08      	ldr	r2, [pc, #32]	@ (8001d18 <DMA_CalcBaseAndBitshift+0x30>)
 8001cf6:	4694      	mov	ip, r2
 8001cf8:	4463      	add	r3, ip
 8001cfa:	2114      	movs	r1, #20
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f7fe fa03 	bl	8000108 <__udivsi3>
 8001d02:	0003      	movs	r3, r0
 8001d04:	009a      	lsls	r2, r3, #2
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a03      	ldr	r2, [pc, #12]	@ (8001d1c <DMA_CalcBaseAndBitshift+0x34>)
 8001d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001d10:	46c0      	nop			@ (mov r8, r8)
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b002      	add	sp, #8
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	bffdfff8 	.word	0xbffdfff8
 8001d1c:	40020000 	.word	0x40020000

08001d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d2e:	e155      	b.n	8001fdc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2101      	movs	r1, #1
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	4091      	lsls	r1, r2
 8001d3a:	000a      	movs	r2, r1
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d100      	bne.n	8001d48 <HAL_GPIO_Init+0x28>
 8001d46:	e146      	b.n	8001fd6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d005      	beq.n	8001d60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2203      	movs	r2, #3
 8001d5a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d130      	bne.n	8001dc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	409a      	lsls	r2, r3
 8001d6e:	0013      	movs	r3, r2
 8001d70:	43da      	mvns	r2, r3
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4013      	ands	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	409a      	lsls	r2, r3
 8001d82:	0013      	movs	r3, r2
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d96:	2201      	movs	r2, #1
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	0013      	movs	r3, r2
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	091b      	lsrs	r3, r3, #4
 8001dac:	2201      	movs	r2, #1
 8001dae:	401a      	ands	r2, r3
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	409a      	lsls	r2, r3
 8001db4:	0013      	movs	r3, r2
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	4013      	ands	r3, r2
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d017      	beq.n	8001dfe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	2203      	movs	r2, #3
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	0013      	movs	r3, r2
 8001dde:	43da      	mvns	r2, r3
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	409a      	lsls	r2, r3
 8001df0:	0013      	movs	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	2203      	movs	r2, #3
 8001e04:	4013      	ands	r3, r2
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d123      	bne.n	8001e52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	08da      	lsrs	r2, r3, #3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3208      	adds	r2, #8
 8001e12:	0092      	lsls	r2, r2, #2
 8001e14:	58d3      	ldr	r3, [r2, r3]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	220f      	movs	r2, #15
 8001e22:	409a      	lsls	r2, r3
 8001e24:	0013      	movs	r3, r2
 8001e26:	43da      	mvns	r2, r3
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	691a      	ldr	r2, [r3, #16]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2107      	movs	r1, #7
 8001e36:	400b      	ands	r3, r1
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	08da      	lsrs	r2, r3, #3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3208      	adds	r2, #8
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	6939      	ldr	r1, [r7, #16]
 8001e50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	0013      	movs	r3, r2
 8001e62:	43da      	mvns	r2, r3
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2203      	movs	r2, #3
 8001e70:	401a      	ands	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	409a      	lsls	r2, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	23c0      	movs	r3, #192	@ 0xc0
 8001e8c:	029b      	lsls	r3, r3, #10
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d100      	bne.n	8001e94 <HAL_GPIO_Init+0x174>
 8001e92:	e0a0      	b.n	8001fd6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e94:	4b57      	ldr	r3, [pc, #348]	@ (8001ff4 <HAL_GPIO_Init+0x2d4>)
 8001e96:	699a      	ldr	r2, [r3, #24]
 8001e98:	4b56      	ldr	r3, [pc, #344]	@ (8001ff4 <HAL_GPIO_Init+0x2d4>)
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	619a      	str	r2, [r3, #24]
 8001ea0:	4b54      	ldr	r3, [pc, #336]	@ (8001ff4 <HAL_GPIO_Init+0x2d4>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	60bb      	str	r3, [r7, #8]
 8001eaa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001eac:	4a52      	ldr	r2, [pc, #328]	@ (8001ff8 <HAL_GPIO_Init+0x2d8>)
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	589b      	ldr	r3, [r3, r2]
 8001eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	220f      	movs	r2, #15
 8001ec4:	409a      	lsls	r2, r3
 8001ec6:	0013      	movs	r3, r2
 8001ec8:	43da      	mvns	r2, r3
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	2390      	movs	r3, #144	@ 0x90
 8001ed4:	05db      	lsls	r3, r3, #23
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d019      	beq.n	8001f0e <HAL_GPIO_Init+0x1ee>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a47      	ldr	r2, [pc, #284]	@ (8001ffc <HAL_GPIO_Init+0x2dc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d013      	beq.n	8001f0a <HAL_GPIO_Init+0x1ea>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a46      	ldr	r2, [pc, #280]	@ (8002000 <HAL_GPIO_Init+0x2e0>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d00d      	beq.n	8001f06 <HAL_GPIO_Init+0x1e6>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a45      	ldr	r2, [pc, #276]	@ (8002004 <HAL_GPIO_Init+0x2e4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d007      	beq.n	8001f02 <HAL_GPIO_Init+0x1e2>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a44      	ldr	r2, [pc, #272]	@ (8002008 <HAL_GPIO_Init+0x2e8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d101      	bne.n	8001efe <HAL_GPIO_Init+0x1de>
 8001efa:	2304      	movs	r3, #4
 8001efc:	e008      	b.n	8001f10 <HAL_GPIO_Init+0x1f0>
 8001efe:	2305      	movs	r3, #5
 8001f00:	e006      	b.n	8001f10 <HAL_GPIO_Init+0x1f0>
 8001f02:	2303      	movs	r3, #3
 8001f04:	e004      	b.n	8001f10 <HAL_GPIO_Init+0x1f0>
 8001f06:	2302      	movs	r3, #2
 8001f08:	e002      	b.n	8001f10 <HAL_GPIO_Init+0x1f0>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <HAL_GPIO_Init+0x1f0>
 8001f0e:	2300      	movs	r3, #0
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	2103      	movs	r1, #3
 8001f14:	400a      	ands	r2, r1
 8001f16:	0092      	lsls	r2, r2, #2
 8001f18:	4093      	lsls	r3, r2
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f20:	4935      	ldr	r1, [pc, #212]	@ (8001ff8 <HAL_GPIO_Init+0x2d8>)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	3302      	adds	r3, #2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f2e:	4b37      	ldr	r3, [pc, #220]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43da      	mvns	r2, r3
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	035b      	lsls	r3, r3, #13
 8001f46:	4013      	ands	r3, r2
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f52:	4b2e      	ldr	r3, [pc, #184]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001f58:	4b2c      	ldr	r3, [pc, #176]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	43da      	mvns	r2, r3
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	4013      	ands	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	2380      	movs	r3, #128	@ 0x80
 8001f6e:	039b      	lsls	r3, r3, #14
 8001f70:	4013      	ands	r3, r2
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f7c:	4b23      	ldr	r3, [pc, #140]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001f82:	4b22      	ldr	r3, [pc, #136]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	2380      	movs	r3, #128	@ 0x80
 8001f98:	029b      	lsls	r3, r3, #10
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fa6:	4b19      	ldr	r3, [pc, #100]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	43da      	mvns	r2, r3
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	025b      	lsls	r3, r3, #9
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d003      	beq.n	8001fd0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <HAL_GPIO_Init+0x2ec>)
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	40da      	lsrs	r2, r3
 8001fe4:	1e13      	subs	r3, r2, #0
 8001fe6:	d000      	beq.n	8001fea <HAL_GPIO_Init+0x2ca>
 8001fe8:	e6a2      	b.n	8001d30 <HAL_GPIO_Init+0x10>
  } 
}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	46c0      	nop			@ (mov r8, r8)
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	b006      	add	sp, #24
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40010000 	.word	0x40010000
 8001ffc:	48000400 	.word	0x48000400
 8002000:	48000800 	.word	0x48000800
 8002004:	48000c00 	.word	0x48000c00
 8002008:	48001000 	.word	0x48001000
 800200c:	40010400 	.word	0x40010400

08002010 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	000a      	movs	r2, r1
 800201a:	1cbb      	adds	r3, r7, #2
 800201c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	1cba      	adds	r2, r7, #2
 8002024:	8812      	ldrh	r2, [r2, #0]
 8002026:	4013      	ands	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800202a:	230f      	movs	r3, #15
 800202c:	18fb      	adds	r3, r7, r3
 800202e:	2201      	movs	r2, #1
 8002030:	701a      	strb	r2, [r3, #0]
 8002032:	e003      	b.n	800203c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002034:	230f      	movs	r3, #15
 8002036:	18fb      	adds	r3, r7, r3
 8002038:	2200      	movs	r2, #0
 800203a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800203c:	230f      	movs	r3, #15
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	781b      	ldrb	r3, [r3, #0]
  }
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b004      	add	sp, #16
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	0008      	movs	r0, r1
 8002054:	0011      	movs	r1, r2
 8002056:	1cbb      	adds	r3, r7, #2
 8002058:	1c02      	adds	r2, r0, #0
 800205a:	801a      	strh	r2, [r3, #0]
 800205c:	1c7b      	adds	r3, r7, #1
 800205e:	1c0a      	adds	r2, r1, #0
 8002060:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002062:	1c7b      	adds	r3, r7, #1
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d004      	beq.n	8002074 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800206a:	1cbb      	adds	r3, r7, #2
 800206c:	881a      	ldrh	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002072:	e003      	b.n	800207c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002074:	1cbb      	adds	r3, r7, #2
 8002076:	881a      	ldrh	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800207c:	46c0      	nop			@ (mov r8, r8)
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002084:	b590      	push	{r4, r7, lr}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e0e4      	b.n	8002260 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a73      	ldr	r2, [pc, #460]	@ (8002268 <HAL_PCD_Init+0x1e4>)
 800209a:	5c9b      	ldrb	r3, [r3, r2]
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d108      	bne.n	80020b4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	23a4      	movs	r3, #164	@ 0xa4
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	2100      	movs	r1, #0
 80020aa:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	0018      	movs	r0, r3
 80020b0:	f007 fd1e 	bl	8009af0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a6c      	ldr	r2, [pc, #432]	@ (8002268 <HAL_PCD_Init+0x1e4>)
 80020b8:	2103      	movs	r1, #3
 80020ba:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	0018      	movs	r0, r3
 80020c2:	f003 feb1 	bl	8005e28 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020c6:	230f      	movs	r3, #15
 80020c8:	18fb      	adds	r3, r7, r3
 80020ca:	2200      	movs	r2, #0
 80020cc:	701a      	strb	r2, [r3, #0]
 80020ce:	e047      	b.n	8002160 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80020d0:	200f      	movs	r0, #15
 80020d2:	183b      	adds	r3, r7, r0
 80020d4:	781a      	ldrb	r2, [r3, #0]
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	0013      	movs	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	189b      	adds	r3, r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	18cb      	adds	r3, r1, r3
 80020e2:	3311      	adds	r3, #17
 80020e4:	2201      	movs	r2, #1
 80020e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80020e8:	183b      	adds	r3, r7, r0
 80020ea:	781a      	ldrb	r2, [r3, #0]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	0013      	movs	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	189b      	adds	r3, r3, r2
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	18cb      	adds	r3, r1, r3
 80020f8:	3310      	adds	r3, #16
 80020fa:	183a      	adds	r2, r7, r0
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002100:	183b      	adds	r3, r7, r0
 8002102:	781a      	ldrb	r2, [r3, #0]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	0013      	movs	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	189b      	adds	r3, r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	18cb      	adds	r3, r1, r3
 8002110:	3313      	adds	r3, #19
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002116:	183b      	adds	r3, r7, r0
 8002118:	781a      	ldrb	r2, [r3, #0]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	0013      	movs	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	189b      	adds	r3, r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	18cb      	adds	r3, r1, r3
 8002126:	3320      	adds	r3, #32
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800212c:	183b      	adds	r3, r7, r0
 800212e:	781a      	ldrb	r2, [r3, #0]
 8002130:	6879      	ldr	r1, [r7, #4]
 8002132:	0013      	movs	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	189b      	adds	r3, r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	18cb      	adds	r3, r1, r3
 800213c:	3324      	adds	r3, #36	@ 0x24
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002142:	183b      	adds	r3, r7, r0
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	0013      	movs	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	189b      	adds	r3, r3, r2
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	2200      	movs	r2, #0
 8002154:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002156:	183b      	adds	r3, r7, r0
 8002158:	781a      	ldrb	r2, [r3, #0]
 800215a:	183b      	adds	r3, r7, r0
 800215c:	3201      	adds	r2, #1
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	791b      	ldrb	r3, [r3, #4]
 8002164:	210f      	movs	r1, #15
 8002166:	187a      	adds	r2, r7, r1
 8002168:	7812      	ldrb	r2, [r2, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d3b0      	bcc.n	80020d0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800216e:	187b      	adds	r3, r7, r1
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
 8002174:	e056      	b.n	8002224 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002176:	240f      	movs	r4, #15
 8002178:	193b      	adds	r3, r7, r4
 800217a:	781a      	ldrb	r2, [r3, #0]
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	2352      	movs	r3, #82	@ 0x52
 8002180:	33ff      	adds	r3, #255	@ 0xff
 8002182:	0019      	movs	r1, r3
 8002184:	0013      	movs	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	189b      	adds	r3, r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	18c3      	adds	r3, r0, r3
 800218e:	185b      	adds	r3, r3, r1
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002194:	193b      	adds	r3, r7, r4
 8002196:	781a      	ldrb	r2, [r3, #0]
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	23a8      	movs	r3, #168	@ 0xa8
 800219c:	0059      	lsls	r1, r3, #1
 800219e:	0013      	movs	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	189b      	adds	r3, r3, r2
 80021a4:	00db      	lsls	r3, r3, #3
 80021a6:	18c3      	adds	r3, r0, r3
 80021a8:	185b      	adds	r3, r3, r1
 80021aa:	193a      	adds	r2, r7, r4
 80021ac:	7812      	ldrb	r2, [r2, #0]
 80021ae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021b0:	193b      	adds	r3, r7, r4
 80021b2:	781a      	ldrb	r2, [r3, #0]
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	2354      	movs	r3, #84	@ 0x54
 80021b8:	33ff      	adds	r3, #255	@ 0xff
 80021ba:	0019      	movs	r1, r3
 80021bc:	0013      	movs	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	189b      	adds	r3, r3, r2
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	18c3      	adds	r3, r0, r3
 80021c6:	185b      	adds	r3, r3, r1
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021cc:	193b      	adds	r3, r7, r4
 80021ce:	781a      	ldrb	r2, [r3, #0]
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	23b0      	movs	r3, #176	@ 0xb0
 80021d4:	0059      	lsls	r1, r3, #1
 80021d6:	0013      	movs	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	189b      	adds	r3, r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	18c3      	adds	r3, r0, r3
 80021e0:	185b      	adds	r3, r3, r1
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80021e6:	193b      	adds	r3, r7, r4
 80021e8:	781a      	ldrb	r2, [r3, #0]
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	23b2      	movs	r3, #178	@ 0xb2
 80021ee:	0059      	lsls	r1, r3, #1
 80021f0:	0013      	movs	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	189b      	adds	r3, r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	18c3      	adds	r3, r0, r3
 80021fa:	185b      	adds	r3, r3, r1
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002200:	193b      	adds	r3, r7, r4
 8002202:	781a      	ldrb	r2, [r3, #0]
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	23b4      	movs	r3, #180	@ 0xb4
 8002208:	0059      	lsls	r1, r3, #1
 800220a:	0013      	movs	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	189b      	adds	r3, r3, r2
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	18c3      	adds	r3, r0, r3
 8002214:	185b      	adds	r3, r3, r1
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800221a:	193b      	adds	r3, r7, r4
 800221c:	781a      	ldrb	r2, [r3, #0]
 800221e:	193b      	adds	r3, r7, r4
 8002220:	3201      	adds	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	791b      	ldrb	r3, [r3, #4]
 8002228:	220f      	movs	r2, #15
 800222a:	18ba      	adds	r2, r7, r2
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	429a      	cmp	r2, r3
 8002230:	d3a1      	bcc.n	8002176 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6818      	ldr	r0, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6859      	ldr	r1, [r3, #4]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	f003 fe0e 	bl	8005e5c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a07      	ldr	r2, [pc, #28]	@ (8002268 <HAL_PCD_Init+0x1e4>)
 800224a:	2101      	movs	r1, #1
 800224c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	7a9b      	ldrb	r3, [r3, #10]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d103      	bne.n	800225e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	0018      	movs	r0, r3
 800225a:	f001 fd07 	bl	8003c6c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	0018      	movs	r0, r3
 8002262:	46bd      	mov	sp, r7
 8002264:	b005      	add	sp, #20
 8002266:	bd90      	pop	{r4, r7, pc}
 8002268:	00000291 	.word	0x00000291

0800226c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	23a4      	movs	r3, #164	@ 0xa4
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <HAL_PCD_Start+0x18>
 8002280:	2302      	movs	r3, #2
 8002282:	e014      	b.n	80022ae <HAL_PCD_Start+0x42>
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	23a4      	movs	r3, #164	@ 0xa4
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	2101      	movs	r1, #1
 800228c:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	0018      	movs	r0, r3
 8002294:	f003 fdb2 	bl	8005dfc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	0018      	movs	r0, r3
 800229e:	f005 fda7 	bl	8007df0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	23a4      	movs	r3, #164	@ 0xa4
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	2100      	movs	r1, #0
 80022aa:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b002      	add	sp, #8
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0018      	movs	r0, r3
 80022c6:	f005 fda9 	bl	8007e1c <USB_ReadInterrupts>
 80022ca:	0003      	movs	r3, r0
 80022cc:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	2380      	movs	r3, #128	@ 0x80
 80022d2:	021b      	lsls	r3, r3, #8
 80022d4:	4013      	ands	r3, r2
 80022d6:	d004      	beq.n	80022e2 <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 fb48 	bl	8002970 <PCD_EP_ISR_Handler>

    return;
 80022e0:	e11d      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	2380      	movs	r3, #128	@ 0x80
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	4013      	ands	r3, r2
 80022ea:	d015      	beq.n	8002318 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2244      	movs	r2, #68	@ 0x44
 80022f2:	5a9b      	ldrh	r3, [r3, r2]
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	498a      	ldr	r1, [pc, #552]	@ (8002524 <HAL_PCD_IRQHandler+0x26c>)
 80022fc:	400a      	ands	r2, r1
 80022fe:	b291      	uxth	r1, r2
 8002300:	2244      	movs	r2, #68	@ 0x44
 8002302:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	0018      	movs	r0, r3
 8002308:	f007 fc7d 	bl	8009c06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2100      	movs	r1, #0
 8002310:	0018      	movs	r0, r3
 8002312:	f000 f915 	bl	8002540 <HAL_PCD_SetAddress>

    return;
 8002316:	e102      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	2380      	movs	r3, #128	@ 0x80
 800231c:	01db      	lsls	r3, r3, #7
 800231e:	4013      	ands	r3, r2
 8002320:	d00c      	beq.n	800233c <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2244      	movs	r2, #68	@ 0x44
 8002328:	5a9b      	ldrh	r3, [r3, r2]
 800232a:	b29a      	uxth	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	497d      	ldr	r1, [pc, #500]	@ (8002528 <HAL_PCD_IRQHandler+0x270>)
 8002332:	400a      	ands	r2, r1
 8002334:	b291      	uxth	r1, r2
 8002336:	2244      	movs	r2, #68	@ 0x44
 8002338:	5299      	strh	r1, [r3, r2]

    return;
 800233a:	e0f0      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	2380      	movs	r3, #128	@ 0x80
 8002340:	019b      	lsls	r3, r3, #6
 8002342:	4013      	ands	r3, r2
 8002344:	d00c      	beq.n	8002360 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2244      	movs	r2, #68	@ 0x44
 800234c:	5a9b      	ldrh	r3, [r3, r2]
 800234e:	b29a      	uxth	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4975      	ldr	r1, [pc, #468]	@ (800252c <HAL_PCD_IRQHandler+0x274>)
 8002356:	400a      	ands	r2, r1
 8002358:	b291      	uxth	r1, r2
 800235a:	2244      	movs	r2, #68	@ 0x44
 800235c:	5299      	strh	r1, [r3, r2]

    return;
 800235e:	e0de      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	2380      	movs	r3, #128	@ 0x80
 8002364:	015b      	lsls	r3, r3, #5
 8002366:	4013      	ands	r3, r2
 8002368:	d038      	beq.n	80023dc <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2240      	movs	r2, #64	@ 0x40
 8002370:	5a9b      	ldrh	r3, [r3, r2]
 8002372:	b29a      	uxth	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2104      	movs	r1, #4
 800237a:	438a      	bics	r2, r1
 800237c:	b291      	uxth	r1, r2
 800237e:	2240      	movs	r2, #64	@ 0x40
 8002380:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2240      	movs	r2, #64	@ 0x40
 8002388:	5a9b      	ldrh	r3, [r3, r2]
 800238a:	b29a      	uxth	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2108      	movs	r1, #8
 8002392:	438a      	bics	r2, r1
 8002394:	b291      	uxth	r1, r2
 8002396:	2240      	movs	r2, #64	@ 0x40
 8002398:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	23b2      	movs	r3, #178	@ 0xb2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	5cd3      	ldrb	r3, [r2, r3]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d109      	bne.n	80023ba <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	23b2      	movs	r3, #178	@ 0xb2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	2100      	movs	r1, #0
 80023ae:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2100      	movs	r1, #0
 80023b4:	0018      	movs	r0, r3
 80023b6:	f001 fc83 	bl	8003cc0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	0018      	movs	r0, r3
 80023be:	f007 fc63 	bl	8009c88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2244      	movs	r2, #68	@ 0x44
 80023c8:	5a9b      	ldrh	r3, [r3, r2]
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4957      	ldr	r1, [pc, #348]	@ (8002530 <HAL_PCD_IRQHandler+0x278>)
 80023d2:	400a      	ands	r2, r1
 80023d4:	b291      	uxth	r1, r2
 80023d6:	2244      	movs	r2, #68	@ 0x44
 80023d8:	5299      	strh	r1, [r3, r2]

    return;
 80023da:	e0a0      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	2380      	movs	r3, #128	@ 0x80
 80023e0:	011b      	lsls	r3, r3, #4
 80023e2:	4013      	ands	r3, r2
 80023e4:	d028      	beq.n	8002438 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2240      	movs	r2, #64	@ 0x40
 80023ec:	5a9b      	ldrh	r3, [r3, r2]
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2108      	movs	r1, #8
 80023f6:	430a      	orrs	r2, r1
 80023f8:	b291      	uxth	r1, r2
 80023fa:	2240      	movs	r2, #64	@ 0x40
 80023fc:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2244      	movs	r2, #68	@ 0x44
 8002404:	5a9b      	ldrh	r3, [r3, r2]
 8002406:	b29a      	uxth	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4949      	ldr	r1, [pc, #292]	@ (8002534 <HAL_PCD_IRQHandler+0x27c>)
 800240e:	400a      	ands	r2, r1
 8002410:	b291      	uxth	r1, r2
 8002412:	2244      	movs	r2, #68	@ 0x44
 8002414:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2240      	movs	r2, #64	@ 0x40
 800241c:	5a9b      	ldrh	r3, [r3, r2]
 800241e:	b29a      	uxth	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2104      	movs	r1, #4
 8002426:	430a      	orrs	r2, r1
 8002428:	b291      	uxth	r1, r2
 800242a:	2240      	movs	r2, #64	@ 0x40
 800242c:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	0018      	movs	r0, r3
 8002432:	f007 fc0d 	bl	8009c50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002436:	e072      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2280      	movs	r2, #128	@ 0x80
 800243c:	4013      	ands	r3, r2
 800243e:	d046      	beq.n	80024ce <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2244      	movs	r2, #68	@ 0x44
 8002446:	5a9b      	ldrh	r3, [r3, r2]
 8002448:	b29a      	uxth	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2180      	movs	r1, #128	@ 0x80
 8002450:	438a      	bics	r2, r1
 8002452:	b291      	uxth	r1, r2
 8002454:	2244      	movs	r2, #68	@ 0x44
 8002456:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	23b2      	movs	r3, #178	@ 0xb2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	5cd3      	ldrb	r3, [r2, r3]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d12f      	bne.n	80024c4 <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2240      	movs	r2, #64	@ 0x40
 800246a:	5a9b      	ldrh	r3, [r3, r2]
 800246c:	b29a      	uxth	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2104      	movs	r1, #4
 8002474:	430a      	orrs	r2, r1
 8002476:	b291      	uxth	r1, r2
 8002478:	2240      	movs	r2, #64	@ 0x40
 800247a:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2240      	movs	r2, #64	@ 0x40
 8002482:	5a9b      	ldrh	r3, [r3, r2]
 8002484:	b29a      	uxth	r2, r3
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2108      	movs	r1, #8
 800248c:	430a      	orrs	r2, r1
 800248e:	b291      	uxth	r1, r2
 8002490:	2240      	movs	r2, #64	@ 0x40
 8002492:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	23b2      	movs	r3, #178	@ 0xb2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	2101      	movs	r1, #1
 800249c:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2254      	movs	r2, #84	@ 0x54
 80024a4:	5a9b      	ldrh	r3, [r3, r2]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	223c      	movs	r2, #60	@ 0x3c
 80024ac:	4013      	ands	r3, r2
 80024ae:	0019      	movs	r1, r3
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	23b3      	movs	r3, #179	@ 0xb3
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2101      	movs	r1, #1
 80024bc:	0018      	movs	r0, r3
 80024be:	f001 fbff 	bl	8003cc0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80024c2:	e02c      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	0018      	movs	r0, r3
 80024c8:	f007 fbc2 	bl	8009c50 <HAL_PCD_SuspendCallback>
    return;
 80024cc:	e027      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4013      	ands	r3, r2
 80024d6:	d010      	beq.n	80024fa <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2244      	movs	r2, #68	@ 0x44
 80024de:	5a9b      	ldrh	r3, [r3, r2]
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4914      	ldr	r1, [pc, #80]	@ (8002538 <HAL_PCD_IRQHandler+0x280>)
 80024e8:	400a      	ands	r2, r1
 80024ea:	b291      	uxth	r1, r2
 80024ec:	2244      	movs	r2, #68	@ 0x44
 80024ee:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	0018      	movs	r0, r3
 80024f4:	f007 fb78 	bl	8009be8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80024f8:	e011      	b.n	800251e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	2380      	movs	r3, #128	@ 0x80
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	4013      	ands	r3, r2
 8002502:	d00c      	beq.n	800251e <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2244      	movs	r2, #68	@ 0x44
 800250a:	5a9b      	ldrh	r3, [r3, r2]
 800250c:	b29a      	uxth	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	490a      	ldr	r1, [pc, #40]	@ (800253c <HAL_PCD_IRQHandler+0x284>)
 8002514:	400a      	ands	r2, r1
 8002516:	b291      	uxth	r1, r2
 8002518:	2244      	movs	r2, #68	@ 0x44
 800251a:	5299      	strh	r1, [r3, r2]

    return;
 800251c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800251e:	46bd      	mov	sp, r7
 8002520:	b004      	add	sp, #16
 8002522:	bd80      	pop	{r7, pc}
 8002524:	fffffbff 	.word	0xfffffbff
 8002528:	ffffbfff 	.word	0xffffbfff
 800252c:	ffffdfff 	.word	0xffffdfff
 8002530:	ffffefff 	.word	0xffffefff
 8002534:	fffff7ff 	.word	0xfffff7ff
 8002538:	fffffdff 	.word	0xfffffdff
 800253c:	fffffeff 	.word	0xfffffeff

08002540 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	000a      	movs	r2, r1
 800254a:	1cfb      	adds	r3, r7, #3
 800254c:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	23a4      	movs	r3, #164	@ 0xa4
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	5cd3      	ldrb	r3, [r2, r3]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_PCD_SetAddress+0x1e>
 800255a:	2302      	movs	r3, #2
 800255c:	e016      	b.n	800258c <HAL_PCD_SetAddress+0x4c>
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	23a4      	movs	r3, #164	@ 0xa4
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	2101      	movs	r1, #1
 8002566:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	1cfa      	adds	r2, r7, #3
 800256c:	7812      	ldrb	r2, [r2, #0]
 800256e:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	1cfb      	adds	r3, r7, #3
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	0019      	movs	r1, r3
 800257a:	0010      	movs	r0, r2
 800257c:	f005 fc24 	bl	8007dc8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	23a4      	movs	r3, #164	@ 0xa4
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	2100      	movs	r1, #0
 8002588:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	0018      	movs	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	b002      	add	sp, #8
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	000c      	movs	r4, r1
 800259e:	0010      	movs	r0, r2
 80025a0:	0019      	movs	r1, r3
 80025a2:	1cfb      	adds	r3, r7, #3
 80025a4:	1c22      	adds	r2, r4, #0
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	003b      	movs	r3, r7
 80025aa:	1c02      	adds	r2, r0, #0
 80025ac:	801a      	strh	r2, [r3, #0]
 80025ae:	1cbb      	adds	r3, r7, #2
 80025b0:	1c0a      	adds	r2, r1, #0
 80025b2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80025b4:	230b      	movs	r3, #11
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025bc:	1cfb      	adds	r3, r7, #3
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	b25b      	sxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	da0f      	bge.n	80025e6 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025c6:	1cfb      	adds	r3, r7, #3
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2207      	movs	r2, #7
 80025cc:	401a      	ands	r2, r3
 80025ce:	0013      	movs	r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	189b      	adds	r3, r3, r2
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	3310      	adds	r3, #16
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	18d3      	adds	r3, r2, r3
 80025dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2201      	movs	r2, #1
 80025e2:	705a      	strb	r2, [r3, #1]
 80025e4:	e00f      	b.n	8002606 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025e6:	1cfb      	adds	r3, r7, #3
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2207      	movs	r2, #7
 80025ec:	401a      	ands	r2, r3
 80025ee:	0013      	movs	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	189b      	adds	r3, r3, r2
 80025f4:	00db      	lsls	r3, r3, #3
 80025f6:	3351      	adds	r3, #81	@ 0x51
 80025f8:	33ff      	adds	r3, #255	@ 0xff
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	18d3      	adds	r3, r2, r3
 80025fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002606:	1cfb      	adds	r3, r7, #3
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2207      	movs	r2, #7
 800260c:	4013      	ands	r3, r2
 800260e:	b2da      	uxtb	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002614:	003b      	movs	r3, r7
 8002616:	881a      	ldrh	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	1cba      	adds	r2, r7, #2
 8002620:	7812      	ldrb	r2, [r2, #0]
 8002622:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002624:	1cbb      	adds	r3, r7, #2
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b02      	cmp	r3, #2
 800262a:	d102      	bne.n	8002632 <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	23a4      	movs	r3, #164	@ 0xa4
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	5cd3      	ldrb	r3, [r2, r3]
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_PCD_EP_Open+0xae>
 800263e:	2302      	movs	r3, #2
 8002640:	e013      	b.n	800266a <HAL_PCD_EP_Open+0xd6>
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	23a4      	movs	r3, #164	@ 0xa4
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	2101      	movs	r1, #1
 800264a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	0011      	movs	r1, r2
 8002654:	0018      	movs	r0, r3
 8002656:	f003 fc1d 	bl	8005e94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	23a4      	movs	r3, #164	@ 0xa4
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	2100      	movs	r1, #0
 8002662:	54d1      	strb	r1, [r2, r3]

  return ret;
 8002664:	230b      	movs	r3, #11
 8002666:	18fb      	adds	r3, r7, r3
 8002668:	781b      	ldrb	r3, [r3, #0]
}
 800266a:	0018      	movs	r0, r3
 800266c:	46bd      	mov	sp, r7
 800266e:	b005      	add	sp, #20
 8002670:	bd90      	pop	{r4, r7, pc}

08002672 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b084      	sub	sp, #16
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
 800267a:	000a      	movs	r2, r1
 800267c:	1cfb      	adds	r3, r7, #3
 800267e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002680:	1cfb      	adds	r3, r7, #3
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	b25b      	sxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	da0f      	bge.n	80026aa <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800268a:	1cfb      	adds	r3, r7, #3
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2207      	movs	r2, #7
 8002690:	401a      	ands	r2, r3
 8002692:	0013      	movs	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	189b      	adds	r3, r3, r2
 8002698:	00db      	lsls	r3, r3, #3
 800269a:	3310      	adds	r3, #16
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	18d3      	adds	r3, r2, r3
 80026a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2201      	movs	r2, #1
 80026a6:	705a      	strb	r2, [r3, #1]
 80026a8:	e00f      	b.n	80026ca <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026aa:	1cfb      	adds	r3, r7, #3
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2207      	movs	r2, #7
 80026b0:	401a      	ands	r2, r3
 80026b2:	0013      	movs	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	189b      	adds	r3, r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	3351      	adds	r3, #81	@ 0x51
 80026bc:	33ff      	adds	r3, #255	@ 0xff
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	18d3      	adds	r3, r2, r3
 80026c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026ca:	1cfb      	adds	r3, r7, #3
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2207      	movs	r2, #7
 80026d0:	4013      	ands	r3, r2
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	23a4      	movs	r3, #164	@ 0xa4
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	5cd3      	ldrb	r3, [r2, r3]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_PCD_EP_Close+0x76>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e011      	b.n	800270c <HAL_PCD_EP_Close+0x9a>
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	23a4      	movs	r3, #164	@ 0xa4
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	2101      	movs	r1, #1
 80026f0:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	0011      	movs	r1, r2
 80026fa:	0018      	movs	r0, r3
 80026fc:	f003 ff72 	bl	80065e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	23a4      	movs	r3, #164	@ 0xa4
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	2100      	movs	r1, #0
 8002708:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	0018      	movs	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	b004      	add	sp, #16
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	200b      	movs	r0, #11
 8002722:	183b      	adds	r3, r7, r0
 8002724:	1c0a      	adds	r2, r1, #0
 8002726:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002728:	0001      	movs	r1, r0
 800272a:	187b      	adds	r3, r7, r1
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2207      	movs	r2, #7
 8002730:	401a      	ands	r2, r3
 8002732:	0013      	movs	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	189b      	adds	r3, r3, r2
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	3351      	adds	r3, #81	@ 0x51
 800273c:	33ff      	adds	r3, #255	@ 0xff
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	18d3      	adds	r3, r2, r3
 8002742:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2200      	movs	r2, #0
 8002754:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	2200      	movs	r2, #0
 800275a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800275c:	187b      	adds	r3, r7, r1
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2207      	movs	r2, #7
 8002762:	4013      	ands	r3, r2
 8002764:	b2da      	uxtb	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	0011      	movs	r1, r2
 8002772:	0018      	movs	r0, r3
 8002774:	f004 f8f6 	bl	8006964 <USB_EPStartXfer>

  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b006      	add	sp, #24
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b086      	sub	sp, #24
 8002786:	af00      	add	r7, sp, #0
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	200b      	movs	r0, #11
 8002790:	183b      	adds	r3, r7, r0
 8002792:	1c0a      	adds	r2, r1, #0
 8002794:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002796:	183b      	adds	r3, r7, r0
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2207      	movs	r2, #7
 800279c:	401a      	ands	r2, r3
 800279e:	0013      	movs	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	189b      	adds	r3, r3, r2
 80027a4:	00db      	lsls	r3, r3, #3
 80027a6:	3310      	adds	r3, #16
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	18d3      	adds	r3, r2, r3
 80027ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	2224      	movs	r2, #36	@ 0x24
 80027be:	2101      	movs	r1, #1
 80027c0:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	2200      	movs	r2, #0
 80027cc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2201      	movs	r2, #1
 80027d2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027d4:	183b      	adds	r3, r7, r0
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2207      	movs	r2, #7
 80027da:	4013      	ands	r3, r2
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	0011      	movs	r1, r2
 80027ea:	0018      	movs	r0, r3
 80027ec:	f004 f8ba 	bl	8006964 <USB_EPStartXfer>

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	0018      	movs	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b006      	add	sp, #24
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b084      	sub	sp, #16
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	000a      	movs	r2, r1
 8002804:	1cfb      	adds	r3, r7, #3
 8002806:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002808:	1cfb      	adds	r3, r7, #3
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2207      	movs	r2, #7
 800280e:	4013      	ands	r3, r2
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	7912      	ldrb	r2, [r2, #4]
 8002814:	4293      	cmp	r3, r2
 8002816:	d901      	bls.n	800281c <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e046      	b.n	80028aa <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800281c:	1cfb      	adds	r3, r7, #3
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	b25b      	sxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	da0f      	bge.n	8002846 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002826:	1cfb      	adds	r3, r7, #3
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2207      	movs	r2, #7
 800282c:	401a      	ands	r2, r3
 800282e:	0013      	movs	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	189b      	adds	r3, r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	3310      	adds	r3, #16
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	18d3      	adds	r3, r2, r3
 800283c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2201      	movs	r2, #1
 8002842:	705a      	strb	r2, [r3, #1]
 8002844:	e00d      	b.n	8002862 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002846:	1cfb      	adds	r3, r7, #3
 8002848:	781a      	ldrb	r2, [r3, #0]
 800284a:	0013      	movs	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	189b      	adds	r3, r3, r2
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	3351      	adds	r3, #81	@ 0x51
 8002854:	33ff      	adds	r3, #255	@ 0xff
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	18d3      	adds	r3, r2, r3
 800285a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2201      	movs	r2, #1
 8002866:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002868:	1cfb      	adds	r3, r7, #3
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	2207      	movs	r2, #7
 800286e:	4013      	ands	r3, r2
 8002870:	b2da      	uxtb	r2, r3
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	23a4      	movs	r3, #164	@ 0xa4
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	5cd3      	ldrb	r3, [r2, r3]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_PCD_EP_SetStall+0x8c>
 8002882:	2302      	movs	r3, #2
 8002884:	e011      	b.n	80028aa <HAL_PCD_EP_SetStall+0xb0>
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	23a4      	movs	r3, #164	@ 0xa4
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	2101      	movs	r1, #1
 800288e:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	0011      	movs	r1, r2
 8002898:	0018      	movs	r0, r3
 800289a:	f005 f993 	bl	8007bc4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	23a4      	movs	r3, #164	@ 0xa4
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	2100      	movs	r1, #0
 80028a6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	0018      	movs	r0, r3
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b004      	add	sp, #16
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b084      	sub	sp, #16
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
 80028ba:	000a      	movs	r2, r1
 80028bc:	1cfb      	adds	r3, r7, #3
 80028be:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80028c0:	1cfb      	adds	r3, r7, #3
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	220f      	movs	r2, #15
 80028c6:	4013      	ands	r3, r2
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	7912      	ldrb	r2, [r2, #4]
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e048      	b.n	8002966 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028d4:	1cfb      	adds	r3, r7, #3
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	b25b      	sxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	da0f      	bge.n	80028fe <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028de:	1cfb      	adds	r3, r7, #3
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2207      	movs	r2, #7
 80028e4:	401a      	ands	r2, r3
 80028e6:	0013      	movs	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	189b      	adds	r3, r3, r2
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	3310      	adds	r3, #16
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	18d3      	adds	r3, r2, r3
 80028f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	705a      	strb	r2, [r3, #1]
 80028fc:	e00f      	b.n	800291e <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028fe:	1cfb      	adds	r3, r7, #3
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2207      	movs	r2, #7
 8002904:	401a      	ands	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	189b      	adds	r3, r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	3351      	adds	r3, #81	@ 0x51
 8002910:	33ff      	adds	r3, #255	@ 0xff
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	18d3      	adds	r3, r2, r3
 8002916:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002924:	1cfb      	adds	r3, r7, #3
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2207      	movs	r2, #7
 800292a:	4013      	ands	r3, r2
 800292c:	b2da      	uxtb	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	23a4      	movs	r3, #164	@ 0xa4
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	5cd3      	ldrb	r3, [r2, r3]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_PCD_EP_ClrStall+0x90>
 800293e:	2302      	movs	r3, #2
 8002940:	e011      	b.n	8002966 <HAL_PCD_EP_ClrStall+0xb4>
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	23a4      	movs	r3, #164	@ 0xa4
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	2101      	movs	r1, #1
 800294a:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68fa      	ldr	r2, [r7, #12]
 8002952:	0011      	movs	r1, r2
 8002954:	0018      	movs	r0, r3
 8002956:	f005 f985 	bl	8007c64 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	23a4      	movs	r3, #164	@ 0xa4
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	2100      	movs	r1, #0
 8002962:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	0018      	movs	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	b004      	add	sp, #16
 800296c:	bd80      	pop	{r7, pc}
	...

08002970 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002970:	b5b0      	push	{r4, r5, r7, lr}
 8002972:	b096      	sub	sp, #88	@ 0x58
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002978:	f000 fbea 	bl	8003150 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2048      	movs	r0, #72	@ 0x48
 8002982:	183b      	adds	r3, r7, r0
 8002984:	2144      	movs	r1, #68	@ 0x44
 8002986:	5a52      	ldrh	r2, [r2, r1]
 8002988:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800298a:	183b      	adds	r3, r7, r0
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	b2da      	uxtb	r2, r3
 8002990:	244f      	movs	r4, #79	@ 0x4f
 8002992:	193b      	adds	r3, r7, r4
 8002994:	210f      	movs	r1, #15
 8002996:	400a      	ands	r2, r1
 8002998:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 800299a:	193b      	adds	r3, r7, r4
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d000      	beq.n	80029a4 <PCD_EP_ISR_Handler+0x34>
 80029a2:	e18d      	b.n	8002cc0 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80029a4:	183b      	adds	r3, r7, r0
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	2210      	movs	r2, #16
 80029aa:	4013      	ands	r3, r2
 80029ac:	d152      	bne.n	8002a54 <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	200e      	movs	r0, #14
 80029b8:	183b      	adds	r3, r7, r0
 80029ba:	49ba      	ldr	r1, [pc, #744]	@ (8002ca4 <PCD_EP_ISR_Handler+0x334>)
 80029bc:	400a      	ands	r2, r1
 80029be:	801a      	strh	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	183a      	adds	r2, r7, r0
 80029c6:	8812      	ldrh	r2, [r2, #0]
 80029c8:	49b7      	ldr	r1, [pc, #732]	@ (8002ca8 <PCD_EP_ISR_Handler+0x338>)
 80029ca:	430a      	orrs	r2, r1
 80029cc:	b292      	uxth	r2, r2
 80029ce:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3310      	adds	r3, #16
 80029d4:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2250      	movs	r2, #80	@ 0x50
 80029dc:	5a9b      	ldrh	r3, [r3, r2]
 80029de:	b29b      	uxth	r3, r3
 80029e0:	001a      	movs	r2, r3
 80029e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	18d2      	adds	r2, r2, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	18d3      	adds	r3, r2, r3
 80029f0:	4aae      	ldr	r2, [pc, #696]	@ (8002cac <PCD_EP_ISR_Handler+0x33c>)
 80029f2:	4694      	mov	ip, r2
 80029f4:	4463      	add	r3, ip
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	059b      	lsls	r3, r3, #22
 80029fa:	0d9a      	lsrs	r2, r3, #22
 80029fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029fe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a02:	695a      	ldr	r2, [r3, #20]
 8002a04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	18d2      	adds	r2, r2, r3
 8002a0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a0c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2100      	movs	r1, #0
 8002a12:	0018      	movs	r0, r3
 8002a14:	f007 f8ca 	bl	8009bac <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	7b1b      	ldrb	r3, [r3, #12]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <PCD_EP_ISR_Handler+0xb6>
 8002a22:	f000 fb95 	bl	8003150 <PCD_EP_ISR_Handler+0x7e0>
 8002a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <PCD_EP_ISR_Handler+0xc2>
 8002a2e:	f000 fb8f 	bl	8003150 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	7b1b      	ldrb	r3, [r3, #12]
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2280      	movs	r2, #128	@ 0x80
 8002a3a:	4252      	negs	r2, r2
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	0011      	movs	r1, r2
 8002a46:	224c      	movs	r2, #76	@ 0x4c
 8002a48:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	731a      	strb	r2, [r3, #12]
 8002a50:	f000 fb7e 	bl	8003150 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3351      	adds	r3, #81	@ 0x51
 8002a58:	33ff      	adds	r3, #255	@ 0xff
 8002a5a:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	214c      	movs	r1, #76	@ 0x4c
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	8812      	ldrh	r2, [r2, #0]
 8002a66:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	881a      	ldrh	r2, [r3, #0]
 8002a6c:	2380      	movs	r3, #128	@ 0x80
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	4013      	ands	r3, r2
 8002a72:	d037      	beq.n	8002ae4 <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2250      	movs	r2, #80	@ 0x50
 8002a7a:	5a9b      	ldrh	r3, [r3, r2]
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	001a      	movs	r2, r3
 8002a80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	00db      	lsls	r3, r3, #3
 8002a86:	18d2      	adds	r2, r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	18d3      	adds	r3, r2, r3
 8002a8e:	4a88      	ldr	r2, [pc, #544]	@ (8002cb0 <PCD_EP_ISR_Handler+0x340>)
 8002a90:	4694      	mov	ip, r2
 8002a92:	4463      	add	r3, ip
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	059b      	lsls	r3, r3, #22
 8002a98:	0d9a      	lsrs	r2, r3, #22
 8002a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a9c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	22a6      	movs	r2, #166	@ 0xa6
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	1899      	adds	r1, r3, r2
 8002aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aac:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002aae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ab0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	f005 fa0a 	bl	8007ecc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	2010      	movs	r0, #16
 8002ac2:	183b      	adds	r3, r7, r0
 8002ac4:	497b      	ldr	r1, [pc, #492]	@ (8002cb4 <PCD_EP_ISR_Handler+0x344>)
 8002ac6:	400a      	ands	r2, r1
 8002ac8:	801a      	strh	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	183a      	adds	r2, r7, r0
 8002ad0:	8812      	ldrh	r2, [r2, #0]
 8002ad2:	2180      	movs	r1, #128	@ 0x80
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	b292      	uxth	r2, r2
 8002ad8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f007 f82f 	bl	8009b40 <HAL_PCD_SetupStageCallback>
 8002ae2:	e335      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002ae4:	234c      	movs	r3, #76	@ 0x4c
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	2200      	movs	r2, #0
 8002aea:	5e9b      	ldrsh	r3, [r3, r2]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	db00      	blt.n	8002af2 <PCD_EP_ISR_Handler+0x182>
 8002af0:	e32e      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	201e      	movs	r0, #30
 8002afc:	183b      	adds	r3, r7, r0
 8002afe:	496d      	ldr	r1, [pc, #436]	@ (8002cb4 <PCD_EP_ISR_Handler+0x344>)
 8002b00:	400a      	ands	r2, r1
 8002b02:	801a      	strh	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	183a      	adds	r2, r7, r0
 8002b0a:	8812      	ldrh	r2, [r2, #0]
 8002b0c:	2180      	movs	r1, #128	@ 0x80
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	b292      	uxth	r2, r2
 8002b12:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2250      	movs	r2, #80	@ 0x50
 8002b1a:	5a9b      	ldrh	r3, [r3, r2]
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	001a      	movs	r2, r3
 8002b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	00db      	lsls	r3, r3, #3
 8002b26:	18d2      	adds	r2, r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	18d3      	adds	r3, r2, r3
 8002b2e:	4a60      	ldr	r2, [pc, #384]	@ (8002cb0 <PCD_EP_ISR_Handler+0x340>)
 8002b30:	4694      	mov	ip, r2
 8002b32:	4463      	add	r3, ip
 8002b34:	881b      	ldrh	r3, [r3, #0]
 8002b36:	059b      	lsls	r3, r3, #22
 8002b38:	0d9a      	lsrs	r2, r3, #22
 8002b3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b3c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002b3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d01a      	beq.n	8002b7c <PCD_EP_ISR_Handler+0x20c>
 8002b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d016      	beq.n	8002b7c <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6818      	ldr	r0, [r3, #0]
 8002b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b54:	6959      	ldr	r1, [r3, #20]
 8002b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b58:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002b5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b5c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	f005 f9b4 	bl	8007ecc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002b64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b66:	695a      	ldr	r2, [r3, #20]
 8002b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	18d2      	adds	r2, r2, r3
 8002b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b70:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2100      	movs	r1, #0
 8002b76:	0018      	movs	r0, r3
 8002b78:	f006 fff7 	bl	8009b6a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	214c      	movs	r1, #76	@ 0x4c
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	8812      	ldrh	r2, [r2, #0]
 8002b86:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	2380      	movs	r3, #128	@ 0x80
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	4013      	ands	r3, r2
 8002b92:	d000      	beq.n	8002b96 <PCD_EP_ISR_Handler+0x226>
 8002b94:	e2dc      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	881a      	ldrh	r2, [r3, #0]
 8002b9a:	23c0      	movs	r3, #192	@ 0xc0
 8002b9c:	019b      	lsls	r3, r3, #6
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	23c0      	movs	r3, #192	@ 0xc0
 8002ba2:	019b      	lsls	r3, r3, #6
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d100      	bne.n	8002baa <PCD_EP_ISR_Handler+0x23a>
 8002ba8:	e2d2      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2250      	movs	r2, #80	@ 0x50
 8002bb6:	5a9b      	ldrh	r3, [r3, r2]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	001a      	movs	r2, r3
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	189b      	adds	r3, r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	4a3a      	ldr	r2, [pc, #232]	@ (8002cb0 <PCD_EP_ISR_Handler+0x340>)
 8002bc6:	4694      	mov	ip, r2
 8002bc8:	4463      	add	r3, ip
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	881b      	ldrh	r3, [r3, #0]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	059b      	lsls	r3, r3, #22
 8002bd4:	0d9b      	lsrs	r3, r3, #22
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	801a      	strh	r2, [r3, #0]
 8002bdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d108      	bne.n	8002bf6 <PCD_EP_ISR_Handler+0x286>
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	4a2f      	ldr	r2, [pc, #188]	@ (8002ca8 <PCD_EP_ISR_Handler+0x338>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	801a      	strh	r2, [r3, #0]
 8002bf4:	e035      	b.n	8002c62 <PCD_EP_ISR_Handler+0x2f2>
 8002bf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8002bfc:	d817      	bhi.n	8002c2e <PCD_EP_ISR_Handler+0x2be>
 8002bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d002      	beq.n	8002c16 <PCD_EP_ISR_Handler+0x2a6>
 8002c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c12:	3301      	adds	r3, #1
 8002c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	029b      	lsls	r3, r3, #10
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	4313      	orrs	r3, r2
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	801a      	strh	r2, [r3, #0]
 8002c2c:	e019      	b.n	8002c62 <PCD_EP_ISR_Handler+0x2f2>
 8002c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	221f      	movs	r2, #31
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d102      	bne.n	8002c46 <PCD_EP_ISR_Handler+0x2d6>
 8002c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c42:	3b01      	subs	r3, #1
 8002c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	881b      	ldrh	r3, [r3, #0]
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	029b      	lsls	r3, r3, #10
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4313      	orrs	r3, r2
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4a13      	ldr	r2, [pc, #76]	@ (8002ca8 <PCD_EP_ISR_Handler+0x338>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	b29a      	uxth	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	b29a      	uxth	r2, r3
 8002c6a:	2012      	movs	r0, #18
 8002c6c:	183b      	adds	r3, r7, r0
 8002c6e:	4912      	ldr	r1, [pc, #72]	@ (8002cb8 <PCD_EP_ISR_Handler+0x348>)
 8002c70:	400a      	ands	r2, r1
 8002c72:	801a      	strh	r2, [r3, #0]
 8002c74:	183b      	adds	r3, r7, r0
 8002c76:	183a      	adds	r2, r7, r0
 8002c78:	8812      	ldrh	r2, [r2, #0]
 8002c7a:	2180      	movs	r1, #128	@ 0x80
 8002c7c:	0149      	lsls	r1, r1, #5
 8002c7e:	404a      	eors	r2, r1
 8002c80:	801a      	strh	r2, [r3, #0]
 8002c82:	183b      	adds	r3, r7, r0
 8002c84:	183a      	adds	r2, r7, r0
 8002c86:	8812      	ldrh	r2, [r2, #0]
 8002c88:	2180      	movs	r1, #128	@ 0x80
 8002c8a:	0189      	lsls	r1, r1, #6
 8002c8c:	404a      	eors	r2, r1
 8002c8e:	801a      	strh	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	183a      	adds	r2, r7, r0
 8002c96:	8812      	ldrh	r2, [r2, #0]
 8002c98:	4908      	ldr	r1, [pc, #32]	@ (8002cbc <PCD_EP_ISR_Handler+0x34c>)
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	b292      	uxth	r2, r2
 8002c9e:	801a      	strh	r2, [r3, #0]
 8002ca0:	e256      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	ffff8f0f 	.word	0xffff8f0f
 8002ca8:	ffff8000 	.word	0xffff8000
 8002cac:	00000402 	.word	0x00000402
 8002cb0:	00000406 	.word	0x00000406
 8002cb4:	00000f8f 	.word	0x00000f8f
 8002cb8:	ffffbf8f 	.word	0xffffbf8f
 8002cbc:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	001a      	movs	r2, r3
 8002cc6:	204f      	movs	r0, #79	@ 0x4f
 8002cc8:	183b      	adds	r3, r7, r0
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	18d2      	adds	r2, r2, r3
 8002cd0:	214c      	movs	r1, #76	@ 0x4c
 8002cd2:	187b      	adds	r3, r7, r1
 8002cd4:	8812      	ldrh	r2, [r2, #0]
 8002cd6:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002cd8:	187b      	adds	r3, r7, r1
 8002cda:	2200      	movs	r2, #0
 8002cdc:	5e9b      	ldrsh	r3, [r3, r2]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	db00      	blt.n	8002ce4 <PCD_EP_ISR_Handler+0x374>
 8002ce2:	e0fa      	b.n	8002eda <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	001a      	movs	r2, r3
 8002cea:	183b      	adds	r3, r7, r0
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	18d3      	adds	r3, r2, r3
 8002cf2:	881b      	ldrh	r3, [r3, #0]
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	244a      	movs	r4, #74	@ 0x4a
 8002cf8:	193b      	adds	r3, r7, r4
 8002cfa:	49d1      	ldr	r1, [pc, #836]	@ (8003040 <PCD_EP_ISR_Handler+0x6d0>)
 8002cfc:	400a      	ands	r2, r1
 8002cfe:	801a      	strh	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	001a      	movs	r2, r3
 8002d06:	183b      	adds	r3, r7, r0
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	18d3      	adds	r3, r2, r3
 8002d0e:	193a      	adds	r2, r7, r4
 8002d10:	8812      	ldrh	r2, [r2, #0]
 8002d12:	2180      	movs	r1, #128	@ 0x80
 8002d14:	430a      	orrs	r2, r1
 8002d16:	b292      	uxth	r2, r2
 8002d18:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002d1a:	183b      	adds	r3, r7, r0
 8002d1c:	781a      	ldrb	r2, [r3, #0]
 8002d1e:	0013      	movs	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	189b      	adds	r3, r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	3351      	adds	r3, #81	@ 0x51
 8002d28:	33ff      	adds	r3, #255	@ 0xff
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	18d3      	adds	r3, r2, r3
 8002d2e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d32:	7b1b      	ldrb	r3, [r3, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d125      	bne.n	8002d84 <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2250      	movs	r2, #80	@ 0x50
 8002d3e:	5a9b      	ldrh	r3, [r3, r2]
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	001a      	movs	r2, r3
 8002d44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	18d2      	adds	r2, r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	18d3      	adds	r3, r2, r3
 8002d52:	4abc      	ldr	r2, [pc, #752]	@ (8003044 <PCD_EP_ISR_Handler+0x6d4>)
 8002d54:	4694      	mov	ip, r2
 8002d56:	4463      	add	r3, ip
 8002d58:	881a      	ldrh	r2, [r3, #0]
 8002d5a:	2450      	movs	r4, #80	@ 0x50
 8002d5c:	193b      	adds	r3, r7, r4
 8002d5e:	0592      	lsls	r2, r2, #22
 8002d60:	0d92      	lsrs	r2, r2, #22
 8002d62:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d100      	bne.n	8002d6e <PCD_EP_ISR_Handler+0x3fe>
 8002d6c:	e08d      	b.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6818      	ldr	r0, [r3, #0]
 8002d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d74:	6959      	ldr	r1, [r3, #20]
 8002d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d78:	88da      	ldrh	r2, [r3, #6]
 8002d7a:	193b      	adds	r3, r7, r4
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	f005 f8a5 	bl	8007ecc <USB_ReadPMA>
 8002d82:	e082      	b.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002d84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d86:	78db      	ldrb	r3, [r3, #3]
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d10c      	bne.n	8002da6 <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002d8c:	2350      	movs	r3, #80	@ 0x50
 8002d8e:	18fc      	adds	r4, r7, r3
 8002d90:	234c      	movs	r3, #76	@ 0x4c
 8002d92:	18fb      	adds	r3, r7, r3
 8002d94:	881a      	ldrh	r2, [r3, #0]
 8002d96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f9ec 	bl	8003178 <HAL_PCD_EP_DB_Receive>
 8002da0:	0003      	movs	r3, r0
 8002da2:	8023      	strh	r3, [r4, #0]
 8002da4:	e071      	b.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	001a      	movs	r2, r3
 8002dac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	18d3      	adds	r3, r2, r3
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	2052      	movs	r0, #82	@ 0x52
 8002dba:	183b      	adds	r3, r7, r0
 8002dbc:	49a2      	ldr	r1, [pc, #648]	@ (8003048 <PCD_EP_ISR_Handler+0x6d8>)
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	801a      	strh	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	001a      	movs	r2, r3
 8002dc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	18d3      	adds	r3, r2, r3
 8002dd0:	183a      	adds	r2, r7, r0
 8002dd2:	8812      	ldrh	r2, [r2, #0]
 8002dd4:	499d      	ldr	r1, [pc, #628]	@ (800304c <PCD_EP_ISR_Handler+0x6dc>)
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	b292      	uxth	r2, r2
 8002dda:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	001a      	movs	r2, r3
 8002de2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	18d3      	adds	r3, r2, r3
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	001a      	movs	r2, r3
 8002df0:	2380      	movs	r3, #128	@ 0x80
 8002df2:	01db      	lsls	r3, r3, #7
 8002df4:	4013      	ands	r3, r2
 8002df6:	d024      	beq.n	8002e42 <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2250      	movs	r2, #80	@ 0x50
 8002dfe:	5a9b      	ldrh	r3, [r3, r2]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	001a      	movs	r2, r3
 8002e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	18d2      	adds	r2, r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	18d3      	adds	r3, r2, r3
 8002e12:	4a8f      	ldr	r2, [pc, #572]	@ (8003050 <PCD_EP_ISR_Handler+0x6e0>)
 8002e14:	4694      	mov	ip, r2
 8002e16:	4463      	add	r3, ip
 8002e18:	881a      	ldrh	r2, [r3, #0]
 8002e1a:	2450      	movs	r4, #80	@ 0x50
 8002e1c:	193b      	adds	r3, r7, r4
 8002e1e:	0592      	lsls	r2, r2, #22
 8002e20:	0d92      	lsrs	r2, r2, #22
 8002e22:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8002e24:	193b      	adds	r3, r7, r4
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d02e      	beq.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e32:	6959      	ldr	r1, [r3, #20]
 8002e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e36:	891a      	ldrh	r2, [r3, #8]
 8002e38:	193b      	adds	r3, r7, r4
 8002e3a:	881b      	ldrh	r3, [r3, #0]
 8002e3c:	f005 f846 	bl	8007ecc <USB_ReadPMA>
 8002e40:	e023      	b.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2250      	movs	r2, #80	@ 0x50
 8002e48:	5a9b      	ldrh	r3, [r3, r2]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	001a      	movs	r2, r3
 8002e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	18d2      	adds	r2, r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	18d3      	adds	r3, r2, r3
 8002e5c:	4a79      	ldr	r2, [pc, #484]	@ (8003044 <PCD_EP_ISR_Handler+0x6d4>)
 8002e5e:	4694      	mov	ip, r2
 8002e60:	4463      	add	r3, ip
 8002e62:	881a      	ldrh	r2, [r3, #0]
 8002e64:	2450      	movs	r4, #80	@ 0x50
 8002e66:	193b      	adds	r3, r7, r4
 8002e68:	0592      	lsls	r2, r2, #22
 8002e6a:	0d92      	lsrs	r2, r2, #22
 8002e6c:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8002e6e:	193b      	adds	r3, r7, r4
 8002e70:	881b      	ldrh	r3, [r3, #0]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d009      	beq.n	8002e8a <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e7c:	6959      	ldr	r1, [r3, #20]
 8002e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e80:	895a      	ldrh	r2, [r3, #10]
 8002e82:	193b      	adds	r3, r7, r4
 8002e84:	881b      	ldrh	r3, [r3, #0]
 8002e86:	f005 f821 	bl	8007ecc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e8c:	69da      	ldr	r2, [r3, #28]
 8002e8e:	2150      	movs	r1, #80	@ 0x50
 8002e90:	187b      	adds	r3, r7, r1
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	18d2      	adds	r2, r2, r3
 8002e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e98:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e9c:	695a      	ldr	r2, [r3, #20]
 8002e9e:	187b      	adds	r3, r7, r1
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	18d2      	adds	r2, r2, r3
 8002ea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ea6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002ea8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <PCD_EP_ISR_Handler+0x54c>
 8002eb0:	187b      	adds	r3, r7, r1
 8002eb2:	881a      	ldrh	r2, [r3, #0]
 8002eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb6:	691b      	ldr	r3, [r3, #16]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d207      	bcs.n	8002ecc <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ebe:	781a      	ldrb	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	0011      	movs	r1, r2
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f006 fe50 	bl	8009b6a <HAL_PCD_DataOutStageCallback>
 8002eca:	e006      	b.n	8002eda <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002ed2:	0011      	movs	r1, r2
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f003 fd45 	bl	8006964 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002eda:	244c      	movs	r4, #76	@ 0x4c
 8002edc:	193b      	adds	r3, r7, r4
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	2280      	movs	r2, #128	@ 0x80
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d100      	bne.n	8002ee8 <PCD_EP_ISR_Handler+0x578>
 8002ee6:	e133      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8002ee8:	204f      	movs	r0, #79	@ 0x4f
 8002eea:	183b      	adds	r3, r7, r0
 8002eec:	781a      	ldrb	r2, [r3, #0]
 8002eee:	0013      	movs	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	189b      	adds	r3, r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	3310      	adds	r3, #16
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	18d3      	adds	r3, r2, r3
 8002efc:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	001a      	movs	r2, r3
 8002f04:	183b      	adds	r3, r7, r0
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	18d3      	adds	r3, r2, r3
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	2542      	movs	r5, #66	@ 0x42
 8002f12:	197b      	adds	r3, r7, r5
 8002f14:	494f      	ldr	r1, [pc, #316]	@ (8003054 <PCD_EP_ISR_Handler+0x6e4>)
 8002f16:	400a      	ands	r2, r1
 8002f18:	801a      	strh	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	001a      	movs	r2, r3
 8002f20:	183b      	adds	r3, r7, r0
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	18d3      	adds	r3, r2, r3
 8002f28:	197a      	adds	r2, r7, r5
 8002f2a:	8812      	ldrh	r2, [r2, #0]
 8002f2c:	494a      	ldr	r1, [pc, #296]	@ (8003058 <PCD_EP_ISR_Handler+0x6e8>)
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	b292      	uxth	r2, r2
 8002f32:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f36:	78db      	ldrb	r3, [r3, #3]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d000      	beq.n	8002f3e <PCD_EP_ISR_Handler+0x5ce>
 8002f3c:	e0af      	b.n	800309e <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8002f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f40:	2200      	movs	r2, #0
 8002f42:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002f44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f46:	7b1b      	ldrb	r3, [r3, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d100      	bne.n	8002f4e <PCD_EP_ISR_Handler+0x5de>
 8002f4c:	e09f      	b.n	800308e <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f4e:	193b      	adds	r3, r7, r4
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	2240      	movs	r2, #64	@ 0x40
 8002f54:	4013      	ands	r3, r2
 8002f56:	d046      	beq.n	8002fe6 <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f5a:	785b      	ldrb	r3, [r3, #1]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d125      	bne.n	8002fac <PCD_EP_ISR_Handler+0x63c>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2250      	movs	r2, #80	@ 0x50
 8002f6c:	5a9b      	ldrh	r3, [r3, r2]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	001a      	movs	r2, r3
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	189b      	adds	r3, r3, r2
 8002f76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	00da      	lsls	r2, r3, #3
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f80:	18d3      	adds	r3, r2, r3
 8002f82:	4a33      	ldr	r2, [pc, #204]	@ (8003050 <PCD_EP_ISR_Handler+0x6e0>)
 8002f84:	4694      	mov	ip, r2
 8002f86:	4463      	add	r3, ip
 8002f88:	623b      	str	r3, [r7, #32]
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	059b      	lsls	r3, r3, #22
 8002f92:	0d9b      	lsrs	r3, r3, #22
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	6a3b      	ldr	r3, [r7, #32]
 8002f98:	801a      	strh	r2, [r3, #0]
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
 8002f9c:	881b      	ldrh	r3, [r3, #0]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8003058 <PCD_EP_ISR_Handler+0x6e8>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	6a3b      	ldr	r3, [r7, #32]
 8002fa8:	801a      	strh	r2, [r3, #0]
 8002faa:	e070      	b.n	800308e <PCD_EP_ISR_Handler+0x71e>
 8002fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fae:	785b      	ldrb	r3, [r3, #1]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d16c      	bne.n	800308e <PCD_EP_ISR_Handler+0x71e>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2250      	movs	r2, #80	@ 0x50
 8002fc0:	5a9b      	ldrh	r3, [r3, r2]
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	001a      	movs	r2, r3
 8002fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc8:	189b      	adds	r3, r3, r2
 8002fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	00da      	lsls	r2, r3, #3
 8002fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fd4:	18d3      	adds	r3, r2, r3
 8002fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003050 <PCD_EP_ISR_Handler+0x6e0>)
 8002fd8:	4694      	mov	ip, r2
 8002fda:	4463      	add	r3, ip
 8002fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	801a      	strh	r2, [r3, #0]
 8002fe4:	e053      	b.n	800308e <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fee:	785b      	ldrb	r3, [r3, #1]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d133      	bne.n	800305c <PCD_EP_ISR_Handler+0x6ec>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2250      	movs	r2, #80	@ 0x50
 8003000:	5a9b      	ldrh	r3, [r3, r2]
 8003002:	b29b      	uxth	r3, r3
 8003004:	001a      	movs	r2, r3
 8003006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003008:	189b      	adds	r3, r3, r2
 800300a:	637b      	str	r3, [r7, #52]	@ 0x34
 800300c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	00da      	lsls	r2, r3, #3
 8003012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003014:	18d3      	adds	r3, r2, r3
 8003016:	4a0b      	ldr	r2, [pc, #44]	@ (8003044 <PCD_EP_ISR_Handler+0x6d4>)
 8003018:	4694      	mov	ip, r2
 800301a:	4463      	add	r3, ip
 800301c:	633b      	str	r3, [r7, #48]	@ 0x30
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	881b      	ldrh	r3, [r3, #0]
 8003022:	b29b      	uxth	r3, r3
 8003024:	059b      	lsls	r3, r3, #22
 8003026:	0d9b      	lsrs	r3, r3, #22
 8003028:	b29a      	uxth	r2, r3
 800302a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800302c:	801a      	strh	r2, [r3, #0]
 800302e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	b29b      	uxth	r3, r3
 8003034:	4a08      	ldr	r2, [pc, #32]	@ (8003058 <PCD_EP_ISR_Handler+0x6e8>)
 8003036:	4313      	orrs	r3, r2
 8003038:	b29a      	uxth	r2, r3
 800303a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800303c:	801a      	strh	r2, [r3, #0]
 800303e:	e026      	b.n	800308e <PCD_EP_ISR_Handler+0x71e>
 8003040:	00000f8f 	.word	0x00000f8f
 8003044:	00000406 	.word	0x00000406
 8003048:	ffff8f8f 	.word	0xffff8f8f
 800304c:	ffff80c0 	.word	0xffff80c0
 8003050:	00000402 	.word	0x00000402
 8003054:	ffff8f0f 	.word	0xffff8f0f
 8003058:	ffff8000 	.word	0xffff8000
 800305c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800305e:	785b      	ldrb	r3, [r3, #1]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d114      	bne.n	800308e <PCD_EP_ISR_Handler+0x71e>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2250      	movs	r2, #80	@ 0x50
 800306a:	5a9b      	ldrh	r3, [r3, r2]
 800306c:	b29b      	uxth	r3, r3
 800306e:	001a      	movs	r2, r3
 8003070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003072:	189b      	adds	r3, r3, r2
 8003074:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	00da      	lsls	r2, r3, #3
 800307c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800307e:	18d3      	adds	r3, r2, r3
 8003080:	4a3b      	ldr	r2, [pc, #236]	@ (8003170 <PCD_EP_ISR_Handler+0x800>)
 8003082:	4694      	mov	ip, r2
 8003084:	4463      	add	r3, ip
 8003086:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800308a:	2200      	movs	r2, #0
 800308c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800308e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003090:	781a      	ldrb	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	0011      	movs	r1, r2
 8003096:	0018      	movs	r0, r3
 8003098:	f006 fd88 	bl	8009bac <HAL_PCD_DataInStageCallback>
 800309c:	e058      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800309e:	234c      	movs	r3, #76	@ 0x4c
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	881a      	ldrh	r2, [r3, #0]
 80030a4:	2380      	movs	r3, #128	@ 0x80
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4013      	ands	r3, r2
 80030aa:	d149      	bne.n	8003140 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2250      	movs	r2, #80	@ 0x50
 80030b2:	5a9b      	ldrh	r3, [r3, r2]
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	001a      	movs	r2, r3
 80030b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	18d2      	adds	r2, r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	18d3      	adds	r3, r2, r3
 80030c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003174 <PCD_EP_ISR_Handler+0x804>)
 80030c8:	4694      	mov	ip, r2
 80030ca:	4463      	add	r3, ip
 80030cc:	881a      	ldrh	r2, [r3, #0]
 80030ce:	2140      	movs	r1, #64	@ 0x40
 80030d0:	187b      	adds	r3, r7, r1
 80030d2:	0592      	lsls	r2, r2, #22
 80030d4:	0d92      	lsrs	r2, r2, #22
 80030d6:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 80030d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030da:	699a      	ldr	r2, [r3, #24]
 80030dc:	187b      	adds	r3, r7, r1
 80030de:	881b      	ldrh	r3, [r3, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d907      	bls.n	80030f4 <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 80030e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e6:	699a      	ldr	r2, [r3, #24]
 80030e8:	187b      	adds	r3, r7, r1
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	1ad2      	subs	r2, r2, r3
 80030ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f0:	619a      	str	r2, [r3, #24]
 80030f2:	e002      	b.n	80030fa <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 80030f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f6:	2200      	movs	r2, #0
 80030f8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80030fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d107      	bne.n	8003112 <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003104:	781a      	ldrb	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	0011      	movs	r1, r2
 800310a:	0018      	movs	r0, r3
 800310c:	f006 fd4e 	bl	8009bac <HAL_PCD_DataInStageCallback>
 8003110:	e01e      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003112:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003114:	695a      	ldr	r2, [r3, #20]
 8003116:	2140      	movs	r1, #64	@ 0x40
 8003118:	187b      	adds	r3, r7, r1
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	18d2      	adds	r2, r2, r3
 800311e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003120:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003124:	69da      	ldr	r2, [r3, #28]
 8003126:	187b      	adds	r3, r7, r1
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	18d2      	adds	r2, r2, r3
 800312c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800312e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003136:	0011      	movs	r1, r2
 8003138:	0018      	movs	r0, r3
 800313a:	f003 fc13 	bl	8006964 <USB_EPStartXfer>
 800313e:	e007      	b.n	8003150 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003140:	234c      	movs	r3, #76	@ 0x4c
 8003142:	18fb      	adds	r3, r7, r3
 8003144:	881a      	ldrh	r2, [r3, #0]
 8003146:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	0018      	movs	r0, r3
 800314c:	f000 f930 	bl	80033b0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2244      	movs	r2, #68	@ 0x44
 8003156:	5a9b      	ldrh	r3, [r3, r2]
 8003158:	b29b      	uxth	r3, r3
 800315a:	b21b      	sxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	da01      	bge.n	8003164 <PCD_EP_ISR_Handler+0x7f4>
 8003160:	f7ff fc0c 	bl	800297c <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	0018      	movs	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	b016      	add	sp, #88	@ 0x58
 800316c:	bdb0      	pop	{r4, r5, r7, pc}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	00000406 	.word	0x00000406
 8003174:	00000402 	.word	0x00000402

08003178 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003178:	b590      	push	{r4, r7, lr}
 800317a:	b089      	sub	sp, #36	@ 0x24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	1dbb      	adds	r3, r7, #6
 8003184:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003186:	1dbb      	adds	r3, r7, #6
 8003188:	881a      	ldrh	r2, [r3, #0]
 800318a:	2380      	movs	r3, #128	@ 0x80
 800318c:	01db      	lsls	r3, r3, #7
 800318e:	4013      	ands	r3, r2
 8003190:	d100      	bne.n	8003194 <HAL_PCD_EP_DB_Receive+0x1c>
 8003192:	e07d      	b.n	8003290 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2250      	movs	r2, #80	@ 0x50
 800319a:	5a9b      	ldrh	r3, [r3, r2]
 800319c:	b29b      	uxth	r3, r3
 800319e:	001a      	movs	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	18d2      	adds	r2, r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	18d3      	adds	r3, r2, r3
 80031ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003398 <HAL_PCD_EP_DB_Receive+0x220>)
 80031b0:	4694      	mov	ip, r2
 80031b2:	4463      	add	r3, ip
 80031b4:	881a      	ldrh	r2, [r3, #0]
 80031b6:	211a      	movs	r1, #26
 80031b8:	187b      	adds	r3, r7, r1
 80031ba:	0592      	lsls	r2, r2, #22
 80031bc:	0d92      	lsrs	r2, r2, #22
 80031be:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	699a      	ldr	r2, [r3, #24]
 80031c4:	187b      	adds	r3, r7, r1
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d307      	bcc.n	80031dc <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	187b      	adds	r3, r7, r1
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	1ad2      	subs	r2, r2, r3
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	619a      	str	r2, [r3, #24]
 80031da:	e002      	b.n	80031e2 <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2200      	movs	r2, #0
 80031e0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d121      	bne.n	800322e <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	001a      	movs	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	18d3      	adds	r3, r2, r3
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	2018      	movs	r0, #24
 80031fe:	183b      	adds	r3, r7, r0
 8003200:	4966      	ldr	r1, [pc, #408]	@ (800339c <HAL_PCD_EP_DB_Receive+0x224>)
 8003202:	400a      	ands	r2, r1
 8003204:	801a      	strh	r2, [r3, #0]
 8003206:	183b      	adds	r3, r7, r0
 8003208:	183a      	adds	r2, r7, r0
 800320a:	8812      	ldrh	r2, [r2, #0]
 800320c:	2180      	movs	r1, #128	@ 0x80
 800320e:	0189      	lsls	r1, r1, #6
 8003210:	404a      	eors	r2, r1
 8003212:	801a      	strh	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	001a      	movs	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	18d3      	adds	r3, r2, r3
 8003222:	183a      	adds	r2, r7, r0
 8003224:	8812      	ldrh	r2, [r2, #0]
 8003226:	495e      	ldr	r1, [pc, #376]	@ (80033a0 <HAL_PCD_EP_DB_Receive+0x228>)
 8003228:	430a      	orrs	r2, r1
 800322a:	b292      	uxth	r2, r2
 800322c:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800322e:	1dbb      	adds	r3, r7, #6
 8003230:	881b      	ldrh	r3, [r3, #0]
 8003232:	2240      	movs	r2, #64	@ 0x40
 8003234:	4013      	ands	r3, r2
 8003236:	d01a      	beq.n	800326e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	001a      	movs	r2, r3
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	18d3      	adds	r3, r2, r3
 8003246:	881b      	ldrh	r3, [r3, #0]
 8003248:	b29a      	uxth	r2, r3
 800324a:	2016      	movs	r0, #22
 800324c:	183b      	adds	r3, r7, r0
 800324e:	4955      	ldr	r1, [pc, #340]	@ (80033a4 <HAL_PCD_EP_DB_Receive+0x22c>)
 8003250:	400a      	ands	r2, r1
 8003252:	801a      	strh	r2, [r3, #0]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	001a      	movs	r2, r3
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	18d3      	adds	r3, r2, r3
 8003262:	183a      	adds	r2, r7, r0
 8003264:	8812      	ldrh	r2, [r2, #0]
 8003266:	4950      	ldr	r1, [pc, #320]	@ (80033a8 <HAL_PCD_EP_DB_Receive+0x230>)
 8003268:	430a      	orrs	r2, r1
 800326a:	b292      	uxth	r2, r2
 800326c:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800326e:	241a      	movs	r4, #26
 8003270:	193b      	adds	r3, r7, r4
 8003272:	881b      	ldrh	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d100      	bne.n	800327a <HAL_PCD_EP_DB_Receive+0x102>
 8003278:	e086      	b.n	8003388 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6818      	ldr	r0, [r3, #0]
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	6959      	ldr	r1, [r3, #20]
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	891a      	ldrh	r2, [r3, #8]
 8003286:	193b      	adds	r3, r7, r4
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	f004 fe1f 	bl	8007ecc <USB_ReadPMA>
 800328e:	e07b      	b.n	8003388 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2250      	movs	r2, #80	@ 0x50
 8003296:	5a9b      	ldrh	r3, [r3, r2]
 8003298:	b29b      	uxth	r3, r3
 800329a:	001a      	movs	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	18d2      	adds	r2, r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	18d3      	adds	r3, r2, r3
 80032aa:	4a40      	ldr	r2, [pc, #256]	@ (80033ac <HAL_PCD_EP_DB_Receive+0x234>)
 80032ac:	4694      	mov	ip, r2
 80032ae:	4463      	add	r3, ip
 80032b0:	881a      	ldrh	r2, [r3, #0]
 80032b2:	211a      	movs	r1, #26
 80032b4:	187b      	adds	r3, r7, r1
 80032b6:	0592      	lsls	r2, r2, #22
 80032b8:	0d92      	lsrs	r2, r2, #22
 80032ba:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	699a      	ldr	r2, [r3, #24]
 80032c0:	187b      	adds	r3, r7, r1
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d307      	bcc.n	80032d8 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	699a      	ldr	r2, [r3, #24]
 80032cc:	187b      	adds	r3, r7, r1
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	1ad2      	subs	r2, r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	619a      	str	r2, [r3, #24]
 80032d6:	e002      	b.n	80032de <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2200      	movs	r2, #0
 80032dc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d121      	bne.n	800332a <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	001a      	movs	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	18d3      	adds	r3, r2, r3
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	201e      	movs	r0, #30
 80032fa:	183b      	adds	r3, r7, r0
 80032fc:	4927      	ldr	r1, [pc, #156]	@ (800339c <HAL_PCD_EP_DB_Receive+0x224>)
 80032fe:	400a      	ands	r2, r1
 8003300:	801a      	strh	r2, [r3, #0]
 8003302:	183b      	adds	r3, r7, r0
 8003304:	183a      	adds	r2, r7, r0
 8003306:	8812      	ldrh	r2, [r2, #0]
 8003308:	2180      	movs	r1, #128	@ 0x80
 800330a:	0189      	lsls	r1, r1, #6
 800330c:	404a      	eors	r2, r1
 800330e:	801a      	strh	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	001a      	movs	r2, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	18d3      	adds	r3, r2, r3
 800331e:	183a      	adds	r2, r7, r0
 8003320:	8812      	ldrh	r2, [r2, #0]
 8003322:	491f      	ldr	r1, [pc, #124]	@ (80033a0 <HAL_PCD_EP_DB_Receive+0x228>)
 8003324:	430a      	orrs	r2, r1
 8003326:	b292      	uxth	r2, r2
 8003328:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800332a:	1dbb      	adds	r3, r7, #6
 800332c:	881b      	ldrh	r3, [r3, #0]
 800332e:	2240      	movs	r2, #64	@ 0x40
 8003330:	4013      	ands	r3, r2
 8003332:	d11a      	bne.n	800336a <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	001a      	movs	r2, r3
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	18d3      	adds	r3, r2, r3
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	b29a      	uxth	r2, r3
 8003346:	201c      	movs	r0, #28
 8003348:	183b      	adds	r3, r7, r0
 800334a:	4916      	ldr	r1, [pc, #88]	@ (80033a4 <HAL_PCD_EP_DB_Receive+0x22c>)
 800334c:	400a      	ands	r2, r1
 800334e:	801a      	strh	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	001a      	movs	r2, r3
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	18d3      	adds	r3, r2, r3
 800335e:	183a      	adds	r2, r7, r0
 8003360:	8812      	ldrh	r2, [r2, #0]
 8003362:	4911      	ldr	r1, [pc, #68]	@ (80033a8 <HAL_PCD_EP_DB_Receive+0x230>)
 8003364:	430a      	orrs	r2, r1
 8003366:	b292      	uxth	r2, r2
 8003368:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800336a:	241a      	movs	r4, #26
 800336c:	193b      	adds	r3, r7, r4
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d009      	beq.n	8003388 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	6959      	ldr	r1, [r3, #20]
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	895a      	ldrh	r2, [r3, #10]
 8003380:	193b      	adds	r3, r7, r4
 8003382:	881b      	ldrh	r3, [r3, #0]
 8003384:	f004 fda2 	bl	8007ecc <USB_ReadPMA>
    }
  }

  return count;
 8003388:	231a      	movs	r3, #26
 800338a:	18fb      	adds	r3, r7, r3
 800338c:	881b      	ldrh	r3, [r3, #0]
}
 800338e:	0018      	movs	r0, r3
 8003390:	46bd      	mov	sp, r7
 8003392:	b009      	add	sp, #36	@ 0x24
 8003394:	bd90      	pop	{r4, r7, pc}
 8003396:	46c0      	nop			@ (mov r8, r8)
 8003398:	00000402 	.word	0x00000402
 800339c:	ffffbf8f 	.word	0xffffbf8f
 80033a0:	ffff8080 	.word	0xffff8080
 80033a4:	ffff8f8f 	.word	0xffff8f8f
 80033a8:	ffff80c0 	.word	0xffff80c0
 80033ac:	00000406 	.word	0x00000406

080033b0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b0a4      	sub	sp, #144	@ 0x90
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	1dbb      	adds	r3, r7, #6
 80033bc:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80033be:	1dbb      	adds	r3, r7, #6
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	2240      	movs	r2, #64	@ 0x40
 80033c4:	4013      	ands	r3, r2
 80033c6:	d100      	bne.n	80033ca <HAL_PCD_EP_DB_Transmit+0x1a>
 80033c8:	e1e4      	b.n	8003794 <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2250      	movs	r2, #80	@ 0x50
 80033d0:	5a9b      	ldrh	r3, [r3, r2]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	001a      	movs	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	00db      	lsls	r3, r3, #3
 80033dc:	18d2      	adds	r2, r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	18d3      	adds	r3, r2, r3
 80033e4:	4ad0      	ldr	r2, [pc, #832]	@ (8003728 <HAL_PCD_EP_DB_Transmit+0x378>)
 80033e6:	4694      	mov	ip, r2
 80033e8:	4463      	add	r3, ip
 80033ea:	881a      	ldrh	r2, [r3, #0]
 80033ec:	2188      	movs	r1, #136	@ 0x88
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	0592      	lsls	r2, r2, #22
 80033f2:	0d92      	lsrs	r2, r2, #22
 80033f4:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	699a      	ldr	r2, [r3, #24]
 80033fa:	187b      	adds	r3, r7, r1
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d907      	bls.n	8003412 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	187b      	adds	r3, r7, r1
 8003408:	881b      	ldrh	r3, [r3, #0]
 800340a:	1ad2      	subs	r2, r2, r3
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	619a      	str	r2, [r3, #24]
 8003410:	e002      	b.n	8003418 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	2200      	movs	r2, #0
 8003416:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d000      	beq.n	8003422 <HAL_PCD_EP_DB_Transmit+0x72>
 8003420:	e0b5      	b.n	800358e <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	785b      	ldrb	r3, [r3, #1]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d125      	bne.n	8003476 <HAL_PCD_EP_DB_Transmit+0xc6>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2250      	movs	r2, #80	@ 0x50
 8003436:	5a9b      	ldrh	r3, [r3, r2]
 8003438:	b29b      	uxth	r3, r3
 800343a:	001a      	movs	r2, r3
 800343c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343e:	189b      	adds	r3, r3, r2
 8003440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	00da      	lsls	r2, r3, #3
 8003448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800344a:	18d3      	adds	r3, r2, r3
 800344c:	4ab6      	ldr	r2, [pc, #728]	@ (8003728 <HAL_PCD_EP_DB_Transmit+0x378>)
 800344e:	4694      	mov	ip, r2
 8003450:	4463      	add	r3, ip
 8003452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	b29b      	uxth	r3, r3
 800345a:	059b      	lsls	r3, r3, #22
 800345c:	0d9b      	lsrs	r3, r3, #22
 800345e:	b29a      	uxth	r2, r3
 8003460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003462:	801a      	strh	r2, [r3, #0]
 8003464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	b29b      	uxth	r3, r3
 800346a:	4ab0      	ldr	r2, [pc, #704]	@ (800372c <HAL_PCD_EP_DB_Transmit+0x37c>)
 800346c:	4313      	orrs	r3, r2
 800346e:	b29a      	uxth	r2, r3
 8003470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003472:	801a      	strh	r2, [r3, #0]
 8003474:	e01b      	b.n	80034ae <HAL_PCD_EP_DB_Transmit+0xfe>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	785b      	ldrb	r3, [r3, #1]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d117      	bne.n	80034ae <HAL_PCD_EP_DB_Transmit+0xfe>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	637b      	str	r3, [r7, #52]	@ 0x34
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2250      	movs	r2, #80	@ 0x50
 800348a:	5a9b      	ldrh	r3, [r3, r2]
 800348c:	b29b      	uxth	r3, r3
 800348e:	001a      	movs	r2, r3
 8003490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003492:	189b      	adds	r3, r3, r2
 8003494:	637b      	str	r3, [r7, #52]	@ 0x34
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	00da      	lsls	r2, r3, #3
 800349c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800349e:	18d3      	adds	r3, r2, r3
 80034a0:	4aa1      	ldr	r2, [pc, #644]	@ (8003728 <HAL_PCD_EP_DB_Transmit+0x378>)
 80034a2:	4694      	mov	ip, r2
 80034a4:	4463      	add	r3, ip
 80034a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80034a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034aa:	2200      	movs	r2, #0
 80034ac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	785b      	ldrb	r3, [r3, #1]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d125      	bne.n	8003508 <HAL_PCD_EP_DB_Transmit+0x158>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	61fb      	str	r3, [r7, #28]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2250      	movs	r2, #80	@ 0x50
 80034c8:	5a9b      	ldrh	r3, [r3, r2]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	001a      	movs	r2, r3
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	189b      	adds	r3, r3, r2
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	00da      	lsls	r2, r3, #3
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	18d3      	adds	r3, r2, r3
 80034de:	4a94      	ldr	r2, [pc, #592]	@ (8003730 <HAL_PCD_EP_DB_Transmit+0x380>)
 80034e0:	4694      	mov	ip, r2
 80034e2:	4463      	add	r3, ip
 80034e4:	61bb      	str	r3, [r7, #24]
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	059b      	lsls	r3, r3, #22
 80034ee:	0d9b      	lsrs	r3, r3, #22
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	801a      	strh	r2, [r3, #0]
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	4a8b      	ldr	r2, [pc, #556]	@ (800372c <HAL_PCD_EP_DB_Transmit+0x37c>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	b29a      	uxth	r2, r3
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	801a      	strh	r2, [r3, #0]
 8003506:	e018      	b.n	800353a <HAL_PCD_EP_DB_Transmit+0x18a>
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	785b      	ldrb	r3, [r3, #1]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d114      	bne.n	800353a <HAL_PCD_EP_DB_Transmit+0x18a>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2250      	movs	r2, #80	@ 0x50
 8003516:	5a9b      	ldrh	r3, [r3, r2]
 8003518:	b29b      	uxth	r3, r3
 800351a:	001a      	movs	r2, r3
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	189b      	adds	r3, r3, r2
 8003520:	627b      	str	r3, [r7, #36]	@ 0x24
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	00da      	lsls	r2, r3, #3
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	18d3      	adds	r3, r2, r3
 800352c:	4a80      	ldr	r2, [pc, #512]	@ (8003730 <HAL_PCD_EP_DB_Transmit+0x380>)
 800352e:	4694      	mov	ip, r2
 8003530:	4463      	add	r3, ip
 8003532:	623b      	str	r3, [r7, #32]
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	2200      	movs	r2, #0
 8003538:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	781a      	ldrb	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	0011      	movs	r1, r2
 8003542:	0018      	movs	r0, r3
 8003544:	f006 fb32 	bl	8009bac <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003548:	1dbb      	adds	r3, r7, #6
 800354a:	881a      	ldrh	r2, [r3, #0]
 800354c:	2380      	movs	r3, #128	@ 0x80
 800354e:	01db      	lsls	r3, r3, #7
 8003550:	4013      	ands	r3, r2
 8003552:	d100      	bne.n	8003556 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8003554:	e308      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	001a      	movs	r2, r3
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	18d3      	adds	r3, r2, r3
 8003564:	881b      	ldrh	r3, [r3, #0]
 8003566:	b29a      	uxth	r2, r3
 8003568:	2016      	movs	r0, #22
 800356a:	183b      	adds	r3, r7, r0
 800356c:	4971      	ldr	r1, [pc, #452]	@ (8003734 <HAL_PCD_EP_DB_Transmit+0x384>)
 800356e:	400a      	ands	r2, r1
 8003570:	801a      	strh	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	001a      	movs	r2, r3
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	18d3      	adds	r3, r2, r3
 8003580:	183a      	adds	r2, r7, r0
 8003582:	8812      	ldrh	r2, [r2, #0]
 8003584:	496c      	ldr	r1, [pc, #432]	@ (8003738 <HAL_PCD_EP_DB_Transmit+0x388>)
 8003586:	430a      	orrs	r2, r1
 8003588:	b292      	uxth	r2, r2
 800358a:	801a      	strh	r2, [r3, #0]
 800358c:	e2ec      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800358e:	1dbb      	adds	r3, r7, #6
 8003590:	881a      	ldrh	r2, [r3, #0]
 8003592:	2380      	movs	r3, #128	@ 0x80
 8003594:	01db      	lsls	r3, r3, #7
 8003596:	4013      	ands	r3, r2
 8003598:	d01a      	beq.n	80035d0 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	001a      	movs	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	18d3      	adds	r3, r2, r3
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	208a      	movs	r0, #138	@ 0x8a
 80035ae:	183b      	adds	r3, r7, r0
 80035b0:	4960      	ldr	r1, [pc, #384]	@ (8003734 <HAL_PCD_EP_DB_Transmit+0x384>)
 80035b2:	400a      	ands	r2, r1
 80035b4:	801a      	strh	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	001a      	movs	r2, r3
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	18d3      	adds	r3, r2, r3
 80035c4:	183a      	adds	r2, r7, r0
 80035c6:	8812      	ldrh	r2, [r2, #0]
 80035c8:	495b      	ldr	r1, [pc, #364]	@ (8003738 <HAL_PCD_EP_DB_Transmit+0x388>)
 80035ca:	430a      	orrs	r2, r1
 80035cc:	b292      	uxth	r2, r2
 80035ce:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2224      	movs	r2, #36	@ 0x24
 80035d4:	5c9b      	ldrb	r3, [r3, r2]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d000      	beq.n	80035dc <HAL_PCD_EP_DB_Transmit+0x22c>
 80035da:	e2c5      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	2188      	movs	r1, #136	@ 0x88
 80035e2:	187b      	adds	r3, r7, r1
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	18d2      	adds	r2, r2, r3
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	69da      	ldr	r2, [r3, #28]
 80035f0:	187b      	adds	r3, r7, r1
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	18d2      	adds	r2, r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	6a1a      	ldr	r2, [r3, #32]
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	429a      	cmp	r2, r3
 8003604:	d30c      	bcc.n	8003620 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	218c      	movs	r1, #140	@ 0x8c
 800360c:	187a      	adds	r2, r7, r1
 800360e:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	6a1a      	ldr	r2, [r3, #32]
 8003614:	187b      	adds	r3, r7, r1
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	1ad2      	subs	r2, r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	621a      	str	r2, [r3, #32]
 800361e:	e01a      	b.n	8003656 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10a      	bne.n	800363e <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8003628:	2388      	movs	r3, #136	@ 0x88
 800362a:	18fb      	adds	r3, r7, r3
 800362c:	881b      	ldrh	r3, [r3, #0]
 800362e:	228c      	movs	r2, #140	@ 0x8c
 8003630:	18ba      	adds	r2, r7, r2
 8003632:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2224      	movs	r2, #36	@ 0x24
 8003638:	2100      	movs	r1, #0
 800363a:	5499      	strb	r1, [r3, r2]
 800363c:	e00b      	b.n	8003656 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2224      	movs	r2, #36	@ 0x24
 8003642:	2100      	movs	r1, #0
 8003644:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	228c      	movs	r2, #140	@ 0x8c
 800364c:	18ba      	adds	r2, r7, r2
 800364e:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2200      	movs	r2, #0
 8003654:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	785b      	ldrb	r3, [r3, #1]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d000      	beq.n	8003660 <HAL_PCD_EP_DB_Transmit+0x2b0>
 800365e:	e06d      	b.n	800373c <HAL_PCD_EP_DB_Transmit+0x38c>
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2250      	movs	r2, #80	@ 0x50
 800366c:	5a9b      	ldrh	r3, [r3, r2]
 800366e:	b29b      	uxth	r3, r3
 8003670:	001a      	movs	r2, r3
 8003672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003674:	189b      	adds	r3, r3, r2
 8003676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	00da      	lsls	r2, r3, #3
 800367e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003680:	18d3      	adds	r3, r2, r3
 8003682:	4a29      	ldr	r2, [pc, #164]	@ (8003728 <HAL_PCD_EP_DB_Transmit+0x378>)
 8003684:	4694      	mov	ip, r2
 8003686:	4463      	add	r3, ip
 8003688:	63bb      	str	r3, [r7, #56]	@ 0x38
 800368a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	b29b      	uxth	r3, r3
 8003690:	059b      	lsls	r3, r3, #22
 8003692:	0d9b      	lsrs	r3, r3, #22
 8003694:	b29a      	uxth	r2, r3
 8003696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003698:	801a      	strh	r2, [r3, #0]
 800369a:	238c      	movs	r3, #140	@ 0x8c
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d108      	bne.n	80036b6 <HAL_PCD_EP_DB_Transmit+0x306>
 80036a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	4a20      	ldr	r2, [pc, #128]	@ (800372c <HAL_PCD_EP_DB_Transmit+0x37c>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036b2:	801a      	strh	r2, [r3, #0]
 80036b4:	e061      	b.n	800377a <HAL_PCD_EP_DB_Transmit+0x3ca>
 80036b6:	228c      	movs	r2, #140	@ 0x8c
 80036b8:	18bb      	adds	r3, r7, r2
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80036be:	d817      	bhi.n	80036f0 <HAL_PCD_EP_DB_Transmit+0x340>
 80036c0:	18bb      	adds	r3, r7, r2
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	085b      	lsrs	r3, r3, #1
 80036c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036c8:	18bb      	adds	r3, r7, r2
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2201      	movs	r2, #1
 80036ce:	4013      	ands	r3, r2
 80036d0:	d002      	beq.n	80036d8 <HAL_PCD_EP_DB_Transmit+0x328>
 80036d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036d4:	3301      	adds	r3, #1
 80036d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036da:	881b      	ldrh	r3, [r3, #0]
 80036dc:	b29a      	uxth	r2, r3
 80036de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	029b      	lsls	r3, r3, #10
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	4313      	orrs	r3, r2
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ec:	801a      	strh	r2, [r3, #0]
 80036ee:	e044      	b.n	800377a <HAL_PCD_EP_DB_Transmit+0x3ca>
 80036f0:	228c      	movs	r2, #140	@ 0x8c
 80036f2:	18bb      	adds	r3, r7, r2
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036fa:	18bb      	adds	r3, r7, r2
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	221f      	movs	r2, #31
 8003700:	4013      	ands	r3, r2
 8003702:	d102      	bne.n	800370a <HAL_PCD_EP_DB_Transmit+0x35a>
 8003704:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003706:	3b01      	subs	r3, #1
 8003708:	64bb      	str	r3, [r7, #72]	@ 0x48
 800370a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	b29a      	uxth	r2, r3
 8003710:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003712:	b29b      	uxth	r3, r3
 8003714:	029b      	lsls	r3, r3, #10
 8003716:	b29b      	uxth	r3, r3
 8003718:	4313      	orrs	r3, r2
 800371a:	b29b      	uxth	r3, r3
 800371c:	4a03      	ldr	r2, [pc, #12]	@ (800372c <HAL_PCD_EP_DB_Transmit+0x37c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	b29a      	uxth	r2, r3
 8003722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003724:	801a      	strh	r2, [r3, #0]
 8003726:	e028      	b.n	800377a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003728:	00000402 	.word	0x00000402
 800372c:	ffff8000 	.word	0xffff8000
 8003730:	00000406 	.word	0x00000406
 8003734:	ffff8f8f 	.word	0xffff8f8f
 8003738:	ffffc080 	.word	0xffffc080
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	785b      	ldrb	r3, [r3, #1]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d11a      	bne.n	800377a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	647b      	str	r3, [r7, #68]	@ 0x44
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2250      	movs	r2, #80	@ 0x50
 8003750:	5a9b      	ldrh	r3, [r3, r2]
 8003752:	b29b      	uxth	r3, r3
 8003754:	001a      	movs	r2, r3
 8003756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003758:	189b      	adds	r3, r3, r2
 800375a:	647b      	str	r3, [r7, #68]	@ 0x44
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	00da      	lsls	r2, r3, #3
 8003762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003764:	18d3      	adds	r3, r2, r3
 8003766:	4ad9      	ldr	r2, [pc, #868]	@ (8003acc <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003768:	4694      	mov	ip, r2
 800376a:	4463      	add	r3, ip
 800376c:	643b      	str	r3, [r7, #64]	@ 0x40
 800376e:	238c      	movs	r3, #140	@ 0x8c
 8003770:	18fb      	adds	r3, r7, r3
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	b29a      	uxth	r2, r3
 8003776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003778:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6818      	ldr	r0, [r3, #0]
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	6959      	ldr	r1, [r3, #20]
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	891a      	ldrh	r2, [r3, #8]
 8003786:	238c      	movs	r3, #140	@ 0x8c
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	b29b      	uxth	r3, r3
 800378e:	f004 fb53 	bl	8007e38 <USB_WritePMA>
 8003792:	e1e9      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2250      	movs	r2, #80	@ 0x50
 800379a:	5a9b      	ldrh	r3, [r3, r2]
 800379c:	b29b      	uxth	r3, r3
 800379e:	001a      	movs	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	18d2      	adds	r2, r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	18d3      	adds	r3, r2, r3
 80037ae:	4ac8      	ldr	r2, [pc, #800]	@ (8003ad0 <HAL_PCD_EP_DB_Transmit+0x720>)
 80037b0:	4694      	mov	ip, r2
 80037b2:	4463      	add	r3, ip
 80037b4:	881a      	ldrh	r2, [r3, #0]
 80037b6:	2188      	movs	r1, #136	@ 0x88
 80037b8:	187b      	adds	r3, r7, r1
 80037ba:	0592      	lsls	r2, r2, #22
 80037bc:	0d92      	lsrs	r2, r2, #22
 80037be:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	699a      	ldr	r2, [r3, #24]
 80037c4:	187b      	adds	r3, r7, r1
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d307      	bcc.n	80037dc <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	699a      	ldr	r2, [r3, #24]
 80037d0:	187b      	adds	r3, r7, r1
 80037d2:	881b      	ldrh	r3, [r3, #0]
 80037d4:	1ad2      	subs	r2, r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	619a      	str	r2, [r3, #24]
 80037da:	e002      	b.n	80037e2 <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2200      	movs	r2, #0
 80037e0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d000      	beq.n	80037ec <HAL_PCD_EP_DB_Transmit+0x43c>
 80037ea:	e0bb      	b.n	8003964 <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	785b      	ldrb	r3, [r3, #1]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d125      	bne.n	8003840 <HAL_PCD_EP_DB_Transmit+0x490>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2250      	movs	r2, #80	@ 0x50
 8003800:	5a9b      	ldrh	r3, [r3, r2]
 8003802:	b29b      	uxth	r3, r3
 8003804:	001a      	movs	r2, r3
 8003806:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003808:	189b      	adds	r3, r3, r2
 800380a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	00da      	lsls	r2, r3, #3
 8003812:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003814:	18d3      	adds	r3, r2, r3
 8003816:	4aad      	ldr	r2, [pc, #692]	@ (8003acc <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003818:	4694      	mov	ip, r2
 800381a:	4463      	add	r3, ip
 800381c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800381e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003820:	881b      	ldrh	r3, [r3, #0]
 8003822:	b29b      	uxth	r3, r3
 8003824:	059b      	lsls	r3, r3, #22
 8003826:	0d9b      	lsrs	r3, r3, #22
 8003828:	b29a      	uxth	r2, r3
 800382a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800382c:	801a      	strh	r2, [r3, #0]
 800382e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	4aa7      	ldr	r2, [pc, #668]	@ (8003ad4 <HAL_PCD_EP_DB_Transmit+0x724>)
 8003836:	4313      	orrs	r3, r2
 8003838:	b29a      	uxth	r2, r3
 800383a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800383c:	801a      	strh	r2, [r3, #0]
 800383e:	e01b      	b.n	8003878 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	785b      	ldrb	r3, [r3, #1]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d117      	bne.n	8003878 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	667b      	str	r3, [r7, #100]	@ 0x64
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	2250      	movs	r2, #80	@ 0x50
 8003854:	5a9b      	ldrh	r3, [r3, r2]
 8003856:	b29b      	uxth	r3, r3
 8003858:	001a      	movs	r2, r3
 800385a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800385c:	189b      	adds	r3, r3, r2
 800385e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	00da      	lsls	r2, r3, #3
 8003866:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003868:	18d3      	adds	r3, r2, r3
 800386a:	4a98      	ldr	r2, [pc, #608]	@ (8003acc <HAL_PCD_EP_DB_Transmit+0x71c>)
 800386c:	4694      	mov	ip, r2
 800386e:	4463      	add	r3, ip
 8003870:	663b      	str	r3, [r7, #96]	@ 0x60
 8003872:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003874:	2200      	movs	r2, #0
 8003876:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	677b      	str	r3, [r7, #116]	@ 0x74
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	785b      	ldrb	r3, [r3, #1]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d12b      	bne.n	80038de <HAL_PCD_EP_DB_Transmit+0x52e>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2250      	movs	r2, #80	@ 0x50
 8003892:	5a9b      	ldrh	r3, [r3, r2]
 8003894:	b29b      	uxth	r3, r3
 8003896:	001a      	movs	r2, r3
 8003898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800389a:	189b      	adds	r3, r3, r2
 800389c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	00da      	lsls	r2, r3, #3
 80038a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	4a89      	ldr	r2, [pc, #548]	@ (8003ad0 <HAL_PCD_EP_DB_Transmit+0x720>)
 80038aa:	4694      	mov	ip, r2
 80038ac:	4463      	add	r3, ip
 80038ae:	2184      	movs	r1, #132	@ 0x84
 80038b0:	187a      	adds	r2, r7, r1
 80038b2:	6013      	str	r3, [r2, #0]
 80038b4:	187b      	adds	r3, r7, r1
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	881b      	ldrh	r3, [r3, #0]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	059b      	lsls	r3, r3, #22
 80038be:	0d9b      	lsrs	r3, r3, #22
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	801a      	strh	r2, [r3, #0]
 80038c8:	187b      	adds	r3, r7, r1
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	4a80      	ldr	r2, [pc, #512]	@ (8003ad4 <HAL_PCD_EP_DB_Transmit+0x724>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	b29a      	uxth	r2, r3
 80038d6:	187b      	adds	r3, r7, r1
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	801a      	strh	r2, [r3, #0]
 80038dc:	e018      	b.n	8003910 <HAL_PCD_EP_DB_Transmit+0x560>
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	785b      	ldrb	r3, [r3, #1]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d114      	bne.n	8003910 <HAL_PCD_EP_DB_Transmit+0x560>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2250      	movs	r2, #80	@ 0x50
 80038ec:	5a9b      	ldrh	r3, [r3, r2]
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	001a      	movs	r2, r3
 80038f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038f4:	189b      	adds	r3, r3, r2
 80038f6:	677b      	str	r3, [r7, #116]	@ 0x74
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	00da      	lsls	r2, r3, #3
 80038fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003900:	18d3      	adds	r3, r2, r3
 8003902:	4a73      	ldr	r2, [pc, #460]	@ (8003ad0 <HAL_PCD_EP_DB_Transmit+0x720>)
 8003904:	4694      	mov	ip, r2
 8003906:	4463      	add	r3, ip
 8003908:	673b      	str	r3, [r7, #112]	@ 0x70
 800390a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800390c:	2200      	movs	r2, #0
 800390e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	0011      	movs	r1, r2
 8003918:	0018      	movs	r0, r3
 800391a:	f006 f947 	bl	8009bac <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800391e:	1dbb      	adds	r3, r7, #6
 8003920:	881a      	ldrh	r2, [r3, #0]
 8003922:	2380      	movs	r3, #128	@ 0x80
 8003924:	01db      	lsls	r3, r3, #7
 8003926:	4013      	ands	r3, r2
 8003928:	d000      	beq.n	800392c <HAL_PCD_EP_DB_Transmit+0x57c>
 800392a:	e11d      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	001a      	movs	r2, r3
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	18d3      	adds	r3, r2, r3
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	b29a      	uxth	r2, r3
 800393e:	2082      	movs	r0, #130	@ 0x82
 8003940:	183b      	adds	r3, r7, r0
 8003942:	4965      	ldr	r1, [pc, #404]	@ (8003ad8 <HAL_PCD_EP_DB_Transmit+0x728>)
 8003944:	400a      	ands	r2, r1
 8003946:	801a      	strh	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	001a      	movs	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	18d3      	adds	r3, r2, r3
 8003956:	183a      	adds	r2, r7, r0
 8003958:	8812      	ldrh	r2, [r2, #0]
 800395a:	4960      	ldr	r1, [pc, #384]	@ (8003adc <HAL_PCD_EP_DB_Transmit+0x72c>)
 800395c:	430a      	orrs	r2, r1
 800395e:	b292      	uxth	r2, r2
 8003960:	801a      	strh	r2, [r3, #0]
 8003962:	e101      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003964:	1dbb      	adds	r3, r7, #6
 8003966:	881a      	ldrh	r2, [r3, #0]
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	01db      	lsls	r3, r3, #7
 800396c:	4013      	ands	r3, r2
 800396e:	d11a      	bne.n	80039a6 <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	001a      	movs	r2, r3
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	18d3      	adds	r3, r2, r3
 800397e:	881b      	ldrh	r3, [r3, #0]
 8003980:	b29a      	uxth	r2, r3
 8003982:	204e      	movs	r0, #78	@ 0x4e
 8003984:	183b      	adds	r3, r7, r0
 8003986:	4954      	ldr	r1, [pc, #336]	@ (8003ad8 <HAL_PCD_EP_DB_Transmit+0x728>)
 8003988:	400a      	ands	r2, r1
 800398a:	801a      	strh	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	001a      	movs	r2, r3
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	18d3      	adds	r3, r2, r3
 800399a:	183a      	adds	r2, r7, r0
 800399c:	8812      	ldrh	r2, [r2, #0]
 800399e:	494f      	ldr	r1, [pc, #316]	@ (8003adc <HAL_PCD_EP_DB_Transmit+0x72c>)
 80039a0:	430a      	orrs	r2, r1
 80039a2:	b292      	uxth	r2, r2
 80039a4:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	2224      	movs	r2, #36	@ 0x24
 80039aa:	5c9b      	ldrb	r3, [r3, r2]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d000      	beq.n	80039b2 <HAL_PCD_EP_DB_Transmit+0x602>
 80039b0:	e0da      	b.n	8003b68 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	695a      	ldr	r2, [r3, #20]
 80039b6:	2188      	movs	r1, #136	@ 0x88
 80039b8:	187b      	adds	r3, r7, r1
 80039ba:	881b      	ldrh	r3, [r3, #0]
 80039bc:	18d2      	adds	r2, r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	69da      	ldr	r2, [r3, #28]
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	18d2      	adds	r2, r2, r3
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	6a1a      	ldr	r2, [r3, #32]
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	691b      	ldr	r3, [r3, #16]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d30c      	bcc.n	80039f6 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	218c      	movs	r1, #140	@ 0x8c
 80039e2:	187a      	adds	r2, r7, r1
 80039e4:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	6a1a      	ldr	r2, [r3, #32]
 80039ea:	187b      	adds	r3, r7, r1
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	1ad2      	subs	r2, r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	621a      	str	r2, [r3, #32]
 80039f4:	e01a      	b.n	8003a2c <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10a      	bne.n	8003a14 <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 80039fe:	2388      	movs	r3, #136	@ 0x88
 8003a00:	18fb      	adds	r3, r7, r3
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	228c      	movs	r2, #140	@ 0x8c
 8003a06:	18ba      	adds	r2, r7, r2
 8003a08:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2224      	movs	r2, #36	@ 0x24
 8003a0e:	2100      	movs	r1, #0
 8003a10:	5499      	strb	r1, [r3, r2]
 8003a12:	e00b      	b.n	8003a2c <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	228c      	movs	r2, #140	@ 0x8c
 8003a1a:	18ba      	adds	r2, r7, r2
 8003a1c:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2200      	movs	r2, #0
 8003a22:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2224      	movs	r2, #36	@ 0x24
 8003a28:	2100      	movs	r1, #0
 8003a2a:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	785b      	ldrb	r3, [r3, #1]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d000      	beq.n	8003a3c <HAL_PCD_EP_DB_Transmit+0x68c>
 8003a3a:	e06d      	b.n	8003b18 <HAL_PCD_EP_DB_Transmit+0x768>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2250      	movs	r2, #80	@ 0x50
 8003a48:	5a9b      	ldrh	r3, [r3, r2]
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	001a      	movs	r2, r3
 8003a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a50:	189b      	adds	r3, r3, r2
 8003a52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	00da      	lsls	r2, r3, #3
 8003a5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a5c:	18d3      	adds	r3, r2, r3
 8003a5e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad0 <HAL_PCD_EP_DB_Transmit+0x720>)
 8003a60:	4694      	mov	ip, r2
 8003a62:	4463      	add	r3, ip
 8003a64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	059b      	lsls	r3, r3, #22
 8003a6e:	0d9b      	lsrs	r3, r3, #22
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a74:	801a      	strh	r2, [r3, #0]
 8003a76:	238c      	movs	r3, #140	@ 0x8c
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d108      	bne.n	8003a92 <HAL_PCD_EP_DB_Transmit+0x6e2>
 8003a80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	4a13      	ldr	r2, [pc, #76]	@ (8003ad4 <HAL_PCD_EP_DB_Transmit+0x724>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a8e:	801a      	strh	r2, [r3, #0]
 8003a90:	e05e      	b.n	8003b50 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003a92:	228c      	movs	r2, #140	@ 0x8c
 8003a94:	18bb      	adds	r3, r7, r2
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b3e      	cmp	r3, #62	@ 0x3e
 8003a9a:	d821      	bhi.n	8003ae0 <HAL_PCD_EP_DB_Transmit+0x730>
 8003a9c:	18bb      	adds	r3, r7, r2
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	085b      	lsrs	r3, r3, #1
 8003aa2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003aa4:	18bb      	adds	r3, r7, r2
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d002      	beq.n	8003ab4 <HAL_PCD_EP_DB_Transmit+0x704>
 8003aae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ab4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ab6:	881b      	ldrh	r3, [r3, #0]
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	029b      	lsls	r3, r3, #10
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ac8:	801a      	strh	r2, [r3, #0]
 8003aca:	e041      	b.n	8003b50 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003acc:	00000402 	.word	0x00000402
 8003ad0:	00000406 	.word	0x00000406
 8003ad4:	ffff8000 	.word	0xffff8000
 8003ad8:	ffff8f8f 	.word	0xffff8f8f
 8003adc:	ffffc080 	.word	0xffffc080
 8003ae0:	228c      	movs	r2, #140	@ 0x8c
 8003ae2:	18bb      	adds	r3, r7, r2
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	095b      	lsrs	r3, r3, #5
 8003ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003aea:	18bb      	adds	r3, r7, r2
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	221f      	movs	r2, #31
 8003af0:	4013      	ands	r3, r2
 8003af2:	d102      	bne.n	8003afa <HAL_PCD_EP_DB_Transmit+0x74a>
 8003af4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003af6:	3b01      	subs	r3, #1
 8003af8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003afa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	029b      	lsls	r3, r3, #10
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003bc0 <HAL_PCD_EP_DB_Transmit+0x810>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b14:	801a      	strh	r2, [r3, #0]
 8003b16:	e01b      	b.n	8003b50 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	785b      	ldrb	r3, [r3, #1]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d117      	bne.n	8003b50 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2250      	movs	r2, #80	@ 0x50
 8003b26:	5a9b      	ldrh	r3, [r3, r2]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	001a      	movs	r2, r3
 8003b2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b2e:	189b      	adds	r3, r3, r2
 8003b30:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	00da      	lsls	r2, r3, #3
 8003b38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b3a:	18d3      	adds	r3, r2, r3
 8003b3c:	4a21      	ldr	r2, [pc, #132]	@ (8003bc4 <HAL_PCD_EP_DB_Transmit+0x814>)
 8003b3e:	4694      	mov	ip, r2
 8003b40:	4463      	add	r3, ip
 8003b42:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b44:	238c      	movs	r3, #140	@ 0x8c
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b4e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6818      	ldr	r0, [r3, #0]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	6959      	ldr	r1, [r3, #20]
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	895a      	ldrh	r2, [r3, #10]
 8003b5c:	238c      	movs	r3, #140	@ 0x8c
 8003b5e:	18fb      	adds	r3, r7, r3
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	f004 f968 	bl	8007e38 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	18d3      	adds	r3, r2, r3
 8003b76:	881b      	ldrh	r3, [r3, #0]
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	2014      	movs	r0, #20
 8003b7c:	183b      	adds	r3, r7, r0
 8003b7e:	4912      	ldr	r1, [pc, #72]	@ (8003bc8 <HAL_PCD_EP_DB_Transmit+0x818>)
 8003b80:	400a      	ands	r2, r1
 8003b82:	801a      	strh	r2, [r3, #0]
 8003b84:	183b      	adds	r3, r7, r0
 8003b86:	183a      	adds	r2, r7, r0
 8003b88:	8812      	ldrh	r2, [r2, #0]
 8003b8a:	2110      	movs	r1, #16
 8003b8c:	404a      	eors	r2, r1
 8003b8e:	801a      	strh	r2, [r3, #0]
 8003b90:	183b      	adds	r3, r7, r0
 8003b92:	183a      	adds	r2, r7, r0
 8003b94:	8812      	ldrh	r2, [r2, #0]
 8003b96:	2120      	movs	r1, #32
 8003b98:	404a      	eors	r2, r1
 8003b9a:	801a      	strh	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	001a      	movs	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	18d3      	adds	r3, r2, r3
 8003baa:	183a      	adds	r2, r7, r0
 8003bac:	8812      	ldrh	r2, [r2, #0]
 8003bae:	4907      	ldr	r1, [pc, #28]	@ (8003bcc <HAL_PCD_EP_DB_Transmit+0x81c>)
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	b292      	uxth	r2, r2
 8003bb4:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	0018      	movs	r0, r3
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b024      	add	sp, #144	@ 0x90
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	ffff8000 	.word	0xffff8000
 8003bc4:	00000406 	.word	0x00000406
 8003bc8:	ffff8fbf 	.word	0xffff8fbf
 8003bcc:	ffff8080 	.word	0xffff8080

08003bd0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003bd0:	b590      	push	{r4, r7, lr}
 8003bd2:	b087      	sub	sp, #28
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	0008      	movs	r0, r1
 8003bda:	0011      	movs	r1, r2
 8003bdc:	607b      	str	r3, [r7, #4]
 8003bde:	240a      	movs	r4, #10
 8003be0:	193b      	adds	r3, r7, r4
 8003be2:	1c02      	adds	r2, r0, #0
 8003be4:	801a      	strh	r2, [r3, #0]
 8003be6:	2308      	movs	r3, #8
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	1c0a      	adds	r2, r1, #0
 8003bec:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003bee:	0021      	movs	r1, r4
 8003bf0:	187b      	adds	r3, r7, r1
 8003bf2:	881b      	ldrh	r3, [r3, #0]
 8003bf4:	2280      	movs	r2, #128	@ 0x80
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00c      	beq.n	8003c18 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	2207      	movs	r2, #7
 8003c04:	401a      	ands	r2, r3
 8003c06:	0013      	movs	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	189b      	adds	r3, r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	3310      	adds	r3, #16
 8003c10:	68fa      	ldr	r2, [r7, #12]
 8003c12:	18d3      	adds	r3, r2, r3
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	e00b      	b.n	8003c30 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c18:	230a      	movs	r3, #10
 8003c1a:	18fb      	adds	r3, r7, r3
 8003c1c:	881a      	ldrh	r2, [r3, #0]
 8003c1e:	0013      	movs	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	189b      	adds	r3, r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	3351      	adds	r3, #81	@ 0x51
 8003c28:	33ff      	adds	r3, #255	@ 0xff
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	18d3      	adds	r3, r2, r3
 8003c2e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003c30:	2308      	movs	r3, #8
 8003c32:	18fb      	adds	r3, r7, r3
 8003c34:	881b      	ldrh	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d107      	bne.n	8003c4a <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	80da      	strh	r2, [r3, #6]
 8003c48:	e00b      	b.n	8003c62 <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	0c1b      	lsrs	r3, r3, #16
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	0018      	movs	r0, r3
 8003c66:	46bd      	mov	sp, r7
 8003c68:	b007      	add	sp, #28
 8003c6a:	bd90      	pop	{r4, r7, pc}

08003c6c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	23b4      	movs	r3, #180	@ 0xb4
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	2101      	movs	r1, #1
 8003c82:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	23b2      	movs	r3, #178	@ 0xb2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2254      	movs	r2, #84	@ 0x54
 8003c92:	5a9b      	ldrh	r3, [r3, r2]
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2201      	movs	r2, #1
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	b299      	uxth	r1, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2254      	movs	r2, #84	@ 0x54
 8003ca0:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2254      	movs	r2, #84	@ 0x54
 8003ca6:	5a9b      	ldrh	r3, [r3, r2]
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	2202      	movs	r2, #2
 8003cac:	4313      	orrs	r3, r2
 8003cae:	b299      	uxth	r1, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2254      	movs	r2, #84	@ 0x54
 8003cb4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b004      	add	sp, #16
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	000a      	movs	r2, r1
 8003cca:	1cfb      	adds	r3, r7, #3
 8003ccc:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	b002      	add	sp, #8
 8003cd4:	bd80      	pop	{r7, pc}
	...

08003cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b088      	sub	sp, #32
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	f000 fb76 	bl	80043d8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d100      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x20>
 8003cf6:	e08e      	b.n	8003e16 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003cf8:	4bc5      	ldr	r3, [pc, #788]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	220c      	movs	r2, #12
 8003cfe:	4013      	ands	r3, r2
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	d00e      	beq.n	8003d22 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d04:	4bc2      	ldr	r3, [pc, #776]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	220c      	movs	r2, #12
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d117      	bne.n	8003d40 <HAL_RCC_OscConfig+0x68>
 8003d10:	4bbf      	ldr	r3, [pc, #764]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	23c0      	movs	r3, #192	@ 0xc0
 8003d16:	025b      	lsls	r3, r3, #9
 8003d18:	401a      	ands	r2, r3
 8003d1a:	2380      	movs	r3, #128	@ 0x80
 8003d1c:	025b      	lsls	r3, r3, #9
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d10e      	bne.n	8003d40 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d22:	4bbb      	ldr	r3, [pc, #748]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	2380      	movs	r3, #128	@ 0x80
 8003d28:	029b      	lsls	r3, r3, #10
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	d100      	bne.n	8003d30 <HAL_RCC_OscConfig+0x58>
 8003d2e:	e071      	b.n	8003e14 <HAL_RCC_OscConfig+0x13c>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d000      	beq.n	8003d3a <HAL_RCC_OscConfig+0x62>
 8003d38:	e06c      	b.n	8003e14 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f000 fb4c 	bl	80043d8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d107      	bne.n	8003d58 <HAL_RCC_OscConfig+0x80>
 8003d48:	4bb1      	ldr	r3, [pc, #708]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	4bb0      	ldr	r3, [pc, #704]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d4e:	2180      	movs	r1, #128	@ 0x80
 8003d50:	0249      	lsls	r1, r1, #9
 8003d52:	430a      	orrs	r2, r1
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	e02f      	b.n	8003db8 <HAL_RCC_OscConfig+0xe0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10c      	bne.n	8003d7a <HAL_RCC_OscConfig+0xa2>
 8003d60:	4bab      	ldr	r3, [pc, #684]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	4baa      	ldr	r3, [pc, #680]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d66:	49ab      	ldr	r1, [pc, #684]	@ (8004014 <HAL_RCC_OscConfig+0x33c>)
 8003d68:	400a      	ands	r2, r1
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	4ba8      	ldr	r3, [pc, #672]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4ba7      	ldr	r3, [pc, #668]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d72:	49a9      	ldr	r1, [pc, #676]	@ (8004018 <HAL_RCC_OscConfig+0x340>)
 8003d74:	400a      	ands	r2, r1
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e01e      	b.n	8003db8 <HAL_RCC_OscConfig+0xe0>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b05      	cmp	r3, #5
 8003d80:	d10e      	bne.n	8003da0 <HAL_RCC_OscConfig+0xc8>
 8003d82:	4ba3      	ldr	r3, [pc, #652]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	4ba2      	ldr	r3, [pc, #648]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d88:	2180      	movs	r1, #128	@ 0x80
 8003d8a:	02c9      	lsls	r1, r1, #11
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	601a      	str	r2, [r3, #0]
 8003d90:	4b9f      	ldr	r3, [pc, #636]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	4b9e      	ldr	r3, [pc, #632]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003d96:	2180      	movs	r1, #128	@ 0x80
 8003d98:	0249      	lsls	r1, r1, #9
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	e00b      	b.n	8003db8 <HAL_RCC_OscConfig+0xe0>
 8003da0:	4b9b      	ldr	r3, [pc, #620]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	4b9a      	ldr	r3, [pc, #616]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003da6:	499b      	ldr	r1, [pc, #620]	@ (8004014 <HAL_RCC_OscConfig+0x33c>)
 8003da8:	400a      	ands	r2, r1
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	4b98      	ldr	r3, [pc, #608]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	4b97      	ldr	r3, [pc, #604]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003db2:	4999      	ldr	r1, [pc, #612]	@ (8004018 <HAL_RCC_OscConfig+0x340>)
 8003db4:	400a      	ands	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d014      	beq.n	8003dea <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fd fce8 	bl	8001794 <HAL_GetTick>
 8003dc4:	0003      	movs	r3, r0
 8003dc6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dca:	f7fd fce3 	bl	8001794 <HAL_GetTick>
 8003dce:	0002      	movs	r2, r0
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b64      	cmp	r3, #100	@ 0x64
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e2fd      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ddc:	4b8c      	ldr	r3, [pc, #560]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	2380      	movs	r3, #128	@ 0x80
 8003de2:	029b      	lsls	r3, r3, #10
 8003de4:	4013      	ands	r3, r2
 8003de6:	d0f0      	beq.n	8003dca <HAL_RCC_OscConfig+0xf2>
 8003de8:	e015      	b.n	8003e16 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dea:	f7fd fcd3 	bl	8001794 <HAL_GetTick>
 8003dee:	0003      	movs	r3, r0
 8003df0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003df4:	f7fd fcce 	bl	8001794 <HAL_GetTick>
 8003df8:	0002      	movs	r2, r0
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b64      	cmp	r3, #100	@ 0x64
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e2e8      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e06:	4b82      	ldr	r3, [pc, #520]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	2380      	movs	r3, #128	@ 0x80
 8003e0c:	029b      	lsls	r3, r3, #10
 8003e0e:	4013      	ands	r3, r2
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x11c>
 8003e12:	e000      	b.n	8003e16 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e14:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	d100      	bne.n	8003e22 <HAL_RCC_OscConfig+0x14a>
 8003e20:	e06c      	b.n	8003efc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e22:	4b7b      	ldr	r3, [pc, #492]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	220c      	movs	r2, #12
 8003e28:	4013      	ands	r3, r2
 8003e2a:	d00e      	beq.n	8003e4a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e2c:	4b78      	ldr	r3, [pc, #480]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	220c      	movs	r2, #12
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d11f      	bne.n	8003e78 <HAL_RCC_OscConfig+0x1a0>
 8003e38:	4b75      	ldr	r3, [pc, #468]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	23c0      	movs	r3, #192	@ 0xc0
 8003e3e:	025b      	lsls	r3, r3, #9
 8003e40:	401a      	ands	r2, r3
 8003e42:	2380      	movs	r3, #128	@ 0x80
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d116      	bne.n	8003e78 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4a:	4b71      	ldr	r3, [pc, #452]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	4013      	ands	r3, r2
 8003e52:	d005      	beq.n	8003e60 <HAL_RCC_OscConfig+0x188>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d001      	beq.n	8003e60 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e2bb      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e60:	4b6b      	ldr	r3, [pc, #428]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	22f8      	movs	r2, #248	@ 0xf8
 8003e66:	4393      	bics	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	00da      	lsls	r2, r3, #3
 8003e70:	4b67      	ldr	r3, [pc, #412]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e72:	430a      	orrs	r2, r1
 8003e74:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e76:	e041      	b.n	8003efc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d024      	beq.n	8003eca <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e80:	4b63      	ldr	r3, [pc, #396]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	4b62      	ldr	r3, [pc, #392]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003e86:	2101      	movs	r1, #1
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8c:	f7fd fc82 	bl	8001794 <HAL_GetTick>
 8003e90:	0003      	movs	r3, r0
 8003e92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e94:	e008      	b.n	8003ea8 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e96:	f7fd fc7d 	bl	8001794 <HAL_GetTick>
 8003e9a:	0002      	movs	r2, r0
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e297      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea8:	4b59      	ldr	r3, [pc, #356]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2202      	movs	r2, #2
 8003eae:	4013      	ands	r3, r2
 8003eb0:	d0f1      	beq.n	8003e96 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb2:	4b57      	ldr	r3, [pc, #348]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	22f8      	movs	r2, #248	@ 0xf8
 8003eb8:	4393      	bics	r3, r2
 8003eba:	0019      	movs	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	00da      	lsls	r2, r3, #3
 8003ec2:	4b53      	ldr	r3, [pc, #332]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	e018      	b.n	8003efc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eca:	4b51      	ldr	r3, [pc, #324]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	4b50      	ldr	r3, [pc, #320]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	438a      	bics	r2, r1
 8003ed4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed6:	f7fd fc5d 	bl	8001794 <HAL_GetTick>
 8003eda:	0003      	movs	r3, r0
 8003edc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ee0:	f7fd fc58 	bl	8001794 <HAL_GetTick>
 8003ee4:	0002      	movs	r2, r0
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e272      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ef2:	4b47      	ldr	r3, [pc, #284]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d1f1      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2208      	movs	r2, #8
 8003f02:	4013      	ands	r3, r2
 8003f04:	d036      	beq.n	8003f74 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69db      	ldr	r3, [r3, #28]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d019      	beq.n	8003f42 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f0e:	4b40      	ldr	r3, [pc, #256]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f12:	4b3f      	ldr	r3, [pc, #252]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f14:	2101      	movs	r1, #1
 8003f16:	430a      	orrs	r2, r1
 8003f18:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1a:	f7fd fc3b 	bl	8001794 <HAL_GetTick>
 8003f1e:	0003      	movs	r3, r0
 8003f20:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f24:	f7fd fc36 	bl	8001794 <HAL_GetTick>
 8003f28:	0002      	movs	r2, r0
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e250      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f36:	4b36      	ldr	r3, [pc, #216]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d0f1      	beq.n	8003f24 <HAL_RCC_OscConfig+0x24c>
 8003f40:	e018      	b.n	8003f74 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f42:	4b33      	ldr	r3, [pc, #204]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f46:	4b32      	ldr	r3, [pc, #200]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f48:	2101      	movs	r1, #1
 8003f4a:	438a      	bics	r2, r1
 8003f4c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4e:	f7fd fc21 	bl	8001794 <HAL_GetTick>
 8003f52:	0003      	movs	r3, r0
 8003f54:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f58:	f7fd fc1c 	bl	8001794 <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e236      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6a:	4b29      	ldr	r3, [pc, #164]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	2202      	movs	r2, #2
 8003f70:	4013      	ands	r3, r2
 8003f72:	d1f1      	bne.n	8003f58 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2204      	movs	r2, #4
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d100      	bne.n	8003f80 <HAL_RCC_OscConfig+0x2a8>
 8003f7e:	e0b5      	b.n	80040ec <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f80:	201f      	movs	r0, #31
 8003f82:	183b      	adds	r3, r7, r0
 8003f84:	2200      	movs	r2, #0
 8003f86:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f88:	4b21      	ldr	r3, [pc, #132]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f8a:	69da      	ldr	r2, [r3, #28]
 8003f8c:	2380      	movs	r3, #128	@ 0x80
 8003f8e:	055b      	lsls	r3, r3, #21
 8003f90:	4013      	ands	r3, r2
 8003f92:	d110      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f94:	4b1e      	ldr	r3, [pc, #120]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f96:	69da      	ldr	r2, [r3, #28]
 8003f98:	4b1d      	ldr	r3, [pc, #116]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003f9a:	2180      	movs	r1, #128	@ 0x80
 8003f9c:	0549      	lsls	r1, r1, #21
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	61da      	str	r2, [r3, #28]
 8003fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8003fa4:	69da      	ldr	r2, [r3, #28]
 8003fa6:	2380      	movs	r3, #128	@ 0x80
 8003fa8:	055b      	lsls	r3, r3, #21
 8003faa:	4013      	ands	r3, r2
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fb0:	183b      	adds	r3, r7, r0
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb6:	4b19      	ldr	r3, [pc, #100]	@ (800401c <HAL_RCC_OscConfig+0x344>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d11a      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fc2:	4b16      	ldr	r3, [pc, #88]	@ (800401c <HAL_RCC_OscConfig+0x344>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4b15      	ldr	r3, [pc, #84]	@ (800401c <HAL_RCC_OscConfig+0x344>)
 8003fc8:	2180      	movs	r1, #128	@ 0x80
 8003fca:	0049      	lsls	r1, r1, #1
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd0:	f7fd fbe0 	bl	8001794 <HAL_GetTick>
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fda:	f7fd fbdb 	bl	8001794 <HAL_GetTick>
 8003fde:	0002      	movs	r2, r0
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b64      	cmp	r3, #100	@ 0x64
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e1f5      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fec:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <HAL_RCC_OscConfig+0x344>)
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	2380      	movs	r3, #128	@ 0x80
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d10f      	bne.n	8004020 <HAL_RCC_OscConfig+0x348>
 8004000:	4b03      	ldr	r3, [pc, #12]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8004002:	6a1a      	ldr	r2, [r3, #32]
 8004004:	4b02      	ldr	r3, [pc, #8]	@ (8004010 <HAL_RCC_OscConfig+0x338>)
 8004006:	2101      	movs	r1, #1
 8004008:	430a      	orrs	r2, r1
 800400a:	621a      	str	r2, [r3, #32]
 800400c:	e036      	b.n	800407c <HAL_RCC_OscConfig+0x3a4>
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	40021000 	.word	0x40021000
 8004014:	fffeffff 	.word	0xfffeffff
 8004018:	fffbffff 	.word	0xfffbffff
 800401c:	40007000 	.word	0x40007000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10c      	bne.n	8004042 <HAL_RCC_OscConfig+0x36a>
 8004028:	4bca      	ldr	r3, [pc, #808]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800402a:	6a1a      	ldr	r2, [r3, #32]
 800402c:	4bc9      	ldr	r3, [pc, #804]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800402e:	2101      	movs	r1, #1
 8004030:	438a      	bics	r2, r1
 8004032:	621a      	str	r2, [r3, #32]
 8004034:	4bc7      	ldr	r3, [pc, #796]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004036:	6a1a      	ldr	r2, [r3, #32]
 8004038:	4bc6      	ldr	r3, [pc, #792]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800403a:	2104      	movs	r1, #4
 800403c:	438a      	bics	r2, r1
 800403e:	621a      	str	r2, [r3, #32]
 8004040:	e01c      	b.n	800407c <HAL_RCC_OscConfig+0x3a4>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b05      	cmp	r3, #5
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0x38c>
 800404a:	4bc2      	ldr	r3, [pc, #776]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	4bc1      	ldr	r3, [pc, #772]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004050:	2104      	movs	r1, #4
 8004052:	430a      	orrs	r2, r1
 8004054:	621a      	str	r2, [r3, #32]
 8004056:	4bbf      	ldr	r3, [pc, #764]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004058:	6a1a      	ldr	r2, [r3, #32]
 800405a:	4bbe      	ldr	r3, [pc, #760]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800405c:	2101      	movs	r1, #1
 800405e:	430a      	orrs	r2, r1
 8004060:	621a      	str	r2, [r3, #32]
 8004062:	e00b      	b.n	800407c <HAL_RCC_OscConfig+0x3a4>
 8004064:	4bbb      	ldr	r3, [pc, #748]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004066:	6a1a      	ldr	r2, [r3, #32]
 8004068:	4bba      	ldr	r3, [pc, #744]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800406a:	2101      	movs	r1, #1
 800406c:	438a      	bics	r2, r1
 800406e:	621a      	str	r2, [r3, #32]
 8004070:	4bb8      	ldr	r3, [pc, #736]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004072:	6a1a      	ldr	r2, [r3, #32]
 8004074:	4bb7      	ldr	r3, [pc, #732]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004076:	2104      	movs	r1, #4
 8004078:	438a      	bics	r2, r1
 800407a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d014      	beq.n	80040ae <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004084:	f7fd fb86 	bl	8001794 <HAL_GetTick>
 8004088:	0003      	movs	r3, r0
 800408a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408c:	e009      	b.n	80040a2 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800408e:	f7fd fb81 	bl	8001794 <HAL_GetTick>
 8004092:	0002      	movs	r2, r0
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	4aaf      	ldr	r2, [pc, #700]	@ (8004358 <HAL_RCC_OscConfig+0x680>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e19a      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	4bac      	ldr	r3, [pc, #688]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	2202      	movs	r2, #2
 80040a8:	4013      	ands	r3, r2
 80040aa:	d0f0      	beq.n	800408e <HAL_RCC_OscConfig+0x3b6>
 80040ac:	e013      	b.n	80040d6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ae:	f7fd fb71 	bl	8001794 <HAL_GetTick>
 80040b2:	0003      	movs	r3, r0
 80040b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	e009      	b.n	80040cc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7fd fb6c 	bl	8001794 <HAL_GetTick>
 80040bc:	0002      	movs	r2, r0
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	4aa5      	ldr	r2, [pc, #660]	@ (8004358 <HAL_RCC_OscConfig+0x680>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e185      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040cc:	4ba1      	ldr	r3, [pc, #644]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	2202      	movs	r2, #2
 80040d2:	4013      	ands	r3, r2
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040d6:	231f      	movs	r3, #31
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e0:	4b9c      	ldr	r3, [pc, #624]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80040e2:	69da      	ldr	r2, [r3, #28]
 80040e4:	4b9b      	ldr	r3, [pc, #620]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80040e6:	499d      	ldr	r1, [pc, #628]	@ (800435c <HAL_RCC_OscConfig+0x684>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2210      	movs	r2, #16
 80040f2:	4013      	ands	r3, r2
 80040f4:	d063      	beq.n	80041be <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d12a      	bne.n	8004154 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80040fe:	4b95      	ldr	r3, [pc, #596]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004102:	4b94      	ldr	r3, [pc, #592]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004104:	2104      	movs	r1, #4
 8004106:	430a      	orrs	r2, r1
 8004108:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800410a:	4b92      	ldr	r3, [pc, #584]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800410c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800410e:	4b91      	ldr	r3, [pc, #580]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004110:	2101      	movs	r1, #1
 8004112:	430a      	orrs	r2, r1
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004116:	f7fd fb3d 	bl	8001794 <HAL_GetTick>
 800411a:	0003      	movs	r3, r0
 800411c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004120:	f7fd fb38 	bl	8001794 <HAL_GetTick>
 8004124:	0002      	movs	r2, r0
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e152      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004132:	4b88      	ldr	r3, [pc, #544]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	2202      	movs	r2, #2
 8004138:	4013      	ands	r3, r2
 800413a:	d0f1      	beq.n	8004120 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800413c:	4b85      	ldr	r3, [pc, #532]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800413e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004140:	22f8      	movs	r2, #248	@ 0xf8
 8004142:	4393      	bics	r3, r2
 8004144:	0019      	movs	r1, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	00da      	lsls	r2, r3, #3
 800414c:	4b81      	ldr	r3, [pc, #516]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800414e:	430a      	orrs	r2, r1
 8004150:	635a      	str	r2, [r3, #52]	@ 0x34
 8004152:	e034      	b.n	80041be <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	3305      	adds	r3, #5
 800415a:	d111      	bne.n	8004180 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800415c:	4b7d      	ldr	r3, [pc, #500]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800415e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004160:	4b7c      	ldr	r3, [pc, #496]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004162:	2104      	movs	r1, #4
 8004164:	438a      	bics	r2, r1
 8004166:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004168:	4b7a      	ldr	r3, [pc, #488]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800416a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416c:	22f8      	movs	r2, #248	@ 0xf8
 800416e:	4393      	bics	r3, r2
 8004170:	0019      	movs	r1, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	00da      	lsls	r2, r3, #3
 8004178:	4b76      	ldr	r3, [pc, #472]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800417a:	430a      	orrs	r2, r1
 800417c:	635a      	str	r2, [r3, #52]	@ 0x34
 800417e:	e01e      	b.n	80041be <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004180:	4b74      	ldr	r3, [pc, #464]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004184:	4b73      	ldr	r3, [pc, #460]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004186:	2104      	movs	r1, #4
 8004188:	430a      	orrs	r2, r1
 800418a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800418c:	4b71      	ldr	r3, [pc, #452]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800418e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004190:	4b70      	ldr	r3, [pc, #448]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004192:	2101      	movs	r1, #1
 8004194:	438a      	bics	r2, r1
 8004196:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004198:	f7fd fafc 	bl	8001794 <HAL_GetTick>
 800419c:	0003      	movs	r3, r0
 800419e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041a2:	f7fd faf7 	bl	8001794 <HAL_GetTick>
 80041a6:	0002      	movs	r2, r0
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e111      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80041b4:	4b67      	ldr	r3, [pc, #412]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	2202      	movs	r2, #2
 80041ba:	4013      	ands	r3, r2
 80041bc:	d1f1      	bne.n	80041a2 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2220      	movs	r2, #32
 80041c4:	4013      	ands	r3, r2
 80041c6:	d05c      	beq.n	8004282 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80041c8:	4b62      	ldr	r3, [pc, #392]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	220c      	movs	r2, #12
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b0c      	cmp	r3, #12
 80041d2:	d00e      	beq.n	80041f2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80041d4:	4b5f      	ldr	r3, [pc, #380]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	220c      	movs	r2, #12
 80041da:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d114      	bne.n	800420a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80041e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	23c0      	movs	r3, #192	@ 0xc0
 80041e6:	025b      	lsls	r3, r3, #9
 80041e8:	401a      	ands	r2, r3
 80041ea:	23c0      	movs	r3, #192	@ 0xc0
 80041ec:	025b      	lsls	r3, r3, #9
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d10b      	bne.n	800420a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80041f2:	4b58      	ldr	r3, [pc, #352]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80041f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041f6:	2380      	movs	r3, #128	@ 0x80
 80041f8:	029b      	lsls	r3, r3, #10
 80041fa:	4013      	ands	r3, r2
 80041fc:	d040      	beq.n	8004280 <HAL_RCC_OscConfig+0x5a8>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d03c      	beq.n	8004280 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e0e6      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d01b      	beq.n	800424a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004212:	4b50      	ldr	r3, [pc, #320]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004214:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004216:	4b4f      	ldr	r3, [pc, #316]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004218:	2180      	movs	r1, #128	@ 0x80
 800421a:	0249      	lsls	r1, r1, #9
 800421c:	430a      	orrs	r2, r1
 800421e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004220:	f7fd fab8 	bl	8001794 <HAL_GetTick>
 8004224:	0003      	movs	r3, r0
 8004226:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800422a:	f7fd fab3 	bl	8001794 <HAL_GetTick>
 800422e:	0002      	movs	r2, r0
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e0cd      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800423c:	4b45      	ldr	r3, [pc, #276]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800423e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004240:	2380      	movs	r3, #128	@ 0x80
 8004242:	029b      	lsls	r3, r3, #10
 8004244:	4013      	ands	r3, r2
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x552>
 8004248:	e01b      	b.n	8004282 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800424a:	4b42      	ldr	r3, [pc, #264]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800424c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800424e:	4b41      	ldr	r3, [pc, #260]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004250:	4943      	ldr	r1, [pc, #268]	@ (8004360 <HAL_RCC_OscConfig+0x688>)
 8004252:	400a      	ands	r2, r1
 8004254:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004256:	f7fd fa9d 	bl	8001794 <HAL_GetTick>
 800425a:	0003      	movs	r3, r0
 800425c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004260:	f7fd fa98 	bl	8001794 <HAL_GetTick>
 8004264:	0002      	movs	r2, r0
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e0b2      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004272:	4b38      	ldr	r3, [pc, #224]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004276:	2380      	movs	r3, #128	@ 0x80
 8004278:	029b      	lsls	r3, r3, #10
 800427a:	4013      	ands	r3, r2
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x588>
 800427e:	e000      	b.n	8004282 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004280:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004286:	2b00      	cmp	r3, #0
 8004288:	d100      	bne.n	800428c <HAL_RCC_OscConfig+0x5b4>
 800428a:	e0a4      	b.n	80043d6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800428c:	4b31      	ldr	r3, [pc, #196]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	220c      	movs	r2, #12
 8004292:	4013      	ands	r3, r2
 8004294:	2b08      	cmp	r3, #8
 8004296:	d100      	bne.n	800429a <HAL_RCC_OscConfig+0x5c2>
 8004298:	e078      	b.n	800438c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d14c      	bne.n	800433c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042a8:	492e      	ldr	r1, [pc, #184]	@ (8004364 <HAL_RCC_OscConfig+0x68c>)
 80042aa:	400a      	ands	r2, r1
 80042ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ae:	f7fd fa71 	bl	8001794 <HAL_GetTick>
 80042b2:	0003      	movs	r3, r0
 80042b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042b8:	f7fd fa6c 	bl	8001794 <HAL_GetTick>
 80042bc:	0002      	movs	r2, r0
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e086      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ca:	4b22      	ldr	r3, [pc, #136]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	2380      	movs	r3, #128	@ 0x80
 80042d0:	049b      	lsls	r3, r3, #18
 80042d2:	4013      	ands	r3, r2
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	220f      	movs	r2, #15
 80042dc:	4393      	bics	r3, r2
 80042de:	0019      	movs	r1, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042e6:	430a      	orrs	r2, r1
 80042e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80042ea:	4b1a      	ldr	r3, [pc, #104]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004368 <HAL_RCC_OscConfig+0x690>)
 80042f0:	4013      	ands	r3, r2
 80042f2:	0019      	movs	r1, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fc:	431a      	orrs	r2, r3
 80042fe:	4b15      	ldr	r3, [pc, #84]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004300:	430a      	orrs	r2, r1
 8004302:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004304:	4b13      	ldr	r3, [pc, #76]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4b12      	ldr	r3, [pc, #72]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800430a:	2180      	movs	r1, #128	@ 0x80
 800430c:	0449      	lsls	r1, r1, #17
 800430e:	430a      	orrs	r2, r1
 8004310:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004312:	f7fd fa3f 	bl	8001794 <HAL_GetTick>
 8004316:	0003      	movs	r3, r0
 8004318:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800431c:	f7fd fa3a 	bl	8001794 <HAL_GetTick>
 8004320:	0002      	movs	r2, r0
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e054      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800432e:	4b09      	ldr	r3, [pc, #36]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	2380      	movs	r3, #128	@ 0x80
 8004334:	049b      	lsls	r3, r3, #18
 8004336:	4013      	ands	r3, r2
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x644>
 800433a:	e04c      	b.n	80043d6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433c:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	4b04      	ldr	r3, [pc, #16]	@ (8004354 <HAL_RCC_OscConfig+0x67c>)
 8004342:	4908      	ldr	r1, [pc, #32]	@ (8004364 <HAL_RCC_OscConfig+0x68c>)
 8004344:	400a      	ands	r2, r1
 8004346:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004348:	f7fd fa24 	bl	8001794 <HAL_GetTick>
 800434c:	0003      	movs	r3, r0
 800434e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004350:	e015      	b.n	800437e <HAL_RCC_OscConfig+0x6a6>
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	40021000 	.word	0x40021000
 8004358:	00001388 	.word	0x00001388
 800435c:	efffffff 	.word	0xefffffff
 8004360:	fffeffff 	.word	0xfffeffff
 8004364:	feffffff 	.word	0xfeffffff
 8004368:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800436c:	f7fd fa12 	bl	8001794 <HAL_GetTick>
 8004370:	0002      	movs	r2, r0
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e02c      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800437e:	4b18      	ldr	r3, [pc, #96]	@ (80043e0 <HAL_RCC_OscConfig+0x708>)
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	2380      	movs	r3, #128	@ 0x80
 8004384:	049b      	lsls	r3, r3, #18
 8004386:	4013      	ands	r3, r2
 8004388:	d1f0      	bne.n	800436c <HAL_RCC_OscConfig+0x694>
 800438a:	e024      	b.n	80043d6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e01f      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004398:	4b11      	ldr	r3, [pc, #68]	@ (80043e0 <HAL_RCC_OscConfig+0x708>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800439e:	4b10      	ldr	r3, [pc, #64]	@ (80043e0 <HAL_RCC_OscConfig+0x708>)
 80043a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a2:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	23c0      	movs	r3, #192	@ 0xc0
 80043a8:	025b      	lsls	r3, r3, #9
 80043aa:	401a      	ands	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d10e      	bne.n	80043d2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	220f      	movs	r2, #15
 80043b8:	401a      	ands	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043be:	429a      	cmp	r2, r3
 80043c0:	d107      	bne.n	80043d2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	23f0      	movs	r3, #240	@ 0xf0
 80043c6:	039b      	lsls	r3, r3, #14
 80043c8:	401a      	ands	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d001      	beq.n	80043d6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	0018      	movs	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	b008      	add	sp, #32
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40021000 	.word	0x40021000

080043e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e0bf      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043f8:	4b61      	ldr	r3, [pc, #388]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2201      	movs	r2, #1
 80043fe:	4013      	ands	r3, r2
 8004400:	683a      	ldr	r2, [r7, #0]
 8004402:	429a      	cmp	r2, r3
 8004404:	d911      	bls.n	800442a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004406:	4b5e      	ldr	r3, [pc, #376]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2201      	movs	r2, #1
 800440c:	4393      	bics	r3, r2
 800440e:	0019      	movs	r1, r3
 8004410:	4b5b      	ldr	r3, [pc, #364]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004418:	4b59      	ldr	r3, [pc, #356]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2201      	movs	r2, #1
 800441e:	4013      	ands	r3, r2
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d001      	beq.n	800442a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e0a6      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2202      	movs	r2, #2
 8004430:	4013      	ands	r3, r2
 8004432:	d015      	beq.n	8004460 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2204      	movs	r2, #4
 800443a:	4013      	ands	r3, r2
 800443c:	d006      	beq.n	800444c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800443e:	4b51      	ldr	r3, [pc, #324]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	4b50      	ldr	r3, [pc, #320]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 8004444:	21e0      	movs	r1, #224	@ 0xe0
 8004446:	00c9      	lsls	r1, r1, #3
 8004448:	430a      	orrs	r2, r1
 800444a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800444c:	4b4d      	ldr	r3, [pc, #308]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	22f0      	movs	r2, #240	@ 0xf0
 8004452:	4393      	bics	r3, r2
 8004454:	0019      	movs	r1, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	689a      	ldr	r2, [r3, #8]
 800445a:	4b4a      	ldr	r3, [pc, #296]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 800445c:	430a      	orrs	r2, r1
 800445e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2201      	movs	r2, #1
 8004466:	4013      	ands	r3, r2
 8004468:	d04c      	beq.n	8004504 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d107      	bne.n	8004482 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004472:	4b44      	ldr	r3, [pc, #272]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	2380      	movs	r3, #128	@ 0x80
 8004478:	029b      	lsls	r3, r3, #10
 800447a:	4013      	ands	r3, r2
 800447c:	d120      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e07a      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b02      	cmp	r3, #2
 8004488:	d107      	bne.n	800449a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800448a:	4b3e      	ldr	r3, [pc, #248]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	2380      	movs	r3, #128	@ 0x80
 8004490:	049b      	lsls	r3, r3, #18
 8004492:	4013      	ands	r3, r2
 8004494:	d114      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e06e      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	2b03      	cmp	r3, #3
 80044a0:	d107      	bne.n	80044b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80044a2:	4b38      	ldr	r3, [pc, #224]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 80044a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044a6:	2380      	movs	r3, #128	@ 0x80
 80044a8:	029b      	lsls	r3, r3, #10
 80044aa:	4013      	ands	r3, r2
 80044ac:	d108      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e062      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044b2:	4b34      	ldr	r3, [pc, #208]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2202      	movs	r2, #2
 80044b8:	4013      	ands	r3, r2
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e05b      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044c0:	4b30      	ldr	r3, [pc, #192]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2203      	movs	r2, #3
 80044c6:	4393      	bics	r3, r2
 80044c8:	0019      	movs	r1, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	4b2d      	ldr	r3, [pc, #180]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 80044d0:	430a      	orrs	r2, r1
 80044d2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044d4:	f7fd f95e 	bl	8001794 <HAL_GetTick>
 80044d8:	0003      	movs	r3, r0
 80044da:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044dc:	e009      	b.n	80044f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044de:	f7fd f959 	bl	8001794 <HAL_GetTick>
 80044e2:	0002      	movs	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	4a27      	ldr	r2, [pc, #156]	@ (8004588 <HAL_RCC_ClockConfig+0x1a4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e042      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f2:	4b24      	ldr	r3, [pc, #144]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	220c      	movs	r2, #12
 80044f8:	401a      	ands	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	429a      	cmp	r2, r3
 8004502:	d1ec      	bne.n	80044de <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004504:	4b1e      	ldr	r3, [pc, #120]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2201      	movs	r2, #1
 800450a:	4013      	ands	r3, r2
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d211      	bcs.n	8004536 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004512:	4b1b      	ldr	r3, [pc, #108]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2201      	movs	r2, #1
 8004518:	4393      	bics	r3, r2
 800451a:	0019      	movs	r1, r3
 800451c:	4b18      	ldr	r3, [pc, #96]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004524:	4b16      	ldr	r3, [pc, #88]	@ (8004580 <HAL_RCC_ClockConfig+0x19c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2201      	movs	r2, #1
 800452a:	4013      	ands	r3, r2
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d001      	beq.n	8004536 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e020      	b.n	8004578 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2204      	movs	r2, #4
 800453c:	4013      	ands	r3, r2
 800453e:	d009      	beq.n	8004554 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004540:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	4a11      	ldr	r2, [pc, #68]	@ (800458c <HAL_RCC_ClockConfig+0x1a8>)
 8004546:	4013      	ands	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 8004550:	430a      	orrs	r2, r1
 8004552:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004554:	f000 f820 	bl	8004598 <HAL_RCC_GetSysClockFreq>
 8004558:	0001      	movs	r1, r0
 800455a:	4b0a      	ldr	r3, [pc, #40]	@ (8004584 <HAL_RCC_ClockConfig+0x1a0>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	220f      	movs	r2, #15
 8004562:	4013      	ands	r3, r2
 8004564:	4a0a      	ldr	r2, [pc, #40]	@ (8004590 <HAL_RCC_ClockConfig+0x1ac>)
 8004566:	5cd3      	ldrb	r3, [r2, r3]
 8004568:	000a      	movs	r2, r1
 800456a:	40da      	lsrs	r2, r3
 800456c:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_RCC_ClockConfig+0x1b0>)
 800456e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004570:	2003      	movs	r0, #3
 8004572:	f7fd f8c9 	bl	8001708 <HAL_InitTick>
  
  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	0018      	movs	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	b004      	add	sp, #16
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40022000 	.word	0x40022000
 8004584:	40021000 	.word	0x40021000
 8004588:	00001388 	.word	0x00001388
 800458c:	fffff8ff 	.word	0xfffff8ff
 8004590:	0800a278 	.word	0x0800a278
 8004594:	2000002c 	.word	0x2000002c

08004598 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	2300      	movs	r3, #0
 80045a4:	60bb      	str	r3, [r7, #8]
 80045a6:	2300      	movs	r3, #0
 80045a8:	617b      	str	r3, [r7, #20]
 80045aa:	2300      	movs	r3, #0
 80045ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80045b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004668 <HAL_RCC_GetSysClockFreq+0xd0>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	220c      	movs	r2, #12
 80045bc:	4013      	ands	r3, r2
 80045be:	2b0c      	cmp	r3, #12
 80045c0:	d046      	beq.n	8004650 <HAL_RCC_GetSysClockFreq+0xb8>
 80045c2:	d848      	bhi.n	8004656 <HAL_RCC_GetSysClockFreq+0xbe>
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d002      	beq.n	80045ce <HAL_RCC_GetSysClockFreq+0x36>
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d003      	beq.n	80045d4 <HAL_RCC_GetSysClockFreq+0x3c>
 80045cc:	e043      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045ce:	4b27      	ldr	r3, [pc, #156]	@ (800466c <HAL_RCC_GetSysClockFreq+0xd4>)
 80045d0:	613b      	str	r3, [r7, #16]
      break;
 80045d2:	e043      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	0c9b      	lsrs	r3, r3, #18
 80045d8:	220f      	movs	r2, #15
 80045da:	4013      	ands	r3, r2
 80045dc:	4a24      	ldr	r2, [pc, #144]	@ (8004670 <HAL_RCC_GetSysClockFreq+0xd8>)
 80045de:	5cd3      	ldrb	r3, [r2, r3]
 80045e0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80045e2:	4b21      	ldr	r3, [pc, #132]	@ (8004668 <HAL_RCC_GetSysClockFreq+0xd0>)
 80045e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e6:	220f      	movs	r2, #15
 80045e8:	4013      	ands	r3, r2
 80045ea:	4a22      	ldr	r2, [pc, #136]	@ (8004674 <HAL_RCC_GetSysClockFreq+0xdc>)
 80045ec:	5cd3      	ldrb	r3, [r2, r3]
 80045ee:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	23c0      	movs	r3, #192	@ 0xc0
 80045f4:	025b      	lsls	r3, r3, #9
 80045f6:	401a      	ands	r2, r3
 80045f8:	2380      	movs	r3, #128	@ 0x80
 80045fa:	025b      	lsls	r3, r3, #9
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d109      	bne.n	8004614 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004600:	68b9      	ldr	r1, [r7, #8]
 8004602:	481a      	ldr	r0, [pc, #104]	@ (800466c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004604:	f7fb fd80 	bl	8000108 <__udivsi3>
 8004608:	0003      	movs	r3, r0
 800460a:	001a      	movs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4353      	muls	r3, r2
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	e01a      	b.n	800464a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	23c0      	movs	r3, #192	@ 0xc0
 8004618:	025b      	lsls	r3, r3, #9
 800461a:	401a      	ands	r2, r3
 800461c:	23c0      	movs	r3, #192	@ 0xc0
 800461e:	025b      	lsls	r3, r3, #9
 8004620:	429a      	cmp	r2, r3
 8004622:	d109      	bne.n	8004638 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	4814      	ldr	r0, [pc, #80]	@ (8004678 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004628:	f7fb fd6e 	bl	8000108 <__udivsi3>
 800462c:	0003      	movs	r3, r0
 800462e:	001a      	movs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4353      	muls	r3, r2
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e008      	b.n	800464a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	480c      	ldr	r0, [pc, #48]	@ (800466c <HAL_RCC_GetSysClockFreq+0xd4>)
 800463c:	f7fb fd64 	bl	8000108 <__udivsi3>
 8004640:	0003      	movs	r3, r0
 8004642:	001a      	movs	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4353      	muls	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	613b      	str	r3, [r7, #16]
      break;
 800464e:	e005      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004650:	4b09      	ldr	r3, [pc, #36]	@ (8004678 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004652:	613b      	str	r3, [r7, #16]
      break;
 8004654:	e002      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004656:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_GetSysClockFreq+0xd4>)
 8004658:	613b      	str	r3, [r7, #16]
      break;
 800465a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800465c:	693b      	ldr	r3, [r7, #16]
}
 800465e:	0018      	movs	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	b006      	add	sp, #24
 8004664:	bd80      	pop	{r7, pc}
 8004666:	46c0      	nop			@ (mov r8, r8)
 8004668:	40021000 	.word	0x40021000
 800466c:	007a1200 	.word	0x007a1200
 8004670:	0800a288 	.word	0x0800a288
 8004674:	0800a298 	.word	0x0800a298
 8004678:	02dc6c00 	.word	0x02dc6c00

0800467c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004688:	2300      	movs	r3, #0
 800468a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	2380      	movs	r3, #128	@ 0x80
 8004692:	025b      	lsls	r3, r3, #9
 8004694:	4013      	ands	r3, r2
 8004696:	d100      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004698:	e08e      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800469a:	2017      	movs	r0, #23
 800469c:	183b      	adds	r3, r7, r0
 800469e:	2200      	movs	r2, #0
 80046a0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046a2:	4b6e      	ldr	r3, [pc, #440]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80046a4:	69da      	ldr	r2, [r3, #28]
 80046a6:	2380      	movs	r3, #128	@ 0x80
 80046a8:	055b      	lsls	r3, r3, #21
 80046aa:	4013      	ands	r3, r2
 80046ac:	d110      	bne.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046ae:	4b6b      	ldr	r3, [pc, #428]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	4b6a      	ldr	r3, [pc, #424]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80046b4:	2180      	movs	r1, #128	@ 0x80
 80046b6:	0549      	lsls	r1, r1, #21
 80046b8:	430a      	orrs	r2, r1
 80046ba:	61da      	str	r2, [r3, #28]
 80046bc:	4b67      	ldr	r3, [pc, #412]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80046be:	69da      	ldr	r2, [r3, #28]
 80046c0:	2380      	movs	r3, #128	@ 0x80
 80046c2:	055b      	lsls	r3, r3, #21
 80046c4:	4013      	ands	r3, r2
 80046c6:	60bb      	str	r3, [r7, #8]
 80046c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ca:	183b      	adds	r3, r7, r0
 80046cc:	2201      	movs	r2, #1
 80046ce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d0:	4b63      	ldr	r3, [pc, #396]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	2380      	movs	r3, #128	@ 0x80
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	d11a      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046dc:	4b60      	ldr	r3, [pc, #384]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b5f      	ldr	r3, [pc, #380]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80046e2:	2180      	movs	r1, #128	@ 0x80
 80046e4:	0049      	lsls	r1, r1, #1
 80046e6:	430a      	orrs	r2, r1
 80046e8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ea:	f7fd f853 	bl	8001794 <HAL_GetTick>
 80046ee:	0003      	movs	r3, r0
 80046f0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046f2:	e008      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046f4:	f7fd f84e 	bl	8001794 <HAL_GetTick>
 80046f8:	0002      	movs	r2, r0
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b64      	cmp	r3, #100	@ 0x64
 8004700:	d901      	bls.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e0a6      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004706:	4b56      	ldr	r3, [pc, #344]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	2380      	movs	r3, #128	@ 0x80
 800470c:	005b      	lsls	r3, r3, #1
 800470e:	4013      	ands	r3, r2
 8004710:	d0f0      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004712:	4b52      	ldr	r3, [pc, #328]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004714:	6a1a      	ldr	r2, [r3, #32]
 8004716:	23c0      	movs	r3, #192	@ 0xc0
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4013      	ands	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d034      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	23c0      	movs	r3, #192	@ 0xc0
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4013      	ands	r3, r2
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	429a      	cmp	r2, r3
 8004732:	d02c      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004734:	4b49      	ldr	r3, [pc, #292]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	4a4a      	ldr	r2, [pc, #296]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800473a:	4013      	ands	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800473e:	4b47      	ldr	r3, [pc, #284]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004740:	6a1a      	ldr	r2, [r3, #32]
 8004742:	4b46      	ldr	r3, [pc, #280]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004744:	2180      	movs	r1, #128	@ 0x80
 8004746:	0249      	lsls	r1, r1, #9
 8004748:	430a      	orrs	r2, r1
 800474a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800474c:	4b43      	ldr	r3, [pc, #268]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800474e:	6a1a      	ldr	r2, [r3, #32]
 8004750:	4b42      	ldr	r3, [pc, #264]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004752:	4945      	ldr	r1, [pc, #276]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004754:	400a      	ands	r2, r1
 8004756:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004758:	4b40      	ldr	r3, [pc, #256]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	4013      	ands	r3, r2
 8004764:	d013      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004766:	f7fd f815 	bl	8001794 <HAL_GetTick>
 800476a:	0003      	movs	r3, r0
 800476c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476e:	e009      	b.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004770:	f7fd f810 	bl	8001794 <HAL_GetTick>
 8004774:	0002      	movs	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	4a3c      	ldr	r2, [pc, #240]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d901      	bls.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e067      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004784:	4b35      	ldr	r3, [pc, #212]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	2202      	movs	r2, #2
 800478a:	4013      	ands	r3, r2
 800478c:	d0f0      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800478e:	4b33      	ldr	r3, [pc, #204]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	4a34      	ldr	r2, [pc, #208]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004794:	4013      	ands	r3, r2
 8004796:	0019      	movs	r1, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	4b2f      	ldr	r3, [pc, #188]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800479e:	430a      	orrs	r2, r1
 80047a0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047a2:	2317      	movs	r3, #23
 80047a4:	18fb      	adds	r3, r7, r3
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d105      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047ac:	4b2b      	ldr	r3, [pc, #172]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047ae:	69da      	ldr	r2, [r3, #28]
 80047b0:	4b2a      	ldr	r3, [pc, #168]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047b2:	492f      	ldr	r1, [pc, #188]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80047b4:	400a      	ands	r2, r1
 80047b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2201      	movs	r2, #1
 80047be:	4013      	ands	r3, r2
 80047c0:	d009      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047c2:	4b26      	ldr	r3, [pc, #152]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c6:	2203      	movs	r2, #3
 80047c8:	4393      	bics	r3, r2
 80047ca:	0019      	movs	r1, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	4b22      	ldr	r3, [pc, #136]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047d2:	430a      	orrs	r2, r1
 80047d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2202      	movs	r2, #2
 80047dc:	4013      	ands	r3, r2
 80047de:	d009      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047e0:	4b1e      	ldr	r3, [pc, #120]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e4:	4a23      	ldr	r2, [pc, #140]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	0019      	movs	r1, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	4b1b      	ldr	r3, [pc, #108]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80047f0:	430a      	orrs	r2, r1
 80047f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2220      	movs	r2, #32
 80047fa:	4013      	ands	r3, r2
 80047fc:	d009      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047fe:	4b17      	ldr	r3, [pc, #92]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004802:	2210      	movs	r2, #16
 8004804:	4393      	bics	r3, r2
 8004806:	0019      	movs	r1, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	4b13      	ldr	r3, [pc, #76]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800480e:	430a      	orrs	r2, r1
 8004810:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	2380      	movs	r3, #128	@ 0x80
 8004818:	029b      	lsls	r3, r3, #10
 800481a:	4013      	ands	r3, r2
 800481c:	d009      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800481e:	4b0f      	ldr	r3, [pc, #60]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004822:	2280      	movs	r2, #128	@ 0x80
 8004824:	4393      	bics	r3, r2
 8004826:	0019      	movs	r1, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	699a      	ldr	r2, [r3, #24]
 800482c:	4b0b      	ldr	r3, [pc, #44]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800482e:	430a      	orrs	r2, r1
 8004830:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	2380      	movs	r3, #128	@ 0x80
 8004838:	00db      	lsls	r3, r3, #3
 800483a:	4013      	ands	r3, r2
 800483c:	d009      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800483e:	4b07      	ldr	r3, [pc, #28]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	2240      	movs	r2, #64	@ 0x40
 8004844:	4393      	bics	r3, r2
 8004846:	0019      	movs	r1, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695a      	ldr	r2, [r3, #20]
 800484c:	4b03      	ldr	r3, [pc, #12]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800484e:	430a      	orrs	r2, r1
 8004850:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	0018      	movs	r0, r3
 8004856:	46bd      	mov	sp, r7
 8004858:	b006      	add	sp, #24
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40021000 	.word	0x40021000
 8004860:	40007000 	.word	0x40007000
 8004864:	fffffcff 	.word	0xfffffcff
 8004868:	fffeffff 	.word	0xfffeffff
 800486c:	00001388 	.word	0x00001388
 8004870:	efffffff 	.word	0xefffffff
 8004874:	fffcffff 	.word	0xfffcffff

08004878 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e042      	b.n	8004910 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	223d      	movs	r2, #61	@ 0x3d
 800488e:	5c9b      	ldrb	r3, [r3, r2]
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d107      	bne.n	80048a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	223c      	movs	r2, #60	@ 0x3c
 800489a:	2100      	movs	r1, #0
 800489c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	0018      	movs	r0, r3
 80048a2:	f7fc fdb7 	bl	8001414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	223d      	movs	r2, #61	@ 0x3d
 80048aa:	2102      	movs	r1, #2
 80048ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3304      	adds	r3, #4
 80048b6:	0019      	movs	r1, r3
 80048b8:	0010      	movs	r0, r2
 80048ba:	f000 fee9 	bl	8005690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2246      	movs	r2, #70	@ 0x46
 80048c2:	2101      	movs	r1, #1
 80048c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	223e      	movs	r2, #62	@ 0x3e
 80048ca:	2101      	movs	r1, #1
 80048cc:	5499      	strb	r1, [r3, r2]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	223f      	movs	r2, #63	@ 0x3f
 80048d2:	2101      	movs	r1, #1
 80048d4:	5499      	strb	r1, [r3, r2]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2240      	movs	r2, #64	@ 0x40
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2241      	movs	r2, #65	@ 0x41
 80048e2:	2101      	movs	r1, #1
 80048e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2242      	movs	r2, #66	@ 0x42
 80048ea:	2101      	movs	r1, #1
 80048ec:	5499      	strb	r1, [r3, r2]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2243      	movs	r2, #67	@ 0x43
 80048f2:	2101      	movs	r1, #1
 80048f4:	5499      	strb	r1, [r3, r2]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2244      	movs	r2, #68	@ 0x44
 80048fa:	2101      	movs	r1, #1
 80048fc:	5499      	strb	r1, [r3, r2]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2245      	movs	r2, #69	@ 0x45
 8004902:	2101      	movs	r1, #1
 8004904:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	223d      	movs	r2, #61	@ 0x3d
 800490a:	2101      	movs	r1, #1
 800490c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	0018      	movs	r0, r3
 8004912:	46bd      	mov	sp, r7
 8004914:	b002      	add	sp, #8
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	223d      	movs	r2, #61	@ 0x3d
 8004924:	5c9b      	ldrb	r3, [r3, r2]
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b01      	cmp	r3, #1
 800492a:	d001      	beq.n	8004930 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e03b      	b.n	80049a8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	223d      	movs	r2, #61	@ 0x3d
 8004934:	2102      	movs	r1, #2
 8004936:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68da      	ldr	r2, [r3, #12]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2101      	movs	r1, #1
 8004944:	430a      	orrs	r2, r1
 8004946:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a18      	ldr	r2, [pc, #96]	@ (80049b0 <HAL_TIM_Base_Start_IT+0x98>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d00f      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x5a>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	2380      	movs	r3, #128	@ 0x80
 8004958:	05db      	lsls	r3, r3, #23
 800495a:	429a      	cmp	r2, r3
 800495c:	d009      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x5a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a14      	ldr	r2, [pc, #80]	@ (80049b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d004      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x5a>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a12      	ldr	r2, [pc, #72]	@ (80049b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d111      	bne.n	8004996 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	2207      	movs	r2, #7
 800497a:	4013      	ands	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b06      	cmp	r3, #6
 8004982:	d010      	beq.n	80049a6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2101      	movs	r1, #1
 8004990:	430a      	orrs	r2, r1
 8004992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004994:	e007      	b.n	80049a6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2101      	movs	r1, #1
 80049a2:	430a      	orrs	r2, r1
 80049a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	0018      	movs	r0, r3
 80049aa:	46bd      	mov	sp, r7
 80049ac:	b004      	add	sp, #16
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40012c00 	.word	0x40012c00
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40014000 	.word	0x40014000

080049bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e042      	b.n	8004a54 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	223d      	movs	r2, #61	@ 0x3d
 80049d2:	5c9b      	ldrb	r3, [r3, r2]
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d107      	bne.n	80049ea <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	223c      	movs	r2, #60	@ 0x3c
 80049de:	2100      	movs	r1, #0
 80049e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	0018      	movs	r0, r3
 80049e6:	f000 f839 	bl	8004a5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	223d      	movs	r2, #61	@ 0x3d
 80049ee:	2102      	movs	r1, #2
 80049f0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3304      	adds	r3, #4
 80049fa:	0019      	movs	r1, r3
 80049fc:	0010      	movs	r0, r2
 80049fe:	f000 fe47 	bl	8005690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2246      	movs	r2, #70	@ 0x46
 8004a06:	2101      	movs	r1, #1
 8004a08:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	223e      	movs	r2, #62	@ 0x3e
 8004a0e:	2101      	movs	r1, #1
 8004a10:	5499      	strb	r1, [r3, r2]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	223f      	movs	r2, #63	@ 0x3f
 8004a16:	2101      	movs	r1, #1
 8004a18:	5499      	strb	r1, [r3, r2]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2240      	movs	r2, #64	@ 0x40
 8004a1e:	2101      	movs	r1, #1
 8004a20:	5499      	strb	r1, [r3, r2]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2241      	movs	r2, #65	@ 0x41
 8004a26:	2101      	movs	r1, #1
 8004a28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2242      	movs	r2, #66	@ 0x42
 8004a2e:	2101      	movs	r1, #1
 8004a30:	5499      	strb	r1, [r3, r2]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2243      	movs	r2, #67	@ 0x43
 8004a36:	2101      	movs	r1, #1
 8004a38:	5499      	strb	r1, [r3, r2]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2244      	movs	r2, #68	@ 0x44
 8004a3e:	2101      	movs	r1, #1
 8004a40:	5499      	strb	r1, [r3, r2]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2245      	movs	r2, #69	@ 0x45
 8004a46:	2101      	movs	r1, #1
 8004a48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	223d      	movs	r2, #61	@ 0x3d
 8004a4e:	2101      	movs	r1, #1
 8004a50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	0018      	movs	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	b002      	add	sp, #8
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a64:	46c0      	nop			@ (mov r8, r8)
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b002      	add	sp, #8
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	001a      	movs	r2, r3
 8004a7a:	1cbb      	adds	r3, r7, #2
 8004a7c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a7e:	2317      	movs	r3, #23
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	2200      	movs	r2, #0
 8004a84:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d108      	bne.n	8004a9e <HAL_TIM_PWM_Start_DMA+0x32>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	223e      	movs	r2, #62	@ 0x3e
 8004a90:	5c9b      	ldrb	r3, [r3, r2]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	3b02      	subs	r3, #2
 8004a96:	425a      	negs	r2, r3
 8004a98:	4153      	adcs	r3, r2
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	e01f      	b.n	8004ade <HAL_TIM_PWM_Start_DMA+0x72>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d108      	bne.n	8004ab6 <HAL_TIM_PWM_Start_DMA+0x4a>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	223f      	movs	r2, #63	@ 0x3f
 8004aa8:	5c9b      	ldrb	r3, [r3, r2]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	3b02      	subs	r3, #2
 8004aae:	425a      	negs	r2, r3
 8004ab0:	4153      	adcs	r3, r2
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	e013      	b.n	8004ade <HAL_TIM_PWM_Start_DMA+0x72>
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d108      	bne.n	8004ace <HAL_TIM_PWM_Start_DMA+0x62>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2240      	movs	r2, #64	@ 0x40
 8004ac0:	5c9b      	ldrb	r3, [r3, r2]
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	3b02      	subs	r3, #2
 8004ac6:	425a      	negs	r2, r3
 8004ac8:	4153      	adcs	r3, r2
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	e007      	b.n	8004ade <HAL_TIM_PWM_Start_DMA+0x72>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2241      	movs	r2, #65	@ 0x41
 8004ad2:	5c9b      	ldrb	r3, [r3, r2]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	3b02      	subs	r3, #2
 8004ad8:	425a      	negs	r2, r3
 8004ada:	4153      	adcs	r3, r2
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	e164      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d108      	bne.n	8004afe <HAL_TIM_PWM_Start_DMA+0x92>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	223e      	movs	r2, #62	@ 0x3e
 8004af0:	5c9b      	ldrb	r3, [r3, r2]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	3b01      	subs	r3, #1
 8004af6:	425a      	negs	r2, r3
 8004af8:	4153      	adcs	r3, r2
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e01f      	b.n	8004b3e <HAL_TIM_PWM_Start_DMA+0xd2>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d108      	bne.n	8004b16 <HAL_TIM_PWM_Start_DMA+0xaa>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	223f      	movs	r2, #63	@ 0x3f
 8004b08:	5c9b      	ldrb	r3, [r3, r2]
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	425a      	negs	r2, r3
 8004b10:	4153      	adcs	r3, r2
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	e013      	b.n	8004b3e <HAL_TIM_PWM_Start_DMA+0xd2>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d108      	bne.n	8004b2e <HAL_TIM_PWM_Start_DMA+0xc2>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2240      	movs	r2, #64	@ 0x40
 8004b20:	5c9b      	ldrb	r3, [r3, r2]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	425a      	negs	r2, r3
 8004b28:	4153      	adcs	r3, r2
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	e007      	b.n	8004b3e <HAL_TIM_PWM_Start_DMA+0xd2>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2241      	movs	r2, #65	@ 0x41
 8004b32:	5c9b      	ldrb	r3, [r3, r2]
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	425a      	negs	r2, r3
 8004b3a:	4153      	adcs	r3, r2
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d025      	beq.n	8004b8e <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d003      	beq.n	8004b50 <HAL_TIM_PWM_Start_DMA+0xe4>
 8004b48:	1cbb      	adds	r3, r7, #2
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e12d      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d104      	bne.n	8004b64 <HAL_TIM_PWM_Start_DMA+0xf8>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	223e      	movs	r2, #62	@ 0x3e
 8004b5e:	2102      	movs	r1, #2
 8004b60:	5499      	strb	r1, [r3, r2]
 8004b62:	e016      	b.n	8004b92 <HAL_TIM_PWM_Start_DMA+0x126>
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	2b04      	cmp	r3, #4
 8004b68:	d104      	bne.n	8004b74 <HAL_TIM_PWM_Start_DMA+0x108>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	223f      	movs	r2, #63	@ 0x3f
 8004b6e:	2102      	movs	r1, #2
 8004b70:	5499      	strb	r1, [r3, r2]
 8004b72:	e00e      	b.n	8004b92 <HAL_TIM_PWM_Start_DMA+0x126>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b08      	cmp	r3, #8
 8004b78:	d104      	bne.n	8004b84 <HAL_TIM_PWM_Start_DMA+0x118>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2240      	movs	r2, #64	@ 0x40
 8004b7e:	2102      	movs	r1, #2
 8004b80:	5499      	strb	r1, [r3, r2]
 8004b82:	e006      	b.n	8004b92 <HAL_TIM_PWM_Start_DMA+0x126>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2241      	movs	r2, #65	@ 0x41
 8004b88:	2102      	movs	r1, #2
 8004b8a:	5499      	strb	r1, [r3, r2]
 8004b8c:	e001      	b.n	8004b92 <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e10e      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
  }

  switch (Channel)
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	2b0c      	cmp	r3, #12
 8004b96:	d100      	bne.n	8004b9a <HAL_TIM_PWM_Start_DMA+0x12e>
 8004b98:	e080      	b.n	8004c9c <HAL_TIM_PWM_Start_DMA+0x230>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b0c      	cmp	r3, #12
 8004b9e:	d900      	bls.n	8004ba2 <HAL_TIM_PWM_Start_DMA+0x136>
 8004ba0:	e0a1      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x27a>
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d054      	beq.n	8004c52 <HAL_TIM_PWM_Start_DMA+0x1e6>
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d900      	bls.n	8004bb0 <HAL_TIM_PWM_Start_DMA+0x144>
 8004bae:	e09a      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x27a>
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <HAL_TIM_PWM_Start_DMA+0x152>
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d025      	beq.n	8004c08 <HAL_TIM_PWM_Start_DMA+0x19c>
 8004bbc:	e093      	b.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	4a7d      	ldr	r2, [pc, #500]	@ (8004db8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004bc4:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	4a7c      	ldr	r2, [pc, #496]	@ (8004dbc <HAL_TIM_PWM_Start_DMA+0x350>)
 8004bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd2:	4a7b      	ldr	r2, [pc, #492]	@ (8004dc0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004bd4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004bda:	6879      	ldr	r1, [r7, #4]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	3334      	adds	r3, #52	@ 0x34
 8004be2:	001a      	movs	r2, r3
 8004be4:	1cbb      	adds	r3, r7, #2
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	f7fc ff04 	bl	80019f4 <HAL_DMA_Start_IT>
 8004bec:	1e03      	subs	r3, r0, #0
 8004bee:	d001      	beq.n	8004bf4 <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e0dd      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2180      	movs	r1, #128	@ 0x80
 8004c00:	0089      	lsls	r1, r1, #2
 8004c02:	430a      	orrs	r2, r1
 8004c04:	60da      	str	r2, [r3, #12]
      break;
 8004c06:	e073      	b.n	8004cf0 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	4a6a      	ldr	r2, [pc, #424]	@ (8004db8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004c0e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c14:	4a69      	ldr	r2, [pc, #420]	@ (8004dbc <HAL_TIM_PWM_Start_DMA+0x350>)
 8004c16:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1c:	4a68      	ldr	r2, [pc, #416]	@ (8004dc0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3338      	adds	r3, #56	@ 0x38
 8004c2c:	001a      	movs	r2, r3
 8004c2e:	1cbb      	adds	r3, r7, #2
 8004c30:	881b      	ldrh	r3, [r3, #0]
 8004c32:	f7fc fedf 	bl	80019f4 <HAL_DMA_Start_IT>
 8004c36:	1e03      	subs	r3, r0, #0
 8004c38:	d001      	beq.n	8004c3e <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e0b8      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2180      	movs	r1, #128	@ 0x80
 8004c4a:	00c9      	lsls	r1, r1, #3
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	60da      	str	r2, [r3, #12]
      break;
 8004c50:	e04e      	b.n	8004cf0 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c56:	4a58      	ldr	r2, [pc, #352]	@ (8004db8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004c58:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5e:	4a57      	ldr	r2, [pc, #348]	@ (8004dbc <HAL_TIM_PWM_Start_DMA+0x350>)
 8004c60:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c66:	4a56      	ldr	r2, [pc, #344]	@ (8004dc0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004c68:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	333c      	adds	r3, #60	@ 0x3c
 8004c76:	001a      	movs	r2, r3
 8004c78:	1cbb      	adds	r3, r7, #2
 8004c7a:	881b      	ldrh	r3, [r3, #0]
 8004c7c:	f7fc feba 	bl	80019f4 <HAL_DMA_Start_IT>
 8004c80:	1e03      	subs	r3, r0, #0
 8004c82:	d001      	beq.n	8004c88 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e093      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2180      	movs	r1, #128	@ 0x80
 8004c94:	0109      	lsls	r1, r1, #4
 8004c96:	430a      	orrs	r2, r1
 8004c98:	60da      	str	r2, [r3, #12]
      break;
 8004c9a:	e029      	b.n	8004cf0 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca0:	4a45      	ldr	r2, [pc, #276]	@ (8004db8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8004ca2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca8:	4a44      	ldr	r2, [pc, #272]	@ (8004dbc <HAL_TIM_PWM_Start_DMA+0x350>)
 8004caa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb0:	4a43      	ldr	r2, [pc, #268]	@ (8004dc0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8004cb2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3340      	adds	r3, #64	@ 0x40
 8004cc0:	001a      	movs	r2, r3
 8004cc2:	1cbb      	adds	r3, r7, #2
 8004cc4:	881b      	ldrh	r3, [r3, #0]
 8004cc6:	f7fc fe95 	bl	80019f4 <HAL_DMA_Start_IT>
 8004cca:	1e03      	subs	r3, r0, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e06e      	b.n	8004db0 <HAL_TIM_PWM_Start_DMA+0x344>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2180      	movs	r1, #128	@ 0x80
 8004cde:	0149      	lsls	r1, r1, #5
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	60da      	str	r2, [r3, #12]
      break;
 8004ce4:	e004      	b.n	8004cf0 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 8004ce6:	2317      	movs	r3, #23
 8004ce8:	18fb      	adds	r3, r7, r3
 8004cea:	2201      	movs	r2, #1
 8004cec:	701a      	strb	r2, [r3, #0]
      break;
 8004cee:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8004cf0:	2317      	movs	r3, #23
 8004cf2:	18fb      	adds	r3, r7, r3
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d157      	bne.n	8004daa <HAL_TIM_PWM_Start_DMA+0x33e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68b9      	ldr	r1, [r7, #8]
 8004d00:	2201      	movs	r2, #1
 8004d02:	0018      	movs	r0, r3
 8004d04:	f000 ffe8 	bl	8005cd8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc4 <HAL_TIM_PWM_Start_DMA+0x358>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d00e      	beq.n	8004d30 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a2c      	ldr	r2, [pc, #176]	@ (8004dc8 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d009      	beq.n	8004d30 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a2a      	ldr	r2, [pc, #168]	@ (8004dcc <HAL_TIM_PWM_Start_DMA+0x360>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d004      	beq.n	8004d30 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a29      	ldr	r2, [pc, #164]	@ (8004dd0 <HAL_TIM_PWM_Start_DMA+0x364>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d101      	bne.n	8004d34 <HAL_TIM_PWM_Start_DMA+0x2c8>
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <HAL_TIM_PWM_Start_DMA+0x2ca>
 8004d34:	2300      	movs	r3, #0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d008      	beq.n	8004d4c <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2180      	movs	r1, #128	@ 0x80
 8004d46:	0209      	lsls	r1, r1, #8
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a1c      	ldr	r2, [pc, #112]	@ (8004dc4 <HAL_TIM_PWM_Start_DMA+0x358>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00f      	beq.n	8004d76 <HAL_TIM_PWM_Start_DMA+0x30a>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	2380      	movs	r3, #128	@ 0x80
 8004d5c:	05db      	lsls	r3, r3, #23
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d009      	beq.n	8004d76 <HAL_TIM_PWM_Start_DMA+0x30a>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd4 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d004      	beq.n	8004d76 <HAL_TIM_PWM_Start_DMA+0x30a>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a15      	ldr	r2, [pc, #84]	@ (8004dc8 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d111      	bne.n	8004d9a <HAL_TIM_PWM_Start_DMA+0x32e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	2207      	movs	r2, #7
 8004d7e:	4013      	ands	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b06      	cmp	r3, #6
 8004d86:	d010      	beq.n	8004daa <HAL_TIM_PWM_Start_DMA+0x33e>
      {
        __HAL_TIM_ENABLE(htim);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2101      	movs	r1, #1
 8004d94:	430a      	orrs	r2, r1
 8004d96:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d98:	e007      	b.n	8004daa <HAL_TIM_PWM_Start_DMA+0x33e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2101      	movs	r1, #1
 8004da6:	430a      	orrs	r2, r1
 8004da8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004daa:	2317      	movs	r3, #23
 8004dac:	18fb      	adds	r3, r7, r3
 8004dae:	781b      	ldrb	r3, [r3, #0]
}
 8004db0:	0018      	movs	r0, r3
 8004db2:	46bd      	mov	sp, r7
 8004db4:	b006      	add	sp, #24
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	0800557d 	.word	0x0800557d
 8004dbc:	08005627 	.word	0x08005627
 8004dc0:	080054e9 	.word	0x080054e9
 8004dc4:	40012c00 	.word	0x40012c00
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40014400 	.word	0x40014400
 8004dd0:	40014800 	.word	0x40014800
 8004dd4:	40000400 	.word	0x40000400

08004dd8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004de2:	230f      	movs	r3, #15
 8004de4:	18fb      	adds	r3, r7, r3
 8004de6:	2200      	movs	r2, #0
 8004de8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b0c      	cmp	r3, #12
 8004dee:	d039      	beq.n	8004e64 <HAL_TIM_PWM_Stop_DMA+0x8c>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b0c      	cmp	r3, #12
 8004df4:	d844      	bhi.n	8004e80 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d025      	beq.n	8004e48 <HAL_TIM_PWM_Stop_DMA+0x70>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d83e      	bhi.n	8004e80 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_TIM_PWM_Stop_DMA+0x38>
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b04      	cmp	r3, #4
 8004e0c:	d00e      	beq.n	8004e2c <HAL_TIM_PWM_Stop_DMA+0x54>
 8004e0e:	e037      	b.n	8004e80 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4954      	ldr	r1, [pc, #336]	@ (8004f6c <HAL_TIM_PWM_Stop_DMA+0x194>)
 8004e1c:	400a      	ands	r2, r1
 8004e1e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e24:	0018      	movs	r0, r3
 8004e26:	f7fc fe4b 	bl	8001ac0 <HAL_DMA_Abort_IT>
      break;
 8004e2a:	e02e      	b.n	8004e8a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	494e      	ldr	r1, [pc, #312]	@ (8004f70 <HAL_TIM_PWM_Stop_DMA+0x198>)
 8004e38:	400a      	ands	r2, r1
 8004e3a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e40:	0018      	movs	r0, r3
 8004e42:	f7fc fe3d 	bl	8001ac0 <HAL_DMA_Abort_IT>
      break;
 8004e46:	e020      	b.n	8004e8a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4948      	ldr	r1, [pc, #288]	@ (8004f74 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8004e54:	400a      	ands	r2, r1
 8004e56:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5c:	0018      	movs	r0, r3
 8004e5e:	f7fc fe2f 	bl	8001ac0 <HAL_DMA_Abort_IT>
      break;
 8004e62:	e012      	b.n	8004e8a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4942      	ldr	r1, [pc, #264]	@ (8004f78 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8004e70:	400a      	ands	r2, r1
 8004e72:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e78:	0018      	movs	r0, r3
 8004e7a:	f7fc fe21 	bl	8001ac0 <HAL_DMA_Abort_IT>
      break;
 8004e7e:	e004      	b.n	8004e8a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8004e80:	230f      	movs	r3, #15
 8004e82:	18fb      	adds	r3, r7, r3
 8004e84:	2201      	movs	r2, #1
 8004e86:	701a      	strb	r2, [r3, #0]
      break;
 8004e88:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8004e8a:	230f      	movs	r3, #15
 8004e8c:	18fb      	adds	r3, r7, r3
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d000      	beq.n	8004e96 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8004e94:	e063      	b.n	8004f5e <HAL_TIM_PWM_Stop_DMA+0x186>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6839      	ldr	r1, [r7, #0]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f000 ff1a 	bl	8005cd8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a34      	ldr	r2, [pc, #208]	@ (8004f7c <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d00e      	beq.n	8004ecc <HAL_TIM_PWM_Stop_DMA+0xf4>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a33      	ldr	r2, [pc, #204]	@ (8004f80 <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d009      	beq.n	8004ecc <HAL_TIM_PWM_Stop_DMA+0xf4>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a31      	ldr	r2, [pc, #196]	@ (8004f84 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d004      	beq.n	8004ecc <HAL_TIM_PWM_Stop_DMA+0xf4>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a30      	ldr	r2, [pc, #192]	@ (8004f88 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d101      	bne.n	8004ed0 <HAL_TIM_PWM_Stop_DMA+0xf8>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <HAL_TIM_PWM_Stop_DMA+0xfa>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d013      	beq.n	8004efe <HAL_TIM_PWM_Stop_DMA+0x126>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	4a2b      	ldr	r2, [pc, #172]	@ (8004f8c <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d10d      	bne.n	8004efe <HAL_TIM_PWM_Stop_DMA+0x126>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	4a29      	ldr	r2, [pc, #164]	@ (8004f90 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	d107      	bne.n	8004efe <HAL_TIM_PWM_Stop_DMA+0x126>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4926      	ldr	r1, [pc, #152]	@ (8004f94 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8004efa:	400a      	ands	r2, r1
 8004efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6a1b      	ldr	r3, [r3, #32]
 8004f04:	4a21      	ldr	r2, [pc, #132]	@ (8004f8c <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	d10d      	bne.n	8004f26 <HAL_TIM_PWM_Stop_DMA+0x14e>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	4a1f      	ldr	r2, [pc, #124]	@ (8004f90 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8004f12:	4013      	ands	r3, r2
 8004f14:	d107      	bne.n	8004f26 <HAL_TIM_PWM_Stop_DMA+0x14e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2101      	movs	r1, #1
 8004f22:	438a      	bics	r2, r1
 8004f24:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d104      	bne.n	8004f36 <HAL_TIM_PWM_Stop_DMA+0x15e>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	223e      	movs	r2, #62	@ 0x3e
 8004f30:	2101      	movs	r1, #1
 8004f32:	5499      	strb	r1, [r3, r2]
 8004f34:	e013      	b.n	8004f5e <HAL_TIM_PWM_Stop_DMA+0x186>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d104      	bne.n	8004f46 <HAL_TIM_PWM_Stop_DMA+0x16e>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	223f      	movs	r2, #63	@ 0x3f
 8004f40:	2101      	movs	r1, #1
 8004f42:	5499      	strb	r1, [r3, r2]
 8004f44:	e00b      	b.n	8004f5e <HAL_TIM_PWM_Stop_DMA+0x186>
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d104      	bne.n	8004f56 <HAL_TIM_PWM_Stop_DMA+0x17e>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2240      	movs	r2, #64	@ 0x40
 8004f50:	2101      	movs	r1, #1
 8004f52:	5499      	strb	r1, [r3, r2]
 8004f54:	e003      	b.n	8004f5e <HAL_TIM_PWM_Stop_DMA+0x186>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2241      	movs	r2, #65	@ 0x41
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8004f5e:	230f      	movs	r3, #15
 8004f60:	18fb      	adds	r3, r7, r3
 8004f62:	781b      	ldrb	r3, [r3, #0]
}
 8004f64:	0018      	movs	r0, r3
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b004      	add	sp, #16
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	fffffdff 	.word	0xfffffdff
 8004f70:	fffffbff 	.word	0xfffffbff
 8004f74:	fffff7ff 	.word	0xfffff7ff
 8004f78:	ffffefff 	.word	0xffffefff
 8004f7c:	40012c00 	.word	0x40012c00
 8004f80:	40014000 	.word	0x40014000
 8004f84:	40014400 	.word	0x40014400
 8004f88:	40014800 	.word	0x40014800
 8004f8c:	00001111 	.word	0x00001111
 8004f90:	00000444 	.word	0x00000444
 8004f94:	ffff7fff 	.word	0xffff7fff

08004f98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	d021      	beq.n	8004ffc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d01d      	beq.n	8004ffc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2203      	movs	r2, #3
 8004fc6:	4252      	negs	r2, r2
 8004fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699b      	ldr	r3, [r3, #24]
 8004fd6:	2203      	movs	r2, #3
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d004      	beq.n	8004fe6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f000 fa6a 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 8004fe4:	e007      	b.n	8004ff6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f000 fa5d 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	0018      	movs	r0, r3
 8004ff2:	f7fc f931 	bl	8001258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2204      	movs	r2, #4
 8005000:	4013      	ands	r3, r2
 8005002:	d022      	beq.n	800504a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2204      	movs	r2, #4
 8005008:	4013      	ands	r3, r2
 800500a:	d01e      	beq.n	800504a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2205      	movs	r2, #5
 8005012:	4252      	negs	r2, r2
 8005014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	699a      	ldr	r2, [r3, #24]
 8005022:	23c0      	movs	r3, #192	@ 0xc0
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4013      	ands	r3, r2
 8005028:	d004      	beq.n	8005034 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	0018      	movs	r0, r3
 800502e:	f000 fa43 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 8005032:	e007      	b.n	8005044 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	0018      	movs	r0, r3
 8005038:	f000 fa36 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	0018      	movs	r0, r3
 8005040:	f7fc f90a 	bl	8001258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	2208      	movs	r2, #8
 800504e:	4013      	ands	r3, r2
 8005050:	d021      	beq.n	8005096 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2208      	movs	r2, #8
 8005056:	4013      	ands	r3, r2
 8005058:	d01d      	beq.n	8005096 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2209      	movs	r2, #9
 8005060:	4252      	negs	r2, r2
 8005062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2204      	movs	r2, #4
 8005068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69db      	ldr	r3, [r3, #28]
 8005070:	2203      	movs	r2, #3
 8005072:	4013      	ands	r3, r2
 8005074:	d004      	beq.n	8005080 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	0018      	movs	r0, r3
 800507a:	f000 fa1d 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 800507e:	e007      	b.n	8005090 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	0018      	movs	r0, r3
 8005084:	f000 fa10 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	0018      	movs	r0, r3
 800508c:	f7fc f8e4 	bl	8001258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2210      	movs	r2, #16
 800509a:	4013      	ands	r3, r2
 800509c:	d022      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2210      	movs	r2, #16
 80050a2:	4013      	ands	r3, r2
 80050a4:	d01e      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2211      	movs	r2, #17
 80050ac:	4252      	negs	r2, r2
 80050ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2208      	movs	r2, #8
 80050b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69da      	ldr	r2, [r3, #28]
 80050bc:	23c0      	movs	r3, #192	@ 0xc0
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4013      	ands	r3, r2
 80050c2:	d004      	beq.n	80050ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	0018      	movs	r0, r3
 80050c8:	f000 f9f6 	bl	80054b8 <HAL_TIM_IC_CaptureCallback>
 80050cc:	e007      	b.n	80050de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f000 f9e9 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f7fc f8bd 	bl	8001258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2201      	movs	r2, #1
 80050e8:	4013      	ands	r3, r2
 80050ea:	d00c      	beq.n	8005106 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2201      	movs	r2, #1
 80050f0:	4013      	ands	r3, r2
 80050f2:	d008      	beq.n	8005106 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2202      	movs	r2, #2
 80050fa:	4252      	negs	r2, r2
 80050fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	0018      	movs	r0, r3
 8005102:	f7fc f937 	bl	8001374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2280      	movs	r2, #128	@ 0x80
 800510a:	4013      	ands	r3, r2
 800510c:	d00c      	beq.n	8005128 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2280      	movs	r2, #128	@ 0x80
 8005112:	4013      	ands	r3, r2
 8005114:	d008      	beq.n	8005128 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2281      	movs	r2, #129	@ 0x81
 800511c:	4252      	negs	r2, r2
 800511e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	0018      	movs	r0, r3
 8005124:	f000 fe62 	bl	8005dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2240      	movs	r2, #64	@ 0x40
 800512c:	4013      	ands	r3, r2
 800512e:	d00c      	beq.n	800514a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2240      	movs	r2, #64	@ 0x40
 8005134:	4013      	ands	r3, r2
 8005136:	d008      	beq.n	800514a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2241      	movs	r2, #65	@ 0x41
 800513e:	4252      	negs	r2, r2
 8005140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	0018      	movs	r0, r3
 8005146:	f000 f9bf 	bl	80054c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2220      	movs	r2, #32
 800514e:	4013      	ands	r3, r2
 8005150:	d00c      	beq.n	800516c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2220      	movs	r2, #32
 8005156:	4013      	ands	r3, r2
 8005158:	d008      	beq.n	800516c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2221      	movs	r2, #33	@ 0x21
 8005160:	4252      	negs	r2, r2
 8005162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	0018      	movs	r0, r3
 8005168:	f000 fe38 	bl	8005ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	b004      	add	sp, #16
 8005172:	bd80      	pop	{r7, pc}

08005174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005180:	2317      	movs	r3, #23
 8005182:	18fb      	adds	r3, r7, r3
 8005184:	2200      	movs	r2, #0
 8005186:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	223c      	movs	r2, #60	@ 0x3c
 800518c:	5c9b      	ldrb	r3, [r3, r2]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d101      	bne.n	8005196 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005192:	2302      	movs	r3, #2
 8005194:	e0ad      	b.n	80052f2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	223c      	movs	r2, #60	@ 0x3c
 800519a:	2101      	movs	r1, #1
 800519c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b0c      	cmp	r3, #12
 80051a2:	d100      	bne.n	80051a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80051a4:	e076      	b.n	8005294 <HAL_TIM_PWM_ConfigChannel+0x120>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2b0c      	cmp	r3, #12
 80051aa:	d900      	bls.n	80051ae <HAL_TIM_PWM_ConfigChannel+0x3a>
 80051ac:	e095      	b.n	80052da <HAL_TIM_PWM_ConfigChannel+0x166>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d04e      	beq.n	8005252 <HAL_TIM_PWM_ConfigChannel+0xde>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d900      	bls.n	80051bc <HAL_TIM_PWM_ConfigChannel+0x48>
 80051ba:	e08e      	b.n	80052da <HAL_TIM_PWM_ConfigChannel+0x166>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <HAL_TIM_PWM_ConfigChannel+0x56>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d021      	beq.n	800520c <HAL_TIM_PWM_ConfigChannel+0x98>
 80051c8:	e087      	b.n	80052da <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	0011      	movs	r1, r2
 80051d2:	0018      	movs	r0, r3
 80051d4:	f000 faea 	bl	80057ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2108      	movs	r1, #8
 80051e4:	430a      	orrs	r2, r1
 80051e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699a      	ldr	r2, [r3, #24]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2104      	movs	r1, #4
 80051f4:	438a      	bics	r2, r1
 80051f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6999      	ldr	r1, [r3, #24]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	691a      	ldr	r2, [r3, #16]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	619a      	str	r2, [r3, #24]
      break;
 800520a:	e06b      	b.n	80052e4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	0011      	movs	r1, r2
 8005214:	0018      	movs	r0, r3
 8005216:	f000 fb51 	bl	80058bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	699a      	ldr	r2, [r3, #24]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2180      	movs	r1, #128	@ 0x80
 8005226:	0109      	lsls	r1, r1, #4
 8005228:	430a      	orrs	r2, r1
 800522a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4931      	ldr	r1, [pc, #196]	@ (80052fc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005238:	400a      	ands	r2, r1
 800523a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6999      	ldr	r1, [r3, #24]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	021a      	lsls	r2, r3, #8
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	430a      	orrs	r2, r1
 800524e:	619a      	str	r2, [r3, #24]
      break;
 8005250:	e048      	b.n	80052e4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	0011      	movs	r1, r2
 800525a:	0018      	movs	r0, r3
 800525c:	f000 fbb2 	bl	80059c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	69da      	ldr	r2, [r3, #28]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2108      	movs	r1, #8
 800526c:	430a      	orrs	r2, r1
 800526e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	69da      	ldr	r2, [r3, #28]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2104      	movs	r1, #4
 800527c:	438a      	bics	r2, r1
 800527e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	69d9      	ldr	r1, [r3, #28]
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	691a      	ldr	r2, [r3, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	61da      	str	r2, [r3, #28]
      break;
 8005292:	e027      	b.n	80052e4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	0011      	movs	r1, r2
 800529c:	0018      	movs	r0, r3
 800529e:	f000 fc17 	bl	8005ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	69da      	ldr	r2, [r3, #28]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2180      	movs	r1, #128	@ 0x80
 80052ae:	0109      	lsls	r1, r1, #4
 80052b0:	430a      	orrs	r2, r1
 80052b2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	69da      	ldr	r2, [r3, #28]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	490f      	ldr	r1, [pc, #60]	@ (80052fc <HAL_TIM_PWM_ConfigChannel+0x188>)
 80052c0:	400a      	ands	r2, r1
 80052c2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69d9      	ldr	r1, [r3, #28]
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	021a      	lsls	r2, r3, #8
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	61da      	str	r2, [r3, #28]
      break;
 80052d8:	e004      	b.n	80052e4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80052da:	2317      	movs	r3, #23
 80052dc:	18fb      	adds	r3, r7, r3
 80052de:	2201      	movs	r2, #1
 80052e0:	701a      	strb	r2, [r3, #0]
      break;
 80052e2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	223c      	movs	r2, #60	@ 0x3c
 80052e8:	2100      	movs	r1, #0
 80052ea:	5499      	strb	r1, [r3, r2]

  return status;
 80052ec:	2317      	movs	r3, #23
 80052ee:	18fb      	adds	r3, r7, r3
 80052f0:	781b      	ldrb	r3, [r3, #0]
}
 80052f2:	0018      	movs	r0, r3
 80052f4:	46bd      	mov	sp, r7
 80052f6:	b006      	add	sp, #24
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	46c0      	nop			@ (mov r8, r8)
 80052fc:	fffffbff 	.word	0xfffffbff

08005300 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800530a:	230f      	movs	r3, #15
 800530c:	18fb      	adds	r3, r7, r3
 800530e:	2200      	movs	r2, #0
 8005310:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	223c      	movs	r2, #60	@ 0x3c
 8005316:	5c9b      	ldrb	r3, [r3, r2]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_TIM_ConfigClockSource+0x20>
 800531c:	2302      	movs	r3, #2
 800531e:	e0bc      	b.n	800549a <HAL_TIM_ConfigClockSource+0x19a>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	223c      	movs	r2, #60	@ 0x3c
 8005324:	2101      	movs	r1, #1
 8005326:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	223d      	movs	r2, #61	@ 0x3d
 800532c:	2102      	movs	r1, #2
 800532e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2277      	movs	r2, #119	@ 0x77
 800533c:	4393      	bics	r3, r2
 800533e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	4a58      	ldr	r2, [pc, #352]	@ (80054a4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005344:	4013      	ands	r3, r2
 8005346:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2280      	movs	r2, #128	@ 0x80
 8005356:	0192      	lsls	r2, r2, #6
 8005358:	4293      	cmp	r3, r2
 800535a:	d040      	beq.n	80053de <HAL_TIM_ConfigClockSource+0xde>
 800535c:	2280      	movs	r2, #128	@ 0x80
 800535e:	0192      	lsls	r2, r2, #6
 8005360:	4293      	cmp	r3, r2
 8005362:	d900      	bls.n	8005366 <HAL_TIM_ConfigClockSource+0x66>
 8005364:	e088      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 8005366:	2280      	movs	r2, #128	@ 0x80
 8005368:	0152      	lsls	r2, r2, #5
 800536a:	4293      	cmp	r3, r2
 800536c:	d100      	bne.n	8005370 <HAL_TIM_ConfigClockSource+0x70>
 800536e:	e088      	b.n	8005482 <HAL_TIM_ConfigClockSource+0x182>
 8005370:	2280      	movs	r2, #128	@ 0x80
 8005372:	0152      	lsls	r2, r2, #5
 8005374:	4293      	cmp	r3, r2
 8005376:	d900      	bls.n	800537a <HAL_TIM_ConfigClockSource+0x7a>
 8005378:	e07e      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 800537a:	2b70      	cmp	r3, #112	@ 0x70
 800537c:	d018      	beq.n	80053b0 <HAL_TIM_ConfigClockSource+0xb0>
 800537e:	d900      	bls.n	8005382 <HAL_TIM_ConfigClockSource+0x82>
 8005380:	e07a      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 8005382:	2b60      	cmp	r3, #96	@ 0x60
 8005384:	d04f      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x126>
 8005386:	d900      	bls.n	800538a <HAL_TIM_ConfigClockSource+0x8a>
 8005388:	e076      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 800538a:	2b50      	cmp	r3, #80	@ 0x50
 800538c:	d03b      	beq.n	8005406 <HAL_TIM_ConfigClockSource+0x106>
 800538e:	d900      	bls.n	8005392 <HAL_TIM_ConfigClockSource+0x92>
 8005390:	e072      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 8005392:	2b40      	cmp	r3, #64	@ 0x40
 8005394:	d057      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x146>
 8005396:	d900      	bls.n	800539a <HAL_TIM_ConfigClockSource+0x9a>
 8005398:	e06e      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 800539a:	2b30      	cmp	r3, #48	@ 0x30
 800539c:	d063      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x166>
 800539e:	d86b      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d060      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x166>
 80053a4:	d868      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d05d      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x166>
 80053aa:	2b10      	cmp	r3, #16
 80053ac:	d05b      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x166>
 80053ae:	e063      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053c0:	f000 fc6a 	bl	8005c98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2277      	movs	r2, #119	@ 0x77
 80053d0:	4313      	orrs	r3, r2
 80053d2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	609a      	str	r2, [r3, #8]
      break;
 80053dc:	e052      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053ee:	f000 fc53 	bl	8005c98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2180      	movs	r1, #128	@ 0x80
 80053fe:	01c9      	lsls	r1, r1, #7
 8005400:	430a      	orrs	r2, r1
 8005402:	609a      	str	r2, [r3, #8]
      break;
 8005404:	e03e      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005412:	001a      	movs	r2, r3
 8005414:	f000 fbc6 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2150      	movs	r1, #80	@ 0x50
 800541e:	0018      	movs	r0, r3
 8005420:	f000 fc20 	bl	8005c64 <TIM_ITRx_SetConfig>
      break;
 8005424:	e02e      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005432:	001a      	movs	r2, r3
 8005434:	f000 fbe4 	bl	8005c00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2160      	movs	r1, #96	@ 0x60
 800543e:	0018      	movs	r0, r3
 8005440:	f000 fc10 	bl	8005c64 <TIM_ITRx_SetConfig>
      break;
 8005444:	e01e      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005452:	001a      	movs	r2, r3
 8005454:	f000 fba6 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2140      	movs	r1, #64	@ 0x40
 800545e:	0018      	movs	r0, r3
 8005460:	f000 fc00 	bl	8005c64 <TIM_ITRx_SetConfig>
      break;
 8005464:	e00e      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	0019      	movs	r1, r3
 8005470:	0010      	movs	r0, r2
 8005472:	f000 fbf7 	bl	8005c64 <TIM_ITRx_SetConfig>
      break;
 8005476:	e005      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005478:	230f      	movs	r3, #15
 800547a:	18fb      	adds	r3, r7, r3
 800547c:	2201      	movs	r2, #1
 800547e:	701a      	strb	r2, [r3, #0]
      break;
 8005480:	e000      	b.n	8005484 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005482:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	223d      	movs	r2, #61	@ 0x3d
 8005488:	2101      	movs	r1, #1
 800548a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	223c      	movs	r2, #60	@ 0x3c
 8005490:	2100      	movs	r1, #0
 8005492:	5499      	strb	r1, [r3, r2]

  return status;
 8005494:	230f      	movs	r3, #15
 8005496:	18fb      	adds	r3, r7, r3
 8005498:	781b      	ldrb	r3, [r3, #0]
}
 800549a:	0018      	movs	r0, r3
 800549c:	46bd      	mov	sp, r7
 800549e:	b004      	add	sp, #16
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	46c0      	nop			@ (mov r8, r8)
 80054a4:	ffff00ff 	.word	0xffff00ff

080054a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054b0:	46c0      	nop			@ (mov r8, r8)
 80054b2:	46bd      	mov	sp, r7
 80054b4:	b002      	add	sp, #8
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054c0:	46c0      	nop			@ (mov r8, r8)
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b002      	add	sp, #8
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054d0:	46c0      	nop			@ (mov r8, r8)
 80054d2:	46bd      	mov	sp, r7
 80054d4:	b002      	add	sp, #8
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80054e0:	46c0      	nop			@ (mov r8, r8)
 80054e2:	46bd      	mov	sp, r7
 80054e4:	b002      	add	sp, #8
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d107      	bne.n	8005510 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2201      	movs	r2, #1
 8005504:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	223e      	movs	r2, #62	@ 0x3e
 800550a:	2101      	movs	r1, #1
 800550c:	5499      	strb	r1, [r3, r2]
 800550e:	e02a      	b.n	8005566 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	429a      	cmp	r2, r3
 8005518:	d107      	bne.n	800552a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2202      	movs	r2, #2
 800551e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	223f      	movs	r2, #63	@ 0x3f
 8005524:	2101      	movs	r1, #1
 8005526:	5499      	strb	r1, [r3, r2]
 8005528:	e01d      	b.n	8005566 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	429a      	cmp	r2, r3
 8005532:	d107      	bne.n	8005544 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2204      	movs	r2, #4
 8005538:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2240      	movs	r2, #64	@ 0x40
 800553e:	2101      	movs	r1, #1
 8005540:	5499      	strb	r1, [r3, r2]
 8005542:	e010      	b.n	8005566 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	429a      	cmp	r2, r3
 800554c:	d107      	bne.n	800555e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2208      	movs	r2, #8
 8005552:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2241      	movs	r2, #65	@ 0x41
 8005558:	2101      	movs	r1, #1
 800555a:	5499      	strb	r1, [r3, r2]
 800555c:	e003      	b.n	8005566 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	223d      	movs	r2, #61	@ 0x3d
 8005562:	2101      	movs	r1, #1
 8005564:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	0018      	movs	r0, r3
 800556a:	f7ff ffb5 	bl	80054d8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	771a      	strb	r2, [r3, #28]
}
 8005574:	46c0      	nop			@ (mov r8, r8)
 8005576:	46bd      	mov	sp, r7
 8005578:	b004      	add	sp, #16
 800557a:	bd80      	pop	{r7, pc}

0800557c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005588:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	429a      	cmp	r2, r3
 8005592:	d10b      	bne.n	80055ac <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2201      	movs	r2, #1
 8005598:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d136      	bne.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	223e      	movs	r2, #62	@ 0x3e
 80055a6:	2101      	movs	r1, #1
 80055a8:	5499      	strb	r1, [r3, r2]
 80055aa:	e031      	b.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d10b      	bne.n	80055ce <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2202      	movs	r2, #2
 80055ba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d125      	bne.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	223f      	movs	r2, #63	@ 0x3f
 80055c8:	2101      	movs	r1, #1
 80055ca:	5499      	strb	r1, [r3, r2]
 80055cc:	e020      	b.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d10b      	bne.n	80055f0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2204      	movs	r2, #4
 80055dc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d114      	bne.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2240      	movs	r2, #64	@ 0x40
 80055ea:	2101      	movs	r1, #1
 80055ec:	5499      	strb	r1, [r3, r2]
 80055ee:	e00f      	b.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d10a      	bne.n	8005610 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2208      	movs	r2, #8
 80055fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d103      	bne.n	8005610 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2241      	movs	r2, #65	@ 0x41
 800560c:	2101      	movs	r1, #1
 800560e:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	0018      	movs	r0, r3
 8005614:	f7fb fe20 	bl	8001258 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	771a      	strb	r2, [r3, #28]
}
 800561e:	46c0      	nop			@ (mov r8, r8)
 8005620:	46bd      	mov	sp, r7
 8005622:	b004      	add	sp, #16
 8005624:	bd80      	pop	{r7, pc}

08005626 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005632:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	429a      	cmp	r2, r3
 800563c:	d103      	bne.n	8005646 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	771a      	strb	r2, [r3, #28]
 8005644:	e019      	b.n	800567a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	429a      	cmp	r2, r3
 800564e:	d103      	bne.n	8005658 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2202      	movs	r2, #2
 8005654:	771a      	strb	r2, [r3, #28]
 8005656:	e010      	b.n	800567a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	429a      	cmp	r2, r3
 8005660:	d103      	bne.n	800566a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2204      	movs	r2, #4
 8005666:	771a      	strb	r2, [r3, #28]
 8005668:	e007      	b.n	800567a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	429a      	cmp	r2, r3
 8005672:	d102      	bne.n	800567a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2208      	movs	r2, #8
 8005678:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	0018      	movs	r0, r3
 800567e:	f7fb fd67 	bl	8001150 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	771a      	strb	r2, [r3, #28]
}
 8005688:	46c0      	nop			@ (mov r8, r8)
 800568a:	46bd      	mov	sp, r7
 800568c:	b004      	add	sp, #16
 800568e:	bd80      	pop	{r7, pc}

08005690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a3b      	ldr	r2, [pc, #236]	@ (8005790 <TIM_Base_SetConfig+0x100>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d008      	beq.n	80056ba <TIM_Base_SetConfig+0x2a>
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	2380      	movs	r3, #128	@ 0x80
 80056ac:	05db      	lsls	r3, r3, #23
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d003      	beq.n	80056ba <TIM_Base_SetConfig+0x2a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a37      	ldr	r2, [pc, #220]	@ (8005794 <TIM_Base_SetConfig+0x104>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d108      	bne.n	80056cc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2270      	movs	r2, #112	@ 0x70
 80056be:	4393      	bics	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a30      	ldr	r2, [pc, #192]	@ (8005790 <TIM_Base_SetConfig+0x100>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d018      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	2380      	movs	r3, #128	@ 0x80
 80056d8:	05db      	lsls	r3, r3, #23
 80056da:	429a      	cmp	r2, r3
 80056dc:	d013      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2c      	ldr	r2, [pc, #176]	@ (8005794 <TIM_Base_SetConfig+0x104>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00f      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2b      	ldr	r2, [pc, #172]	@ (8005798 <TIM_Base_SetConfig+0x108>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00b      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2a      	ldr	r2, [pc, #168]	@ (800579c <TIM_Base_SetConfig+0x10c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d007      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a29      	ldr	r2, [pc, #164]	@ (80057a0 <TIM_Base_SetConfig+0x110>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d003      	beq.n	8005706 <TIM_Base_SetConfig+0x76>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a28      	ldr	r2, [pc, #160]	@ (80057a4 <TIM_Base_SetConfig+0x114>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d108      	bne.n	8005718 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	4a27      	ldr	r2, [pc, #156]	@ (80057a8 <TIM_Base_SetConfig+0x118>)
 800570a:	4013      	ands	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4313      	orrs	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2280      	movs	r2, #128	@ 0x80
 800571c:	4393      	bics	r3, r2
 800571e:	001a      	movs	r2, r3
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689a      	ldr	r2, [r3, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a13      	ldr	r2, [pc, #76]	@ (8005790 <TIM_Base_SetConfig+0x100>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d00b      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a14      	ldr	r2, [pc, #80]	@ (800579c <TIM_Base_SetConfig+0x10c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d007      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a13      	ldr	r2, [pc, #76]	@ (80057a0 <TIM_Base_SetConfig+0x110>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d003      	beq.n	800575e <TIM_Base_SetConfig+0xce>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a12      	ldr	r2, [pc, #72]	@ (80057a4 <TIM_Base_SetConfig+0x114>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d103      	bne.n	8005766 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	691a      	ldr	r2, [r3, #16]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	2201      	movs	r2, #1
 8005772:	4013      	ands	r3, r2
 8005774:	2b01      	cmp	r3, #1
 8005776:	d106      	bne.n	8005786 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2201      	movs	r2, #1
 800577e:	4393      	bics	r3, r2
 8005780:	001a      	movs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	611a      	str	r2, [r3, #16]
  }
}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	46bd      	mov	sp, r7
 800578a:	b004      	add	sp, #16
 800578c:	bd80      	pop	{r7, pc}
 800578e:	46c0      	nop			@ (mov r8, r8)
 8005790:	40012c00 	.word	0x40012c00
 8005794:	40000400 	.word	0x40000400
 8005798:	40002000 	.word	0x40002000
 800579c:	40014000 	.word	0x40014000
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800
 80057a8:	fffffcff 	.word	0xfffffcff

080057ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	2201      	movs	r2, #1
 80057c2:	4393      	bics	r3, r2
 80057c4:	001a      	movs	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2270      	movs	r2, #112	@ 0x70
 80057da:	4393      	bics	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2203      	movs	r2, #3
 80057e2:	4393      	bics	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2202      	movs	r2, #2
 80057f4:	4393      	bics	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	4313      	orrs	r3, r2
 8005800:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a27      	ldr	r2, [pc, #156]	@ (80058a4 <TIM_OC1_SetConfig+0xf8>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d00b      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a26      	ldr	r2, [pc, #152]	@ (80058a8 <TIM_OC1_SetConfig+0xfc>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d007      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a25      	ldr	r2, [pc, #148]	@ (80058ac <TIM_OC1_SetConfig+0x100>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d003      	beq.n	8005822 <TIM_OC1_SetConfig+0x76>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a24      	ldr	r2, [pc, #144]	@ (80058b0 <TIM_OC1_SetConfig+0x104>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d10c      	bne.n	800583c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2208      	movs	r2, #8
 8005826:	4393      	bics	r3, r2
 8005828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	2204      	movs	r2, #4
 8005838:	4393      	bics	r3, r2
 800583a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a19      	ldr	r2, [pc, #100]	@ (80058a4 <TIM_OC1_SetConfig+0xf8>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00b      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a18      	ldr	r2, [pc, #96]	@ (80058a8 <TIM_OC1_SetConfig+0xfc>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d007      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a17      	ldr	r2, [pc, #92]	@ (80058ac <TIM_OC1_SetConfig+0x100>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <TIM_OC1_SetConfig+0xb0>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a16      	ldr	r2, [pc, #88]	@ (80058b0 <TIM_OC1_SetConfig+0x104>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d111      	bne.n	8005880 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	4a15      	ldr	r2, [pc, #84]	@ (80058b4 <TIM_OC1_SetConfig+0x108>)
 8005860:	4013      	ands	r3, r2
 8005862:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	4a14      	ldr	r2, [pc, #80]	@ (80058b8 <TIM_OC1_SetConfig+0x10c>)
 8005868:	4013      	ands	r3, r2
 800586a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	699b      	ldr	r3, [r3, #24]
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	621a      	str	r2, [r3, #32]
}
 800589a:	46c0      	nop			@ (mov r8, r8)
 800589c:	46bd      	mov	sp, r7
 800589e:	b006      	add	sp, #24
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	46c0      	nop			@ (mov r8, r8)
 80058a4:	40012c00 	.word	0x40012c00
 80058a8:	40014000 	.word	0x40014000
 80058ac:	40014400 	.word	0x40014400
 80058b0:	40014800 	.word	0x40014800
 80058b4:	fffffeff 	.word	0xfffffeff
 80058b8:	fffffdff 	.word	0xfffffdff

080058bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	2210      	movs	r2, #16
 80058d2:	4393      	bics	r3, r2
 80058d4:	001a      	movs	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	4a2e      	ldr	r2, [pc, #184]	@ (80059a4 <TIM_OC2_SetConfig+0xe8>)
 80058ea:	4013      	ands	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	4a2d      	ldr	r2, [pc, #180]	@ (80059a8 <TIM_OC2_SetConfig+0xec>)
 80058f2:	4013      	ands	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	021b      	lsls	r3, r3, #8
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	4313      	orrs	r3, r2
 8005900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2220      	movs	r2, #32
 8005906:	4393      	bics	r3, r2
 8005908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	011b      	lsls	r3, r3, #4
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	4313      	orrs	r3, r2
 8005914:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a24      	ldr	r2, [pc, #144]	@ (80059ac <TIM_OC2_SetConfig+0xf0>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d10d      	bne.n	800593a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2280      	movs	r2, #128	@ 0x80
 8005922:	4393      	bics	r3, r2
 8005924:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	697a      	ldr	r2, [r7, #20]
 800592e:	4313      	orrs	r3, r2
 8005930:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2240      	movs	r2, #64	@ 0x40
 8005936:	4393      	bics	r3, r2
 8005938:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a1b      	ldr	r2, [pc, #108]	@ (80059ac <TIM_OC2_SetConfig+0xf0>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00b      	beq.n	800595a <TIM_OC2_SetConfig+0x9e>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1a      	ldr	r2, [pc, #104]	@ (80059b0 <TIM_OC2_SetConfig+0xf4>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d007      	beq.n	800595a <TIM_OC2_SetConfig+0x9e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a19      	ldr	r2, [pc, #100]	@ (80059b4 <TIM_OC2_SetConfig+0xf8>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d003      	beq.n	800595a <TIM_OC2_SetConfig+0x9e>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a18      	ldr	r2, [pc, #96]	@ (80059b8 <TIM_OC2_SetConfig+0xfc>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d113      	bne.n	8005982 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	4a17      	ldr	r2, [pc, #92]	@ (80059bc <TIM_OC2_SetConfig+0x100>)
 800595e:	4013      	ands	r3, r2
 8005960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	4a16      	ldr	r2, [pc, #88]	@ (80059c0 <TIM_OC2_SetConfig+0x104>)
 8005966:	4013      	ands	r3, r2
 8005968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	693a      	ldr	r2, [r7, #16]
 8005972:	4313      	orrs	r3, r2
 8005974:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	699b      	ldr	r3, [r3, #24]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	685a      	ldr	r2, [r3, #4]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	621a      	str	r2, [r3, #32]
}
 800599c:	46c0      	nop			@ (mov r8, r8)
 800599e:	46bd      	mov	sp, r7
 80059a0:	b006      	add	sp, #24
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	ffff8fff 	.word	0xffff8fff
 80059a8:	fffffcff 	.word	0xfffffcff
 80059ac:	40012c00 	.word	0x40012c00
 80059b0:	40014000 	.word	0x40014000
 80059b4:	40014400 	.word	0x40014400
 80059b8:	40014800 	.word	0x40014800
 80059bc:	fffffbff 	.word	0xfffffbff
 80059c0:	fffff7ff 	.word	0xfffff7ff

080059c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	4a33      	ldr	r2, [pc, #204]	@ (8005aa8 <TIM_OC3_SetConfig+0xe4>)
 80059da:	401a      	ands	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2270      	movs	r2, #112	@ 0x70
 80059f0:	4393      	bics	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2203      	movs	r2, #3
 80059f8:	4393      	bics	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	4a28      	ldr	r2, [pc, #160]	@ (8005aac <TIM_OC3_SetConfig+0xe8>)
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	021b      	lsls	r3, r3, #8
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a24      	ldr	r2, [pc, #144]	@ (8005ab0 <TIM_OC3_SetConfig+0xec>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d10d      	bne.n	8005a3e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	4a23      	ldr	r2, [pc, #140]	@ (8005ab4 <TIM_OC3_SetConfig+0xf0>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	4a1f      	ldr	r2, [pc, #124]	@ (8005ab8 <TIM_OC3_SetConfig+0xf4>)
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a1b      	ldr	r2, [pc, #108]	@ (8005ab0 <TIM_OC3_SetConfig+0xec>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00b      	beq.n	8005a5e <TIM_OC3_SetConfig+0x9a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a1c      	ldr	r2, [pc, #112]	@ (8005abc <TIM_OC3_SetConfig+0xf8>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d007      	beq.n	8005a5e <TIM_OC3_SetConfig+0x9a>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a1b      	ldr	r2, [pc, #108]	@ (8005ac0 <TIM_OC3_SetConfig+0xfc>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d003      	beq.n	8005a5e <TIM_OC3_SetConfig+0x9a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a1a      	ldr	r2, [pc, #104]	@ (8005ac4 <TIM_OC3_SetConfig+0x100>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d113      	bne.n	8005a86 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	4a19      	ldr	r2, [pc, #100]	@ (8005ac8 <TIM_OC3_SetConfig+0x104>)
 8005a62:	4013      	ands	r3, r2
 8005a64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	4a18      	ldr	r2, [pc, #96]	@ (8005acc <TIM_OC3_SetConfig+0x108>)
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	011b      	lsls	r3, r3, #4
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	621a      	str	r2, [r3, #32]
}
 8005aa0:	46c0      	nop			@ (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b006      	add	sp, #24
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	fffffeff 	.word	0xfffffeff
 8005aac:	fffffdff 	.word	0xfffffdff
 8005ab0:	40012c00 	.word	0x40012c00
 8005ab4:	fffff7ff 	.word	0xfffff7ff
 8005ab8:	fffffbff 	.word	0xfffffbff
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	40014400 	.word	0x40014400
 8005ac4:	40014800 	.word	0x40014800
 8005ac8:	ffffefff 	.word	0xffffefff
 8005acc:	ffffdfff 	.word	0xffffdfff

08005ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	4a26      	ldr	r2, [pc, #152]	@ (8005b80 <TIM_OC4_SetConfig+0xb0>)
 8005ae6:	401a      	ands	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4a22      	ldr	r2, [pc, #136]	@ (8005b84 <TIM_OC4_SetConfig+0xb4>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4a21      	ldr	r2, [pc, #132]	@ (8005b88 <TIM_OC4_SetConfig+0xb8>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	021b      	lsls	r3, r3, #8
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	4a1d      	ldr	r2, [pc, #116]	@ (8005b8c <TIM_OC4_SetConfig+0xbc>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	031b      	lsls	r3, r3, #12
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a19      	ldr	r2, [pc, #100]	@ (8005b90 <TIM_OC4_SetConfig+0xc0>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d00b      	beq.n	8005b48 <TIM_OC4_SetConfig+0x78>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a18      	ldr	r2, [pc, #96]	@ (8005b94 <TIM_OC4_SetConfig+0xc4>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d007      	beq.n	8005b48 <TIM_OC4_SetConfig+0x78>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a17      	ldr	r2, [pc, #92]	@ (8005b98 <TIM_OC4_SetConfig+0xc8>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d003      	beq.n	8005b48 <TIM_OC4_SetConfig+0x78>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a16      	ldr	r2, [pc, #88]	@ (8005b9c <TIM_OC4_SetConfig+0xcc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d109      	bne.n	8005b5c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	4a15      	ldr	r2, [pc, #84]	@ (8005ba0 <TIM_OC4_SetConfig+0xd0>)
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	019b      	lsls	r3, r3, #6
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685a      	ldr	r2, [r3, #4]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	621a      	str	r2, [r3, #32]
}
 8005b76:	46c0      	nop			@ (mov r8, r8)
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	b006      	add	sp, #24
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	46c0      	nop			@ (mov r8, r8)
 8005b80:	ffffefff 	.word	0xffffefff
 8005b84:	ffff8fff 	.word	0xffff8fff
 8005b88:	fffffcff 	.word	0xfffffcff
 8005b8c:	ffffdfff 	.word	0xffffdfff
 8005b90:	40012c00 	.word	0x40012c00
 8005b94:	40014000 	.word	0x40014000
 8005b98:	40014400 	.word	0x40014400
 8005b9c:	40014800 	.word	0x40014800
 8005ba0:	ffffbfff 	.word	0xffffbfff

08005ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	4393      	bics	r3, r2
 8005bbe:	001a      	movs	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	22f0      	movs	r2, #240	@ 0xf0
 8005bce:	4393      	bics	r3, r2
 8005bd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	011b      	lsls	r3, r3, #4
 8005bd6:	693a      	ldr	r2, [r7, #16]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	220a      	movs	r2, #10
 8005be0:	4393      	bics	r3, r2
 8005be2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	621a      	str	r2, [r3, #32]
}
 8005bf8:	46c0      	nop			@ (mov r8, r8)
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	b006      	add	sp, #24
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	2210      	movs	r2, #16
 8005c18:	4393      	bics	r3, r2
 8005c1a:	001a      	movs	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	4a0d      	ldr	r2, [pc, #52]	@ (8005c60 <TIM_TI2_ConfigInputStage+0x60>)
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	031b      	lsls	r3, r3, #12
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	22a0      	movs	r2, #160	@ 0xa0
 8005c3c:	4393      	bics	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	b006      	add	sp, #24
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	ffff0fff 	.word	0xffff0fff

08005c64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2270      	movs	r2, #112	@ 0x70
 8005c78:	4393      	bics	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	2207      	movs	r2, #7
 8005c84:	4313      	orrs	r3, r2
 8005c86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	609a      	str	r2, [r3, #8]
}
 8005c8e:	46c0      	nop			@ (mov r8, r8)
 8005c90:	46bd      	mov	sp, r7
 8005c92:	b004      	add	sp, #16
 8005c94:	bd80      	pop	{r7, pc}
	...

08005c98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
 8005ca4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	4a09      	ldr	r2, [pc, #36]	@ (8005cd4 <TIM_ETR_SetConfig+0x3c>)
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	021a      	lsls	r2, r3, #8
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	697a      	ldr	r2, [r7, #20]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	609a      	str	r2, [r3, #8]
}
 8005ccc:	46c0      	nop			@ (mov r8, r8)
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b006      	add	sp, #24
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	ffff00ff 	.word	0xffff00ff

08005cd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	221f      	movs	r2, #31
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2201      	movs	r2, #1
 8005cec:	409a      	lsls	r2, r3
 8005cee:	0013      	movs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	43d2      	mvns	r2, r2
 8005cfa:	401a      	ands	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a1a      	ldr	r2, [r3, #32]
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	211f      	movs	r1, #31
 8005d08:	400b      	ands	r3, r1
 8005d0a:	6879      	ldr	r1, [r7, #4]
 8005d0c:	4099      	lsls	r1, r3
 8005d0e:	000b      	movs	r3, r1
 8005d10:	431a      	orrs	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	621a      	str	r2, [r3, #32]
}
 8005d16:	46c0      	nop			@ (mov r8, r8)
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	b006      	add	sp, #24
 8005d1c:	bd80      	pop	{r7, pc}
	...

08005d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	223c      	movs	r2, #60	@ 0x3c
 8005d2e:	5c9b      	ldrb	r3, [r3, r2]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e047      	b.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	223c      	movs	r2, #60	@ 0x3c
 8005d3c:	2101      	movs	r1, #1
 8005d3e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	223d      	movs	r2, #61	@ 0x3d
 8005d44:	2102      	movs	r1, #2
 8005d46:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2270      	movs	r2, #112	@ 0x70
 8005d5c:	4393      	bics	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a16      	ldr	r2, [pc, #88]	@ (8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d00f      	beq.n	8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	2380      	movs	r3, #128	@ 0x80
 8005d82:	05db      	lsls	r3, r3, #23
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d009      	beq.n	8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a11      	ldr	r2, [pc, #68]	@ (8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d004      	beq.n	8005d9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a10      	ldr	r2, [pc, #64]	@ (8005dd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d10c      	bne.n	8005db6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2280      	movs	r2, #128	@ 0x80
 8005da0:	4393      	bics	r3, r2
 8005da2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	223d      	movs	r2, #61	@ 0x3d
 8005dba:	2101      	movs	r1, #1
 8005dbc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	223c      	movs	r2, #60	@ 0x3c
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	0018      	movs	r0, r3
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	b004      	add	sp, #16
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40012c00 	.word	0x40012c00
 8005dd4:	40000400 	.word	0x40000400
 8005dd8:	40014000 	.word	0x40014000

08005ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005de4:	46c0      	nop			@ (mov r8, r8)
 8005de6:	46bd      	mov	sp, r7
 8005de8:	b002      	add	sp, #8
 8005dea:	bd80      	pop	{r7, pc}

08005dec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005df4:	46c0      	nop			@ (mov r8, r8)
 8005df6:	46bd      	mov	sp, r7
 8005df8:	b002      	add	sp, #8
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2244      	movs	r2, #68	@ 0x44
 8005e08:	2100      	movs	r1, #0
 8005e0a:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005e0c:	4b05      	ldr	r3, [pc, #20]	@ (8005e24 <USB_EnableGlobalInt+0x28>)
 8005e0e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	b299      	uxth	r1, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2240      	movs	r2, #64	@ 0x40
 8005e18:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	b004      	add	sp, #16
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	0000bf80 	.word	0x0000bf80

08005e28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005e30:	4b09      	ldr	r3, [pc, #36]	@ (8005e58 <USB_DisableGlobalInt+0x30>)
 8005e32:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2240      	movs	r2, #64	@ 0x40
 8005e38:	5a9b      	ldrh	r3, [r3, r2]
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	b292      	uxth	r2, r2
 8005e40:	43d2      	mvns	r2, r2
 8005e42:	b292      	uxth	r2, r2
 8005e44:	4013      	ands	r3, r2
 8005e46:	b299      	uxth	r1, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2240      	movs	r2, #64	@ 0x40
 8005e4c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	0018      	movs	r0, r3
 8005e52:	46bd      	mov	sp, r7
 8005e54:	b004      	add	sp, #16
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	0000bf80 	.word	0x0000bf80

08005e5c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	1d3b      	adds	r3, r7, #4
 8005e66:	6019      	str	r1, [r3, #0]
 8005e68:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2240      	movs	r2, #64	@ 0x40
 8005e6e:	2101      	movs	r1, #1
 8005e70:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2240      	movs	r2, #64	@ 0x40
 8005e76:	2100      	movs	r1, #0
 8005e78:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2244      	movs	r2, #68	@ 0x44
 8005e7e:	2100      	movs	r1, #0
 8005e80:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2250      	movs	r2, #80	@ 0x50
 8005e86:	2100      	movs	r1, #0
 8005e88:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	0018      	movs	r0, r3
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	b004      	add	sp, #16
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b09c      	sub	sp, #112	@ 0x70
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e9e:	236f      	movs	r3, #111	@ 0x6f
 8005ea0:	18fb      	adds	r3, r7, r3
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	18d3      	adds	r3, r2, r3
 8005eb0:	881b      	ldrh	r3, [r3, #0]
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	236c      	movs	r3, #108	@ 0x6c
 8005eb6:	18fb      	adds	r3, r7, r3
 8005eb8:	49a1      	ldr	r1, [pc, #644]	@ (8006140 <USB_ActivateEndpoint+0x2ac>)
 8005eba:	400a      	ands	r2, r1
 8005ebc:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	78db      	ldrb	r3, [r3, #3]
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d017      	beq.n	8005ef6 <USB_ActivateEndpoint+0x62>
 8005ec6:	dc28      	bgt.n	8005f1a <USB_ActivateEndpoint+0x86>
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d00e      	beq.n	8005eea <USB_ActivateEndpoint+0x56>
 8005ecc:	dc25      	bgt.n	8005f1a <USB_ActivateEndpoint+0x86>
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <USB_ActivateEndpoint+0x44>
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d018      	beq.n	8005f08 <USB_ActivateEndpoint+0x74>
 8005ed6:	e020      	b.n	8005f1a <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005ed8:	226c      	movs	r2, #108	@ 0x6c
 8005eda:	18bb      	adds	r3, r7, r2
 8005edc:	18ba      	adds	r2, r7, r2
 8005ede:	8812      	ldrh	r2, [r2, #0]
 8005ee0:	2180      	movs	r1, #128	@ 0x80
 8005ee2:	0089      	lsls	r1, r1, #2
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	801a      	strh	r2, [r3, #0]
      break;
 8005ee8:	e01c      	b.n	8005f24 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 8005eea:	226c      	movs	r2, #108	@ 0x6c
 8005eec:	18bb      	adds	r3, r7, r2
 8005eee:	18ba      	adds	r2, r7, r2
 8005ef0:	8812      	ldrh	r2, [r2, #0]
 8005ef2:	801a      	strh	r2, [r3, #0]
      break;
 8005ef4:	e016      	b.n	8005f24 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005ef6:	226c      	movs	r2, #108	@ 0x6c
 8005ef8:	18bb      	adds	r3, r7, r2
 8005efa:	18ba      	adds	r2, r7, r2
 8005efc:	8812      	ldrh	r2, [r2, #0]
 8005efe:	21c0      	movs	r1, #192	@ 0xc0
 8005f00:	00c9      	lsls	r1, r1, #3
 8005f02:	430a      	orrs	r2, r1
 8005f04:	801a      	strh	r2, [r3, #0]
      break;
 8005f06:	e00d      	b.n	8005f24 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005f08:	226c      	movs	r2, #108	@ 0x6c
 8005f0a:	18bb      	adds	r3, r7, r2
 8005f0c:	18ba      	adds	r2, r7, r2
 8005f0e:	8812      	ldrh	r2, [r2, #0]
 8005f10:	2180      	movs	r1, #128	@ 0x80
 8005f12:	00c9      	lsls	r1, r1, #3
 8005f14:	430a      	orrs	r2, r1
 8005f16:	801a      	strh	r2, [r3, #0]
      break;
 8005f18:	e004      	b.n	8005f24 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8005f1a:	236f      	movs	r3, #111	@ 0x6f
 8005f1c:	18fb      	adds	r3, r7, r3
 8005f1e:	2201      	movs	r2, #1
 8005f20:	701a      	strb	r2, [r3, #0]
      break;
 8005f22:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	18d3      	adds	r3, r2, r3
 8005f2e:	226c      	movs	r2, #108	@ 0x6c
 8005f30:	18ba      	adds	r2, r7, r2
 8005f32:	8812      	ldrh	r2, [r2, #0]
 8005f34:	4983      	ldr	r1, [pc, #524]	@ (8006144 <USB_ActivateEndpoint+0x2b0>)
 8005f36:	430a      	orrs	r2, r1
 8005f38:	b292      	uxth	r2, r2
 8005f3a:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	18d3      	adds	r3, r2, r3
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	b21b      	sxth	r3, r3
 8005f4c:	4a7e      	ldr	r2, [pc, #504]	@ (8006148 <USB_ActivateEndpoint+0x2b4>)
 8005f4e:	4013      	ands	r3, r2
 8005f50:	b21a      	sxth	r2, r3
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	b21b      	sxth	r3, r3
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	b21a      	sxth	r2, r3
 8005f5c:	2166      	movs	r1, #102	@ 0x66
 8005f5e:	187b      	adds	r3, r7, r1
 8005f60:	801a      	strh	r2, [r3, #0]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	781b      	ldrb	r3, [r3, #0]
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	18d3      	adds	r3, r2, r3
 8005f6c:	187a      	adds	r2, r7, r1
 8005f6e:	8812      	ldrh	r2, [r2, #0]
 8005f70:	4974      	ldr	r1, [pc, #464]	@ (8006144 <USB_ActivateEndpoint+0x2b0>)
 8005f72:	430a      	orrs	r2, r1
 8005f74:	b292      	uxth	r2, r2
 8005f76:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	7b1b      	ldrb	r3, [r3, #12]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d000      	beq.n	8005f82 <USB_ActivateEndpoint+0xee>
 8005f80:	e177      	b.n	8006272 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	785b      	ldrb	r3, [r3, #1]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d100      	bne.n	8005f8c <USB_ActivateEndpoint+0xf8>
 8005f8a:	e07a      	b.n	8006082 <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	61bb      	str	r3, [r7, #24]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2250      	movs	r2, #80	@ 0x50
 8005f94:	5a9b      	ldrh	r3, [r3, r2]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	001a      	movs	r2, r3
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	189b      	adds	r3, r3, r2
 8005f9e:	61bb      	str	r3, [r7, #24]
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	00da      	lsls	r2, r3, #3
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	18d3      	adds	r3, r2, r3
 8005faa:	2280      	movs	r2, #128	@ 0x80
 8005fac:	00d2      	lsls	r2, r2, #3
 8005fae:	4694      	mov	ip, r2
 8005fb0:	4463      	add	r3, ip
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	88db      	ldrh	r3, [r3, #6]
 8005fb8:	085b      	lsrs	r3, r3, #1
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	18db      	adds	r3, r3, r3
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	18d2      	adds	r2, r2, r3
 8005fce:	2112      	movs	r1, #18
 8005fd0:	187b      	adds	r3, r7, r1
 8005fd2:	8812      	ldrh	r2, [r2, #0]
 8005fd4:	801a      	strh	r2, [r3, #0]
 8005fd6:	187b      	adds	r3, r7, r1
 8005fd8:	881b      	ldrh	r3, [r3, #0]
 8005fda:	2240      	movs	r2, #64	@ 0x40
 8005fdc:	4013      	ands	r3, r2
 8005fde:	d016      	beq.n	800600e <USB_ActivateEndpoint+0x17a>
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	18d3      	adds	r3, r2, r3
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	2010      	movs	r0, #16
 8005ff0:	183b      	adds	r3, r7, r0
 8005ff2:	4955      	ldr	r1, [pc, #340]	@ (8006148 <USB_ActivateEndpoint+0x2b4>)
 8005ff4:	400a      	ands	r2, r1
 8005ff6:	801a      	strh	r2, [r3, #0]
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	18d3      	adds	r3, r2, r3
 8006002:	183a      	adds	r2, r7, r0
 8006004:	8812      	ldrh	r2, [r2, #0]
 8006006:	4951      	ldr	r1, [pc, #324]	@ (800614c <USB_ActivateEndpoint+0x2b8>)
 8006008:	430a      	orrs	r2, r1
 800600a:	b292      	uxth	r2, r2
 800600c:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	78db      	ldrb	r3, [r3, #3]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d01d      	beq.n	8006052 <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	18d3      	adds	r3, r2, r3
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	b29a      	uxth	r2, r3
 8006024:	200c      	movs	r0, #12
 8006026:	183b      	adds	r3, r7, r0
 8006028:	4949      	ldr	r1, [pc, #292]	@ (8006150 <USB_ActivateEndpoint+0x2bc>)
 800602a:	400a      	ands	r2, r1
 800602c:	801a      	strh	r2, [r3, #0]
 800602e:	183b      	adds	r3, r7, r0
 8006030:	183a      	adds	r2, r7, r0
 8006032:	8812      	ldrh	r2, [r2, #0]
 8006034:	2120      	movs	r1, #32
 8006036:	404a      	eors	r2, r1
 8006038:	801a      	strh	r2, [r3, #0]
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	18d3      	adds	r3, r2, r3
 8006044:	183a      	adds	r2, r7, r0
 8006046:	8812      	ldrh	r2, [r2, #0]
 8006048:	493e      	ldr	r1, [pc, #248]	@ (8006144 <USB_ActivateEndpoint+0x2b0>)
 800604a:	430a      	orrs	r2, r1
 800604c:	b292      	uxth	r2, r2
 800604e:	801a      	strh	r2, [r3, #0]
 8006050:	e2b5      	b.n	80065be <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	18d3      	adds	r3, r2, r3
 800605c:	881b      	ldrh	r3, [r3, #0]
 800605e:	b29a      	uxth	r2, r3
 8006060:	200e      	movs	r0, #14
 8006062:	183b      	adds	r3, r7, r0
 8006064:	493a      	ldr	r1, [pc, #232]	@ (8006150 <USB_ActivateEndpoint+0x2bc>)
 8006066:	400a      	ands	r2, r1
 8006068:	801a      	strh	r2, [r3, #0]
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	18d3      	adds	r3, r2, r3
 8006074:	183a      	adds	r2, r7, r0
 8006076:	8812      	ldrh	r2, [r2, #0]
 8006078:	4932      	ldr	r1, [pc, #200]	@ (8006144 <USB_ActivateEndpoint+0x2b0>)
 800607a:	430a      	orrs	r2, r1
 800607c:	b292      	uxth	r2, r2
 800607e:	801a      	strh	r2, [r3, #0]
 8006080:	e29d      	b.n	80065be <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	633b      	str	r3, [r7, #48]	@ 0x30
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2250      	movs	r2, #80	@ 0x50
 800608a:	5a9b      	ldrh	r3, [r3, r2]
 800608c:	b29b      	uxth	r3, r3
 800608e:	001a      	movs	r2, r3
 8006090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006092:	189b      	adds	r3, r3, r2
 8006094:	633b      	str	r3, [r7, #48]	@ 0x30
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	781b      	ldrb	r3, [r3, #0]
 800609a:	00da      	lsls	r2, r3, #3
 800609c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609e:	18d3      	adds	r3, r2, r3
 80060a0:	4a2c      	ldr	r2, [pc, #176]	@ (8006154 <USB_ActivateEndpoint+0x2c0>)
 80060a2:	4694      	mov	ip, r2
 80060a4:	4463      	add	r3, ip
 80060a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	88db      	ldrh	r3, [r3, #6]
 80060ac:	085b      	lsrs	r3, r3, #1
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	18db      	adds	r3, r3, r3
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2250      	movs	r2, #80	@ 0x50
 80060c0:	5a9b      	ldrh	r3, [r3, r2]
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	001a      	movs	r2, r3
 80060c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c8:	189b      	adds	r3, r3, r2
 80060ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	00da      	lsls	r2, r3, #3
 80060d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d4:	18d3      	adds	r3, r2, r3
 80060d6:	4a20      	ldr	r2, [pc, #128]	@ (8006158 <USB_ActivateEndpoint+0x2c4>)
 80060d8:	4694      	mov	ip, r2
 80060da:	4463      	add	r3, ip
 80060dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	059b      	lsls	r3, r3, #22
 80060e6:	0d9b      	lsrs	r3, r3, #22
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ec:	801a      	strh	r2, [r3, #0]
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d108      	bne.n	8006108 <USB_ActivateEndpoint+0x274>
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	881b      	ldrh	r3, [r3, #0]
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	4a17      	ldr	r2, [pc, #92]	@ (800615c <USB_ActivateEndpoint+0x2c8>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	b29a      	uxth	r2, r3
 8006102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006104:	801a      	strh	r2, [r3, #0]
 8006106:	e045      	b.n	8006194 <USB_ActivateEndpoint+0x300>
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	2b3e      	cmp	r3, #62	@ 0x3e
 800610e:	d827      	bhi.n	8006160 <USB_ActivateEndpoint+0x2cc>
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	085b      	lsrs	r3, r3, #1
 8006116:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	2201      	movs	r2, #1
 800611e:	4013      	ands	r3, r2
 8006120:	d002      	beq.n	8006128 <USB_ActivateEndpoint+0x294>
 8006122:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006124:	3301      	adds	r3, #1
 8006126:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612a:	881b      	ldrh	r3, [r3, #0]
 800612c:	b29a      	uxth	r2, r3
 800612e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006130:	b29b      	uxth	r3, r3
 8006132:	029b      	lsls	r3, r3, #10
 8006134:	b29b      	uxth	r3, r3
 8006136:	4313      	orrs	r3, r2
 8006138:	b29a      	uxth	r2, r3
 800613a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613c:	801a      	strh	r2, [r3, #0]
 800613e:	e029      	b.n	8006194 <USB_ActivateEndpoint+0x300>
 8006140:	ffff898f 	.word	0xffff898f
 8006144:	ffff8080 	.word	0xffff8080
 8006148:	ffff8f8f 	.word	0xffff8f8f
 800614c:	ffff80c0 	.word	0xffff80c0
 8006150:	ffff8fbf 	.word	0xffff8fbf
 8006154:	00000404 	.word	0x00000404
 8006158:	00000406 	.word	0x00000406
 800615c:	ffff8000 	.word	0xffff8000
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	095b      	lsrs	r3, r3, #5
 8006166:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	221f      	movs	r2, #31
 800616e:	4013      	ands	r3, r2
 8006170:	d102      	bne.n	8006178 <USB_ActivateEndpoint+0x2e4>
 8006172:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006174:	3b01      	subs	r3, #1
 8006176:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617a:	881b      	ldrh	r3, [r3, #0]
 800617c:	b29a      	uxth	r2, r3
 800617e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006180:	b29b      	uxth	r3, r3
 8006182:	029b      	lsls	r3, r3, #10
 8006184:	b29b      	uxth	r3, r3
 8006186:	4313      	orrs	r3, r2
 8006188:	b29b      	uxth	r3, r3
 800618a:	4ab5      	ldr	r2, [pc, #724]	@ (8006460 <USB_ActivateEndpoint+0x5cc>)
 800618c:	4313      	orrs	r3, r2
 800618e:	b29a      	uxth	r2, r3
 8006190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006192:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	18d2      	adds	r2, r2, r3
 800619e:	2122      	movs	r1, #34	@ 0x22
 80061a0:	187b      	adds	r3, r7, r1
 80061a2:	8812      	ldrh	r2, [r2, #0]
 80061a4:	801a      	strh	r2, [r3, #0]
 80061a6:	187b      	adds	r3, r7, r1
 80061a8:	881a      	ldrh	r2, [r3, #0]
 80061aa:	2380      	movs	r3, #128	@ 0x80
 80061ac:	01db      	lsls	r3, r3, #7
 80061ae:	4013      	ands	r3, r2
 80061b0:	d016      	beq.n	80061e0 <USB_ActivateEndpoint+0x34c>
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	18d3      	adds	r3, r2, r3
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	b29a      	uxth	r2, r3
 80061c0:	2020      	movs	r0, #32
 80061c2:	183b      	adds	r3, r7, r0
 80061c4:	49a7      	ldr	r1, [pc, #668]	@ (8006464 <USB_ActivateEndpoint+0x5d0>)
 80061c6:	400a      	ands	r2, r1
 80061c8:	801a      	strh	r2, [r3, #0]
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	009b      	lsls	r3, r3, #2
 80061d2:	18d3      	adds	r3, r2, r3
 80061d4:	183a      	adds	r2, r7, r0
 80061d6:	8812      	ldrh	r2, [r2, #0]
 80061d8:	49a3      	ldr	r1, [pc, #652]	@ (8006468 <USB_ActivateEndpoint+0x5d4>)
 80061da:	430a      	orrs	r2, r1
 80061dc:	b292      	uxth	r2, r2
 80061de:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d125      	bne.n	8006234 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	18d3      	adds	r3, r2, r3
 80061f2:	881b      	ldrh	r3, [r3, #0]
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	201c      	movs	r0, #28
 80061f8:	183b      	adds	r3, r7, r0
 80061fa:	499c      	ldr	r1, [pc, #624]	@ (800646c <USB_ActivateEndpoint+0x5d8>)
 80061fc:	400a      	ands	r2, r1
 80061fe:	801a      	strh	r2, [r3, #0]
 8006200:	183b      	adds	r3, r7, r0
 8006202:	183a      	adds	r2, r7, r0
 8006204:	8812      	ldrh	r2, [r2, #0]
 8006206:	2180      	movs	r1, #128	@ 0x80
 8006208:	0149      	lsls	r1, r1, #5
 800620a:	404a      	eors	r2, r1
 800620c:	801a      	strh	r2, [r3, #0]
 800620e:	183b      	adds	r3, r7, r0
 8006210:	183a      	adds	r2, r7, r0
 8006212:	8812      	ldrh	r2, [r2, #0]
 8006214:	2180      	movs	r1, #128	@ 0x80
 8006216:	0189      	lsls	r1, r1, #6
 8006218:	404a      	eors	r2, r1
 800621a:	801a      	strh	r2, [r3, #0]
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	781b      	ldrb	r3, [r3, #0]
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	18d3      	adds	r3, r2, r3
 8006226:	183a      	adds	r2, r7, r0
 8006228:	8812      	ldrh	r2, [r2, #0]
 800622a:	4991      	ldr	r1, [pc, #580]	@ (8006470 <USB_ActivateEndpoint+0x5dc>)
 800622c:	430a      	orrs	r2, r1
 800622e:	b292      	uxth	r2, r2
 8006230:	801a      	strh	r2, [r3, #0]
 8006232:	e1c4      	b.n	80065be <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	18d3      	adds	r3, r2, r3
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	b29a      	uxth	r2, r3
 8006242:	201e      	movs	r0, #30
 8006244:	183b      	adds	r3, r7, r0
 8006246:	4989      	ldr	r1, [pc, #548]	@ (800646c <USB_ActivateEndpoint+0x5d8>)
 8006248:	400a      	ands	r2, r1
 800624a:	801a      	strh	r2, [r3, #0]
 800624c:	183b      	adds	r3, r7, r0
 800624e:	183a      	adds	r2, r7, r0
 8006250:	8812      	ldrh	r2, [r2, #0]
 8006252:	2180      	movs	r1, #128	@ 0x80
 8006254:	0189      	lsls	r1, r1, #6
 8006256:	404a      	eors	r2, r1
 8006258:	801a      	strh	r2, [r3, #0]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	18d3      	adds	r3, r2, r3
 8006264:	183a      	adds	r2, r7, r0
 8006266:	8812      	ldrh	r2, [r2, #0]
 8006268:	4981      	ldr	r1, [pc, #516]	@ (8006470 <USB_ActivateEndpoint+0x5dc>)
 800626a:	430a      	orrs	r2, r1
 800626c:	b292      	uxth	r2, r2
 800626e:	801a      	strh	r2, [r3, #0]
 8006270:	e1a5      	b.n	80065be <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	78db      	ldrb	r3, [r3, #3]
 8006276:	2b02      	cmp	r3, #2
 8006278:	d117      	bne.n	80062aa <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	18d3      	adds	r3, r2, r3
 8006284:	881b      	ldrh	r3, [r3, #0]
 8006286:	b29a      	uxth	r2, r3
 8006288:	2062      	movs	r0, #98	@ 0x62
 800628a:	183b      	adds	r3, r7, r0
 800628c:	4975      	ldr	r1, [pc, #468]	@ (8006464 <USB_ActivateEndpoint+0x5d0>)
 800628e:	400a      	ands	r2, r1
 8006290:	801a      	strh	r2, [r3, #0]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	18d3      	adds	r3, r2, r3
 800629c:	183a      	adds	r2, r7, r0
 800629e:	8812      	ldrh	r2, [r2, #0]
 80062a0:	4974      	ldr	r1, [pc, #464]	@ (8006474 <USB_ActivateEndpoint+0x5e0>)
 80062a2:	430a      	orrs	r2, r1
 80062a4:	b292      	uxth	r2, r2
 80062a6:	801a      	strh	r2, [r3, #0]
 80062a8:	e016      	b.n	80062d8 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	18d3      	adds	r3, r2, r3
 80062b4:	881b      	ldrh	r3, [r3, #0]
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	2064      	movs	r0, #100	@ 0x64
 80062ba:	183b      	adds	r3, r7, r0
 80062bc:	496e      	ldr	r1, [pc, #440]	@ (8006478 <USB_ActivateEndpoint+0x5e4>)
 80062be:	400a      	ands	r2, r1
 80062c0:	801a      	strh	r2, [r3, #0]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	18d3      	adds	r3, r2, r3
 80062cc:	183a      	adds	r2, r7, r0
 80062ce:	8812      	ldrh	r2, [r2, #0]
 80062d0:	4967      	ldr	r1, [pc, #412]	@ (8006470 <USB_ActivateEndpoint+0x5dc>)
 80062d2:	430a      	orrs	r2, r1
 80062d4:	b292      	uxth	r2, r2
 80062d6:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2250      	movs	r2, #80	@ 0x50
 80062e0:	5a9b      	ldrh	r3, [r3, r2]
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	001a      	movs	r2, r3
 80062e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062e8:	189b      	adds	r3, r3, r2
 80062ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	00da      	lsls	r2, r3, #3
 80062f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062f4:	18d3      	adds	r3, r2, r3
 80062f6:	2280      	movs	r2, #128	@ 0x80
 80062f8:	00d2      	lsls	r2, r2, #3
 80062fa:	4694      	mov	ip, r2
 80062fc:	4463      	add	r3, ip
 80062fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	891b      	ldrh	r3, [r3, #8]
 8006304:	085b      	lsrs	r3, r3, #1
 8006306:	b29b      	uxth	r3, r3
 8006308:	18db      	adds	r3, r3, r3
 800630a:	b29a      	uxth	r2, r3
 800630c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800630e:	801a      	strh	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	657b      	str	r3, [r7, #84]	@ 0x54
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2250      	movs	r2, #80	@ 0x50
 8006318:	5a9b      	ldrh	r3, [r3, r2]
 800631a:	b29b      	uxth	r3, r3
 800631c:	001a      	movs	r2, r3
 800631e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006320:	189b      	adds	r3, r3, r2
 8006322:	657b      	str	r3, [r7, #84]	@ 0x54
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	00da      	lsls	r2, r3, #3
 800632a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800632c:	18d3      	adds	r3, r2, r3
 800632e:	4a53      	ldr	r2, [pc, #332]	@ (800647c <USB_ActivateEndpoint+0x5e8>)
 8006330:	4694      	mov	ip, r2
 8006332:	4463      	add	r3, ip
 8006334:	653b      	str	r3, [r7, #80]	@ 0x50
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	895b      	ldrh	r3, [r3, #10]
 800633a:	085b      	lsrs	r3, r3, #1
 800633c:	b29b      	uxth	r3, r3
 800633e:	18db      	adds	r3, r3, r3
 8006340:	b29a      	uxth	r2, r3
 8006342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006344:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	785b      	ldrb	r3, [r3, #1]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d000      	beq.n	8006350 <USB_ActivateEndpoint+0x4bc>
 800634e:	e09b      	b.n	8006488 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	18d2      	adds	r2, r2, r3
 800635a:	2140      	movs	r1, #64	@ 0x40
 800635c:	187b      	adds	r3, r7, r1
 800635e:	8812      	ldrh	r2, [r2, #0]
 8006360:	801a      	strh	r2, [r3, #0]
 8006362:	187b      	adds	r3, r7, r1
 8006364:	881a      	ldrh	r2, [r3, #0]
 8006366:	2380      	movs	r3, #128	@ 0x80
 8006368:	01db      	lsls	r3, r3, #7
 800636a:	4013      	ands	r3, r2
 800636c:	d016      	beq.n	800639c <USB_ActivateEndpoint+0x508>
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	18d3      	adds	r3, r2, r3
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	b29a      	uxth	r2, r3
 800637c:	203e      	movs	r0, #62	@ 0x3e
 800637e:	183b      	adds	r3, r7, r0
 8006380:	4938      	ldr	r1, [pc, #224]	@ (8006464 <USB_ActivateEndpoint+0x5d0>)
 8006382:	400a      	ands	r2, r1
 8006384:	801a      	strh	r2, [r3, #0]
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	18d3      	adds	r3, r2, r3
 8006390:	183a      	adds	r2, r7, r0
 8006392:	8812      	ldrh	r2, [r2, #0]
 8006394:	4934      	ldr	r1, [pc, #208]	@ (8006468 <USB_ActivateEndpoint+0x5d4>)
 8006396:	430a      	orrs	r2, r1
 8006398:	b292      	uxth	r2, r2
 800639a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	18d2      	adds	r2, r2, r3
 80063a6:	213c      	movs	r1, #60	@ 0x3c
 80063a8:	187b      	adds	r3, r7, r1
 80063aa:	8812      	ldrh	r2, [r2, #0]
 80063ac:	801a      	strh	r2, [r3, #0]
 80063ae:	187b      	adds	r3, r7, r1
 80063b0:	881b      	ldrh	r3, [r3, #0]
 80063b2:	2240      	movs	r2, #64	@ 0x40
 80063b4:	4013      	ands	r3, r2
 80063b6:	d016      	beq.n	80063e6 <USB_ActivateEndpoint+0x552>
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	18d3      	adds	r3, r2, r3
 80063c2:	881b      	ldrh	r3, [r3, #0]
 80063c4:	b29a      	uxth	r2, r3
 80063c6:	203a      	movs	r0, #58	@ 0x3a
 80063c8:	183b      	adds	r3, r7, r0
 80063ca:	4926      	ldr	r1, [pc, #152]	@ (8006464 <USB_ActivateEndpoint+0x5d0>)
 80063cc:	400a      	ands	r2, r1
 80063ce:	801a      	strh	r2, [r3, #0]
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	18d3      	adds	r3, r2, r3
 80063da:	183a      	adds	r2, r7, r0
 80063dc:	8812      	ldrh	r2, [r2, #0]
 80063de:	4928      	ldr	r1, [pc, #160]	@ (8006480 <USB_ActivateEndpoint+0x5ec>)
 80063e0:	430a      	orrs	r2, r1
 80063e2:	b292      	uxth	r2, r2
 80063e4:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	18d3      	adds	r3, r2, r3
 80063f0:	881b      	ldrh	r3, [r3, #0]
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	2038      	movs	r0, #56	@ 0x38
 80063f6:	183b      	adds	r3, r7, r0
 80063f8:	491c      	ldr	r1, [pc, #112]	@ (800646c <USB_ActivateEndpoint+0x5d8>)
 80063fa:	400a      	ands	r2, r1
 80063fc:	801a      	strh	r2, [r3, #0]
 80063fe:	183b      	adds	r3, r7, r0
 8006400:	183a      	adds	r2, r7, r0
 8006402:	8812      	ldrh	r2, [r2, #0]
 8006404:	2180      	movs	r1, #128	@ 0x80
 8006406:	0149      	lsls	r1, r1, #5
 8006408:	404a      	eors	r2, r1
 800640a:	801a      	strh	r2, [r3, #0]
 800640c:	183b      	adds	r3, r7, r0
 800640e:	183a      	adds	r2, r7, r0
 8006410:	8812      	ldrh	r2, [r2, #0]
 8006412:	2180      	movs	r1, #128	@ 0x80
 8006414:	0189      	lsls	r1, r1, #6
 8006416:	404a      	eors	r2, r1
 8006418:	801a      	strh	r2, [r3, #0]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	18d3      	adds	r3, r2, r3
 8006424:	183a      	adds	r2, r7, r0
 8006426:	8812      	ldrh	r2, [r2, #0]
 8006428:	4911      	ldr	r1, [pc, #68]	@ (8006470 <USB_ActivateEndpoint+0x5dc>)
 800642a:	430a      	orrs	r2, r1
 800642c:	b292      	uxth	r2, r2
 800642e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	18d3      	adds	r3, r2, r3
 800643a:	881b      	ldrh	r3, [r3, #0]
 800643c:	b29a      	uxth	r2, r3
 800643e:	2036      	movs	r0, #54	@ 0x36
 8006440:	183b      	adds	r3, r7, r0
 8006442:	4910      	ldr	r1, [pc, #64]	@ (8006484 <USB_ActivateEndpoint+0x5f0>)
 8006444:	400a      	ands	r2, r1
 8006446:	801a      	strh	r2, [r3, #0]
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	18d3      	adds	r3, r2, r3
 8006452:	183a      	adds	r2, r7, r0
 8006454:	8812      	ldrh	r2, [r2, #0]
 8006456:	4906      	ldr	r1, [pc, #24]	@ (8006470 <USB_ActivateEndpoint+0x5dc>)
 8006458:	430a      	orrs	r2, r1
 800645a:	b292      	uxth	r2, r2
 800645c:	801a      	strh	r2, [r3, #0]
 800645e:	e0ae      	b.n	80065be <USB_ActivateEndpoint+0x72a>
 8006460:	ffff8000 	.word	0xffff8000
 8006464:	ffff8f8f 	.word	0xffff8f8f
 8006468:	ffffc080 	.word	0xffffc080
 800646c:	ffffbf8f 	.word	0xffffbf8f
 8006470:	ffff8080 	.word	0xffff8080
 8006474:	ffff8180 	.word	0xffff8180
 8006478:	ffff8e8f 	.word	0xffff8e8f
 800647c:	00000404 	.word	0x00000404
 8006480:	ffff80c0 	.word	0xffff80c0
 8006484:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	18d2      	adds	r2, r2, r3
 8006492:	214e      	movs	r1, #78	@ 0x4e
 8006494:	187b      	adds	r3, r7, r1
 8006496:	8812      	ldrh	r2, [r2, #0]
 8006498:	801a      	strh	r2, [r3, #0]
 800649a:	187b      	adds	r3, r7, r1
 800649c:	881a      	ldrh	r2, [r3, #0]
 800649e:	2380      	movs	r3, #128	@ 0x80
 80064a0:	01db      	lsls	r3, r3, #7
 80064a2:	4013      	ands	r3, r2
 80064a4:	d016      	beq.n	80064d4 <USB_ActivateEndpoint+0x640>
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	18d3      	adds	r3, r2, r3
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	204c      	movs	r0, #76	@ 0x4c
 80064b6:	183b      	adds	r3, r7, r0
 80064b8:	4944      	ldr	r1, [pc, #272]	@ (80065cc <USB_ActivateEndpoint+0x738>)
 80064ba:	400a      	ands	r2, r1
 80064bc:	801a      	strh	r2, [r3, #0]
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	18d3      	adds	r3, r2, r3
 80064c8:	183a      	adds	r2, r7, r0
 80064ca:	8812      	ldrh	r2, [r2, #0]
 80064cc:	4940      	ldr	r1, [pc, #256]	@ (80065d0 <USB_ActivateEndpoint+0x73c>)
 80064ce:	430a      	orrs	r2, r1
 80064d0:	b292      	uxth	r2, r2
 80064d2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	18d2      	adds	r2, r2, r3
 80064de:	214a      	movs	r1, #74	@ 0x4a
 80064e0:	187b      	adds	r3, r7, r1
 80064e2:	8812      	ldrh	r2, [r2, #0]
 80064e4:	801a      	strh	r2, [r3, #0]
 80064e6:	187b      	adds	r3, r7, r1
 80064e8:	881b      	ldrh	r3, [r3, #0]
 80064ea:	2240      	movs	r2, #64	@ 0x40
 80064ec:	4013      	ands	r3, r2
 80064ee:	d016      	beq.n	800651e <USB_ActivateEndpoint+0x68a>
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	18d3      	adds	r3, r2, r3
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	2048      	movs	r0, #72	@ 0x48
 8006500:	183b      	adds	r3, r7, r0
 8006502:	4932      	ldr	r1, [pc, #200]	@ (80065cc <USB_ActivateEndpoint+0x738>)
 8006504:	400a      	ands	r2, r1
 8006506:	801a      	strh	r2, [r3, #0]
 8006508:	687a      	ldr	r2, [r7, #4]
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	18d3      	adds	r3, r2, r3
 8006512:	183a      	adds	r2, r7, r0
 8006514:	8812      	ldrh	r2, [r2, #0]
 8006516:	492f      	ldr	r1, [pc, #188]	@ (80065d4 <USB_ActivateEndpoint+0x740>)
 8006518:	430a      	orrs	r2, r1
 800651a:	b292      	uxth	r2, r2
 800651c:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	78db      	ldrb	r3, [r3, #3]
 8006522:	2b01      	cmp	r3, #1
 8006524:	d01d      	beq.n	8006562 <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	18d3      	adds	r3, r2, r3
 8006530:	881b      	ldrh	r3, [r3, #0]
 8006532:	b29a      	uxth	r2, r3
 8006534:	2044      	movs	r0, #68	@ 0x44
 8006536:	183b      	adds	r3, r7, r0
 8006538:	4927      	ldr	r1, [pc, #156]	@ (80065d8 <USB_ActivateEndpoint+0x744>)
 800653a:	400a      	ands	r2, r1
 800653c:	801a      	strh	r2, [r3, #0]
 800653e:	183b      	adds	r3, r7, r0
 8006540:	183a      	adds	r2, r7, r0
 8006542:	8812      	ldrh	r2, [r2, #0]
 8006544:	2120      	movs	r1, #32
 8006546:	404a      	eors	r2, r1
 8006548:	801a      	strh	r2, [r3, #0]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	009b      	lsls	r3, r3, #2
 8006552:	18d3      	adds	r3, r2, r3
 8006554:	183a      	adds	r2, r7, r0
 8006556:	8812      	ldrh	r2, [r2, #0]
 8006558:	4920      	ldr	r1, [pc, #128]	@ (80065dc <USB_ActivateEndpoint+0x748>)
 800655a:	430a      	orrs	r2, r1
 800655c:	b292      	uxth	r2, r2
 800655e:	801a      	strh	r2, [r3, #0]
 8006560:	e016      	b.n	8006590 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	18d3      	adds	r3, r2, r3
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29a      	uxth	r2, r3
 8006570:	2046      	movs	r0, #70	@ 0x46
 8006572:	183b      	adds	r3, r7, r0
 8006574:	4918      	ldr	r1, [pc, #96]	@ (80065d8 <USB_ActivateEndpoint+0x744>)
 8006576:	400a      	ands	r2, r1
 8006578:	801a      	strh	r2, [r3, #0]
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	18d3      	adds	r3, r2, r3
 8006584:	183a      	adds	r2, r7, r0
 8006586:	8812      	ldrh	r2, [r2, #0]
 8006588:	4914      	ldr	r1, [pc, #80]	@ (80065dc <USB_ActivateEndpoint+0x748>)
 800658a:	430a      	orrs	r2, r1
 800658c:	b292      	uxth	r2, r2
 800658e:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	18d3      	adds	r3, r2, r3
 800659a:	881b      	ldrh	r3, [r3, #0]
 800659c:	b29a      	uxth	r2, r3
 800659e:	2042      	movs	r0, #66	@ 0x42
 80065a0:	183b      	adds	r3, r7, r0
 80065a2:	490f      	ldr	r1, [pc, #60]	@ (80065e0 <USB_ActivateEndpoint+0x74c>)
 80065a4:	400a      	ands	r2, r1
 80065a6:	801a      	strh	r2, [r3, #0]
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	18d3      	adds	r3, r2, r3
 80065b2:	183a      	adds	r2, r7, r0
 80065b4:	8812      	ldrh	r2, [r2, #0]
 80065b6:	4909      	ldr	r1, [pc, #36]	@ (80065dc <USB_ActivateEndpoint+0x748>)
 80065b8:	430a      	orrs	r2, r1
 80065ba:	b292      	uxth	r2, r2
 80065bc:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80065be:	236f      	movs	r3, #111	@ 0x6f
 80065c0:	18fb      	adds	r3, r7, r3
 80065c2:	781b      	ldrb	r3, [r3, #0]
}
 80065c4:	0018      	movs	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	b01c      	add	sp, #112	@ 0x70
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	ffff8f8f 	.word	0xffff8f8f
 80065d0:	ffffc080 	.word	0xffffc080
 80065d4:	ffff80c0 	.word	0xffff80c0
 80065d8:	ffff8fbf 	.word	0xffff8fbf
 80065dc:	ffff8080 	.word	0xffff8080
 80065e0:	ffffbf8f 	.word	0xffffbf8f

080065e4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08c      	sub	sp, #48	@ 0x30
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	7b1b      	ldrb	r3, [r3, #12]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d000      	beq.n	80065f8 <USB_DeactivateEndpoint+0x14>
 80065f6:	e07e      	b.n	80066f6 <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	785b      	ldrb	r3, [r3, #1]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d03c      	beq.n	800667a <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	18d2      	adds	r2, r2, r3
 800660a:	210c      	movs	r1, #12
 800660c:	187b      	adds	r3, r7, r1
 800660e:	8812      	ldrh	r2, [r2, #0]
 8006610:	801a      	strh	r2, [r3, #0]
 8006612:	187b      	adds	r3, r7, r1
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	2240      	movs	r2, #64	@ 0x40
 8006618:	4013      	ands	r3, r2
 800661a:	d016      	beq.n	800664a <USB_DeactivateEndpoint+0x66>
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	18d3      	adds	r3, r2, r3
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	b29a      	uxth	r2, r3
 800662a:	200a      	movs	r0, #10
 800662c:	183b      	adds	r3, r7, r0
 800662e:	49c7      	ldr	r1, [pc, #796]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 8006630:	400a      	ands	r2, r1
 8006632:	801a      	strh	r2, [r3, #0]
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	18d3      	adds	r3, r2, r3
 800663e:	183a      	adds	r2, r7, r0
 8006640:	8812      	ldrh	r2, [r2, #0]
 8006642:	49c3      	ldr	r1, [pc, #780]	@ (8006950 <USB_DeactivateEndpoint+0x36c>)
 8006644:	430a      	orrs	r2, r1
 8006646:	b292      	uxth	r2, r2
 8006648:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	18d3      	adds	r3, r2, r3
 8006654:	881b      	ldrh	r3, [r3, #0]
 8006656:	b29a      	uxth	r2, r3
 8006658:	2008      	movs	r0, #8
 800665a:	183b      	adds	r3, r7, r0
 800665c:	49bd      	ldr	r1, [pc, #756]	@ (8006954 <USB_DeactivateEndpoint+0x370>)
 800665e:	400a      	ands	r2, r1
 8006660:	801a      	strh	r2, [r3, #0]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	18d3      	adds	r3, r2, r3
 800666c:	183a      	adds	r2, r7, r0
 800666e:	8812      	ldrh	r2, [r2, #0]
 8006670:	49b9      	ldr	r1, [pc, #740]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 8006672:	430a      	orrs	r2, r1
 8006674:	b292      	uxth	r2, r2
 8006676:	801a      	strh	r2, [r3, #0]
 8006678:	e163      	b.n	8006942 <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	18d2      	adds	r2, r2, r3
 8006684:	2112      	movs	r1, #18
 8006686:	187b      	adds	r3, r7, r1
 8006688:	8812      	ldrh	r2, [r2, #0]
 800668a:	801a      	strh	r2, [r3, #0]
 800668c:	187b      	adds	r3, r7, r1
 800668e:	881a      	ldrh	r2, [r3, #0]
 8006690:	2380      	movs	r3, #128	@ 0x80
 8006692:	01db      	lsls	r3, r3, #7
 8006694:	4013      	ands	r3, r2
 8006696:	d016      	beq.n	80066c6 <USB_DeactivateEndpoint+0xe2>
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	18d3      	adds	r3, r2, r3
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	2010      	movs	r0, #16
 80066a8:	183b      	adds	r3, r7, r0
 80066aa:	49a8      	ldr	r1, [pc, #672]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 80066ac:	400a      	ands	r2, r1
 80066ae:	801a      	strh	r2, [r3, #0]
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	18d3      	adds	r3, r2, r3
 80066ba:	183a      	adds	r2, r7, r0
 80066bc:	8812      	ldrh	r2, [r2, #0]
 80066be:	49a7      	ldr	r1, [pc, #668]	@ (800695c <USB_DeactivateEndpoint+0x378>)
 80066c0:	430a      	orrs	r2, r1
 80066c2:	b292      	uxth	r2, r2
 80066c4:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	18d3      	adds	r3, r2, r3
 80066d0:	881b      	ldrh	r3, [r3, #0]
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	200e      	movs	r0, #14
 80066d6:	183b      	adds	r3, r7, r0
 80066d8:	49a1      	ldr	r1, [pc, #644]	@ (8006960 <USB_DeactivateEndpoint+0x37c>)
 80066da:	400a      	ands	r2, r1
 80066dc:	801a      	strh	r2, [r3, #0]
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	18d3      	adds	r3, r2, r3
 80066e8:	183a      	adds	r2, r7, r0
 80066ea:	8812      	ldrh	r2, [r2, #0]
 80066ec:	499a      	ldr	r1, [pc, #616]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 80066ee:	430a      	orrs	r2, r1
 80066f0:	b292      	uxth	r2, r2
 80066f2:	801a      	strh	r2, [r3, #0]
 80066f4:	e125      	b.n	8006942 <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	785b      	ldrb	r3, [r3, #1]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d000      	beq.n	8006700 <USB_DeactivateEndpoint+0x11c>
 80066fe:	e090      	b.n	8006822 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	18d2      	adds	r2, r2, r3
 800670a:	2120      	movs	r1, #32
 800670c:	187b      	adds	r3, r7, r1
 800670e:	8812      	ldrh	r2, [r2, #0]
 8006710:	801a      	strh	r2, [r3, #0]
 8006712:	187b      	adds	r3, r7, r1
 8006714:	881a      	ldrh	r2, [r3, #0]
 8006716:	2380      	movs	r3, #128	@ 0x80
 8006718:	01db      	lsls	r3, r3, #7
 800671a:	4013      	ands	r3, r2
 800671c:	d016      	beq.n	800674c <USB_DeactivateEndpoint+0x168>
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	18d3      	adds	r3, r2, r3
 8006728:	881b      	ldrh	r3, [r3, #0]
 800672a:	b29a      	uxth	r2, r3
 800672c:	201e      	movs	r0, #30
 800672e:	183b      	adds	r3, r7, r0
 8006730:	4986      	ldr	r1, [pc, #536]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 8006732:	400a      	ands	r2, r1
 8006734:	801a      	strh	r2, [r3, #0]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	18d3      	adds	r3, r2, r3
 8006740:	183a      	adds	r2, r7, r0
 8006742:	8812      	ldrh	r2, [r2, #0]
 8006744:	4985      	ldr	r1, [pc, #532]	@ (800695c <USB_DeactivateEndpoint+0x378>)
 8006746:	430a      	orrs	r2, r1
 8006748:	b292      	uxth	r2, r2
 800674a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	18d2      	adds	r2, r2, r3
 8006756:	211c      	movs	r1, #28
 8006758:	187b      	adds	r3, r7, r1
 800675a:	8812      	ldrh	r2, [r2, #0]
 800675c:	801a      	strh	r2, [r3, #0]
 800675e:	187b      	adds	r3, r7, r1
 8006760:	881b      	ldrh	r3, [r3, #0]
 8006762:	2240      	movs	r2, #64	@ 0x40
 8006764:	4013      	ands	r3, r2
 8006766:	d016      	beq.n	8006796 <USB_DeactivateEndpoint+0x1b2>
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	18d3      	adds	r3, r2, r3
 8006772:	881b      	ldrh	r3, [r3, #0]
 8006774:	b29a      	uxth	r2, r3
 8006776:	201a      	movs	r0, #26
 8006778:	183b      	adds	r3, r7, r0
 800677a:	4974      	ldr	r1, [pc, #464]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 800677c:	400a      	ands	r2, r1
 800677e:	801a      	strh	r2, [r3, #0]
 8006780:	687a      	ldr	r2, [r7, #4]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	18d3      	adds	r3, r2, r3
 800678a:	183a      	adds	r2, r7, r0
 800678c:	8812      	ldrh	r2, [r2, #0]
 800678e:	4970      	ldr	r1, [pc, #448]	@ (8006950 <USB_DeactivateEndpoint+0x36c>)
 8006790:	430a      	orrs	r2, r1
 8006792:	b292      	uxth	r2, r2
 8006794:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	18d3      	adds	r3, r2, r3
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	2018      	movs	r0, #24
 80067a6:	183b      	adds	r3, r7, r0
 80067a8:	4968      	ldr	r1, [pc, #416]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 80067aa:	400a      	ands	r2, r1
 80067ac:	801a      	strh	r2, [r3, #0]
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	18d3      	adds	r3, r2, r3
 80067b8:	183a      	adds	r2, r7, r0
 80067ba:	8812      	ldrh	r2, [r2, #0]
 80067bc:	4964      	ldr	r1, [pc, #400]	@ (8006950 <USB_DeactivateEndpoint+0x36c>)
 80067be:	430a      	orrs	r2, r1
 80067c0:	b292      	uxth	r2, r2
 80067c2:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	18d3      	adds	r3, r2, r3
 80067ce:	881b      	ldrh	r3, [r3, #0]
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	2016      	movs	r0, #22
 80067d4:	183b      	adds	r3, r7, r0
 80067d6:	4962      	ldr	r1, [pc, #392]	@ (8006960 <USB_DeactivateEndpoint+0x37c>)
 80067d8:	400a      	ands	r2, r1
 80067da:	801a      	strh	r2, [r3, #0]
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	18d3      	adds	r3, r2, r3
 80067e6:	183a      	adds	r2, r7, r0
 80067e8:	8812      	ldrh	r2, [r2, #0]
 80067ea:	495b      	ldr	r1, [pc, #364]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 80067ec:	430a      	orrs	r2, r1
 80067ee:	b292      	uxth	r2, r2
 80067f0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	18d3      	adds	r3, r2, r3
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	2014      	movs	r0, #20
 8006802:	183b      	adds	r3, r7, r0
 8006804:	4953      	ldr	r1, [pc, #332]	@ (8006954 <USB_DeactivateEndpoint+0x370>)
 8006806:	400a      	ands	r2, r1
 8006808:	801a      	strh	r2, [r3, #0]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	18d3      	adds	r3, r2, r3
 8006814:	183a      	adds	r2, r7, r0
 8006816:	8812      	ldrh	r2, [r2, #0]
 8006818:	494f      	ldr	r1, [pc, #316]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 800681a:	430a      	orrs	r2, r1
 800681c:	b292      	uxth	r2, r2
 800681e:	801a      	strh	r2, [r3, #0]
 8006820:	e08f      	b.n	8006942 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	18d2      	adds	r2, r2, r3
 800682c:	212e      	movs	r1, #46	@ 0x2e
 800682e:	187b      	adds	r3, r7, r1
 8006830:	8812      	ldrh	r2, [r2, #0]
 8006832:	801a      	strh	r2, [r3, #0]
 8006834:	187b      	adds	r3, r7, r1
 8006836:	881a      	ldrh	r2, [r3, #0]
 8006838:	2380      	movs	r3, #128	@ 0x80
 800683a:	01db      	lsls	r3, r3, #7
 800683c:	4013      	ands	r3, r2
 800683e:	d016      	beq.n	800686e <USB_DeactivateEndpoint+0x28a>
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	18d3      	adds	r3, r2, r3
 800684a:	881b      	ldrh	r3, [r3, #0]
 800684c:	b29a      	uxth	r2, r3
 800684e:	202c      	movs	r0, #44	@ 0x2c
 8006850:	183b      	adds	r3, r7, r0
 8006852:	493e      	ldr	r1, [pc, #248]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 8006854:	400a      	ands	r2, r1
 8006856:	801a      	strh	r2, [r3, #0]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	18d3      	adds	r3, r2, r3
 8006862:	183a      	adds	r2, r7, r0
 8006864:	8812      	ldrh	r2, [r2, #0]
 8006866:	493d      	ldr	r1, [pc, #244]	@ (800695c <USB_DeactivateEndpoint+0x378>)
 8006868:	430a      	orrs	r2, r1
 800686a:	b292      	uxth	r2, r2
 800686c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800686e:	687a      	ldr	r2, [r7, #4]
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	18d2      	adds	r2, r2, r3
 8006878:	212a      	movs	r1, #42	@ 0x2a
 800687a:	187b      	adds	r3, r7, r1
 800687c:	8812      	ldrh	r2, [r2, #0]
 800687e:	801a      	strh	r2, [r3, #0]
 8006880:	187b      	adds	r3, r7, r1
 8006882:	881b      	ldrh	r3, [r3, #0]
 8006884:	2240      	movs	r2, #64	@ 0x40
 8006886:	4013      	ands	r3, r2
 8006888:	d016      	beq.n	80068b8 <USB_DeactivateEndpoint+0x2d4>
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	18d3      	adds	r3, r2, r3
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	b29a      	uxth	r2, r3
 8006898:	2028      	movs	r0, #40	@ 0x28
 800689a:	183b      	adds	r3, r7, r0
 800689c:	492b      	ldr	r1, [pc, #172]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 800689e:	400a      	ands	r2, r1
 80068a0:	801a      	strh	r2, [r3, #0]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	18d3      	adds	r3, r2, r3
 80068ac:	183a      	adds	r2, r7, r0
 80068ae:	8812      	ldrh	r2, [r2, #0]
 80068b0:	4927      	ldr	r1, [pc, #156]	@ (8006950 <USB_DeactivateEndpoint+0x36c>)
 80068b2:	430a      	orrs	r2, r1
 80068b4:	b292      	uxth	r2, r2
 80068b6:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	18d3      	adds	r3, r2, r3
 80068c2:	881b      	ldrh	r3, [r3, #0]
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	2026      	movs	r0, #38	@ 0x26
 80068c8:	183b      	adds	r3, r7, r0
 80068ca:	4920      	ldr	r1, [pc, #128]	@ (800694c <USB_DeactivateEndpoint+0x368>)
 80068cc:	400a      	ands	r2, r1
 80068ce:	801a      	strh	r2, [r3, #0]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	18d3      	adds	r3, r2, r3
 80068da:	183a      	adds	r2, r7, r0
 80068dc:	8812      	ldrh	r2, [r2, #0]
 80068de:	491f      	ldr	r1, [pc, #124]	@ (800695c <USB_DeactivateEndpoint+0x378>)
 80068e0:	430a      	orrs	r2, r1
 80068e2:	b292      	uxth	r2, r2
 80068e4:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	18d3      	adds	r3, r2, r3
 80068f0:	881b      	ldrh	r3, [r3, #0]
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	2024      	movs	r0, #36	@ 0x24
 80068f6:	183b      	adds	r3, r7, r0
 80068f8:	4916      	ldr	r1, [pc, #88]	@ (8006954 <USB_DeactivateEndpoint+0x370>)
 80068fa:	400a      	ands	r2, r1
 80068fc:	801a      	strh	r2, [r3, #0]
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	18d3      	adds	r3, r2, r3
 8006908:	183a      	adds	r2, r7, r0
 800690a:	8812      	ldrh	r2, [r2, #0]
 800690c:	4912      	ldr	r1, [pc, #72]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 800690e:	430a      	orrs	r2, r1
 8006910:	b292      	uxth	r2, r2
 8006912:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	18d3      	adds	r3, r2, r3
 800691e:	881b      	ldrh	r3, [r3, #0]
 8006920:	b29a      	uxth	r2, r3
 8006922:	2022      	movs	r0, #34	@ 0x22
 8006924:	183b      	adds	r3, r7, r0
 8006926:	490e      	ldr	r1, [pc, #56]	@ (8006960 <USB_DeactivateEndpoint+0x37c>)
 8006928:	400a      	ands	r2, r1
 800692a:	801a      	strh	r2, [r3, #0]
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	18d3      	adds	r3, r2, r3
 8006936:	183a      	adds	r2, r7, r0
 8006938:	8812      	ldrh	r2, [r2, #0]
 800693a:	4907      	ldr	r1, [pc, #28]	@ (8006958 <USB_DeactivateEndpoint+0x374>)
 800693c:	430a      	orrs	r2, r1
 800693e:	b292      	uxth	r2, r2
 8006940:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	0018      	movs	r0, r3
 8006946:	46bd      	mov	sp, r7
 8006948:	b00c      	add	sp, #48	@ 0x30
 800694a:	bd80      	pop	{r7, pc}
 800694c:	ffff8f8f 	.word	0xffff8f8f
 8006950:	ffff80c0 	.word	0xffff80c0
 8006954:	ffff8fbf 	.word	0xffff8fbf
 8006958:	ffff8080 	.word	0xffff8080
 800695c:	ffffc080 	.word	0xffffc080
 8006960:	ffffbf8f 	.word	0xffffbf8f

08006964 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006964:	b590      	push	{r4, r7, lr}
 8006966:	b0c3      	sub	sp, #268	@ 0x10c
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	785b      	ldrb	r3, [r3, #1]
 8006972:	2b01      	cmp	r3, #1
 8006974:	d001      	beq.n	800697a <USB_EPStartXfer+0x16>
 8006976:	f000 fd2d 	bl	80073d4 <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	699a      	ldr	r2, [r3, #24]
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	429a      	cmp	r2, r3
 8006984:	d905      	bls.n	8006992 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	1d7a      	adds	r2, r7, #5
 800698c:	32ff      	adds	r2, #255	@ 0xff
 800698e:	6013      	str	r3, [r2, #0]
 8006990:	e004      	b.n	800699c <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	1d7a      	adds	r2, r7, #5
 8006998:	32ff      	adds	r2, #255	@ 0xff
 800699a:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	7b1b      	ldrb	r3, [r3, #12]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d125      	bne.n	80069f0 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	6959      	ldr	r1, [r3, #20]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	88da      	ldrh	r2, [r3, #6]
 80069ac:	1d7b      	adds	r3, r7, #5
 80069ae:	33ff      	adds	r3, #255	@ 0xff
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f001 fa3f 	bl	8007e38 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	613b      	str	r3, [r7, #16]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2250      	movs	r2, #80	@ 0x50
 80069c2:	5a9b      	ldrh	r3, [r3, r2]
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	001a      	movs	r2, r3
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	189b      	adds	r3, r3, r2
 80069cc:	613b      	str	r3, [r7, #16]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	00da      	lsls	r2, r3, #3
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	18d3      	adds	r3, r2, r3
 80069d8:	4ad7      	ldr	r2, [pc, #860]	@ (8006d38 <USB_EPStartXfer+0x3d4>)
 80069da:	4694      	mov	ip, r2
 80069dc:	4463      	add	r3, ip
 80069de:	60fb      	str	r3, [r7, #12]
 80069e0:	1d7b      	adds	r3, r7, #5
 80069e2:	33ff      	adds	r3, #255	@ 0xff
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	801a      	strh	r2, [r3, #0]
 80069ec:	f000 fccd 	bl	800738a <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	78db      	ldrb	r3, [r3, #3]
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d000      	beq.n	80069fa <USB_EPStartXfer+0x96>
 80069f8:	e362      	b.n	80070c0 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	6a1a      	ldr	r2, [r3, #32]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d800      	bhi.n	8006a08 <USB_EPStartXfer+0xa4>
 8006a06:	e309      	b.n	800701c <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	18d3      	adds	r3, r2, r3
 8006a12:	881b      	ldrh	r3, [r3, #0]
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	2056      	movs	r0, #86	@ 0x56
 8006a18:	183b      	adds	r3, r7, r0
 8006a1a:	49c8      	ldr	r1, [pc, #800]	@ (8006d3c <USB_EPStartXfer+0x3d8>)
 8006a1c:	400a      	ands	r2, r1
 8006a1e:	801a      	strh	r2, [r3, #0]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	18d3      	adds	r3, r2, r3
 8006a2a:	183a      	adds	r2, r7, r0
 8006a2c:	8812      	ldrh	r2, [r2, #0]
 8006a2e:	49c4      	ldr	r1, [pc, #784]	@ (8006d40 <USB_EPStartXfer+0x3dc>)
 8006a30:	430a      	orrs	r2, r1
 8006a32:	b292      	uxth	r2, r2
 8006a34:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	6a1a      	ldr	r2, [r3, #32]
 8006a3a:	1d7b      	adds	r3, r7, #5
 8006a3c:	33ff      	adds	r3, #255	@ 0xff
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	1ad2      	subs	r2, r2, r3
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	18d3      	adds	r3, r2, r3
 8006a50:	881b      	ldrh	r3, [r3, #0]
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	001a      	movs	r2, r3
 8006a56:	2340      	movs	r3, #64	@ 0x40
 8006a58:	4013      	ands	r3, r2
 8006a5a:	d100      	bne.n	8006a5e <USB_EPStartXfer+0xfa>
 8006a5c:	e176      	b.n	8006d4c <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	785b      	ldrb	r3, [r3, #1]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d000      	beq.n	8006a6c <USB_EPStartXfer+0x108>
 8006a6a:	e074      	b.n	8006b56 <USB_EPStartXfer+0x1f2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2250      	movs	r2, #80	@ 0x50
 8006a74:	5a9b      	ldrh	r3, [r3, r2]
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	001a      	movs	r2, r3
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	189b      	adds	r3, r3, r2
 8006a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	00da      	lsls	r2, r3, #3
 8006a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a88:	18d3      	adds	r3, r2, r3
 8006a8a:	4aae      	ldr	r2, [pc, #696]	@ (8006d44 <USB_EPStartXfer+0x3e0>)
 8006a8c:	4694      	mov	ip, r2
 8006a8e:	4463      	add	r3, ip
 8006a90:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a94:	881b      	ldrh	r3, [r3, #0]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	059b      	lsls	r3, r3, #22
 8006a9a:	0d9b      	lsrs	r3, r3, #22
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	1d7b      	adds	r3, r7, #5
 8006aa4:	33ff      	adds	r3, #255	@ 0xff
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d108      	bne.n	8006abe <USB_EPStartXfer+0x15a>
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	881b      	ldrh	r3, [r3, #0]
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	4aa5      	ldr	r2, [pc, #660]	@ (8006d48 <USB_EPStartXfer+0x3e4>)
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aba:	801a      	strh	r2, [r3, #0]
 8006abc:	e066      	b.n	8006b8c <USB_EPStartXfer+0x228>
 8006abe:	1d7b      	adds	r3, r7, #5
 8006ac0:	33ff      	adds	r3, #255	@ 0xff
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ac6:	d821      	bhi.n	8006b0c <USB_EPStartXfer+0x1a8>
 8006ac8:	1d7b      	adds	r3, r7, #5
 8006aca:	33ff      	adds	r3, #255	@ 0xff
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	085b      	lsrs	r3, r3, #1
 8006ad0:	1c7a      	adds	r2, r7, #1
 8006ad2:	32ff      	adds	r2, #255	@ 0xff
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	1d7b      	adds	r3, r7, #5
 8006ad8:	33ff      	adds	r3, #255	@ 0xff
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2201      	movs	r2, #1
 8006ade:	4013      	ands	r3, r2
 8006ae0:	d006      	beq.n	8006af0 <USB_EPStartXfer+0x18c>
 8006ae2:	1c7b      	adds	r3, r7, #1
 8006ae4:	33ff      	adds	r3, #255	@ 0xff
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	1c7a      	adds	r2, r7, #1
 8006aec:	32ff      	adds	r2, #255	@ 0xff
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	881b      	ldrh	r3, [r3, #0]
 8006af4:	b29a      	uxth	r2, r3
 8006af6:	1c7b      	adds	r3, r7, #1
 8006af8:	33ff      	adds	r3, #255	@ 0xff
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	029b      	lsls	r3, r3, #10
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	4313      	orrs	r3, r2
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	801a      	strh	r2, [r3, #0]
 8006b0a:	e03f      	b.n	8006b8c <USB_EPStartXfer+0x228>
 8006b0c:	1d7b      	adds	r3, r7, #5
 8006b0e:	33ff      	adds	r3, #255	@ 0xff
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	1c7a      	adds	r2, r7, #1
 8006b16:	32ff      	adds	r2, #255	@ 0xff
 8006b18:	6013      	str	r3, [r2, #0]
 8006b1a:	1d7b      	adds	r3, r7, #5
 8006b1c:	33ff      	adds	r3, #255	@ 0xff
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	221f      	movs	r2, #31
 8006b22:	4013      	ands	r3, r2
 8006b24:	d106      	bne.n	8006b34 <USB_EPStartXfer+0x1d0>
 8006b26:	1c7b      	adds	r3, r7, #1
 8006b28:	33ff      	adds	r3, #255	@ 0xff
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	1c7a      	adds	r2, r7, #1
 8006b30:	32ff      	adds	r2, #255	@ 0xff
 8006b32:	6013      	str	r3, [r2, #0]
 8006b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b36:	881b      	ldrh	r3, [r3, #0]
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	1c7b      	adds	r3, r7, #1
 8006b3c:	33ff      	adds	r3, #255	@ 0xff
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	029b      	lsls	r3, r3, #10
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	4313      	orrs	r3, r2
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	4a7f      	ldr	r2, [pc, #508]	@ (8006d48 <USB_EPStartXfer+0x3e4>)
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b52:	801a      	strh	r2, [r3, #0]
 8006b54:	e01a      	b.n	8006b8c <USB_EPStartXfer+0x228>
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	785b      	ldrb	r3, [r3, #1]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d116      	bne.n	8006b8c <USB_EPStartXfer+0x228>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2250      	movs	r2, #80	@ 0x50
 8006b62:	5a9b      	ldrh	r3, [r3, r2]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	001a      	movs	r2, r3
 8006b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6a:	189b      	adds	r3, r3, r2
 8006b6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	00da      	lsls	r2, r3, #3
 8006b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b76:	18d3      	adds	r3, r2, r3
 8006b78:	4a72      	ldr	r2, [pc, #456]	@ (8006d44 <USB_EPStartXfer+0x3e0>)
 8006b7a:	4694      	mov	ip, r2
 8006b7c:	4463      	add	r3, ip
 8006b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b80:	1d7b      	adds	r3, r7, #5
 8006b82:	33ff      	adds	r3, #255	@ 0xff
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	b29a      	uxth	r2, r3
 8006b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006b8c:	2076      	movs	r0, #118	@ 0x76
 8006b8e:	183b      	adds	r3, r7, r0
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	8952      	ldrh	r2, [r2, #10]
 8006b94:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	6959      	ldr	r1, [r3, #20]
 8006b9a:	1d7b      	adds	r3, r7, #5
 8006b9c:	33ff      	adds	r3, #255	@ 0xff
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	b29c      	uxth	r4, r3
 8006ba2:	183b      	adds	r3, r7, r0
 8006ba4:	881a      	ldrh	r2, [r3, #0]
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	0023      	movs	r3, r4
 8006baa:	f001 f945 	bl	8007e38 <USB_WritePMA>
            ep->xfer_buff += len;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	695a      	ldr	r2, [r3, #20]
 8006bb2:	1d7b      	adds	r3, r7, #5
 8006bb4:	33ff      	adds	r3, #255	@ 0xff
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	18d2      	adds	r2, r2, r3
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	6a1a      	ldr	r2, [r3, #32]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d908      	bls.n	8006bdc <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	6a1a      	ldr	r2, [r3, #32]
 8006bce:	1d7b      	adds	r3, r7, #5
 8006bd0:	33ff      	adds	r3, #255	@ 0xff
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	1ad2      	subs	r2, r2, r3
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	621a      	str	r2, [r3, #32]
 8006bda:	e007      	b.n	8006bec <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	1d7a      	adds	r2, r7, #5
 8006be2:	32ff      	adds	r2, #255	@ 0xff
 8006be4:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2200      	movs	r2, #0
 8006bea:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	785b      	ldrb	r3, [r3, #1]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d000      	beq.n	8006bf6 <USB_EPStartXfer+0x292>
 8006bf4:	e070      	b.n	8006cd8 <USB_EPStartXfer+0x374>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	61bb      	str	r3, [r7, #24]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2250      	movs	r2, #80	@ 0x50
 8006bfe:	5a9b      	ldrh	r3, [r3, r2]
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	001a      	movs	r2, r3
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	189b      	adds	r3, r3, r2
 8006c08:	61bb      	str	r3, [r7, #24]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	00da      	lsls	r2, r3, #3
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	18d3      	adds	r3, r2, r3
 8006c14:	4a48      	ldr	r2, [pc, #288]	@ (8006d38 <USB_EPStartXfer+0x3d4>)
 8006c16:	4694      	mov	ip, r2
 8006c18:	4463      	add	r3, ip
 8006c1a:	617b      	str	r3, [r7, #20]
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	059b      	lsls	r3, r3, #22
 8006c24:	0d9b      	lsrs	r3, r3, #22
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	801a      	strh	r2, [r3, #0]
 8006c2c:	1d7b      	adds	r3, r7, #5
 8006c2e:	33ff      	adds	r3, #255	@ 0xff
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d108      	bne.n	8006c48 <USB_EPStartXfer+0x2e4>
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	881b      	ldrh	r3, [r3, #0]
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	4a42      	ldr	r2, [pc, #264]	@ (8006d48 <USB_EPStartXfer+0x3e4>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	b29a      	uxth	r2, r3
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	801a      	strh	r2, [r3, #0]
 8006c46:	e064      	b.n	8006d12 <USB_EPStartXfer+0x3ae>
 8006c48:	1d7b      	adds	r3, r7, #5
 8006c4a:	33ff      	adds	r3, #255	@ 0xff
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c50:	d81f      	bhi.n	8006c92 <USB_EPStartXfer+0x32e>
 8006c52:	1d7b      	adds	r3, r7, #5
 8006c54:	33ff      	adds	r3, #255	@ 0xff
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	085b      	lsrs	r3, r3, #1
 8006c5a:	21fc      	movs	r1, #252	@ 0xfc
 8006c5c:	187a      	adds	r2, r7, r1
 8006c5e:	6013      	str	r3, [r2, #0]
 8006c60:	1d7b      	adds	r3, r7, #5
 8006c62:	33ff      	adds	r3, #255	@ 0xff
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2201      	movs	r2, #1
 8006c68:	4013      	ands	r3, r2
 8006c6a:	d004      	beq.n	8006c76 <USB_EPStartXfer+0x312>
 8006c6c:	187b      	adds	r3, r7, r1
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3301      	adds	r3, #1
 8006c72:	187a      	adds	r2, r7, r1
 8006c74:	6013      	str	r3, [r2, #0]
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	23fc      	movs	r3, #252	@ 0xfc
 8006c7e:	18fb      	adds	r3, r7, r3
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	029b      	lsls	r3, r3, #10
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	801a      	strh	r2, [r3, #0]
 8006c90:	e03f      	b.n	8006d12 <USB_EPStartXfer+0x3ae>
 8006c92:	1d7b      	adds	r3, r7, #5
 8006c94:	33ff      	adds	r3, #255	@ 0xff
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	095b      	lsrs	r3, r3, #5
 8006c9a:	21fc      	movs	r1, #252	@ 0xfc
 8006c9c:	187a      	adds	r2, r7, r1
 8006c9e:	6013      	str	r3, [r2, #0]
 8006ca0:	1d7b      	adds	r3, r7, #5
 8006ca2:	33ff      	adds	r3, #255	@ 0xff
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	221f      	movs	r2, #31
 8006ca8:	4013      	ands	r3, r2
 8006caa:	d104      	bne.n	8006cb6 <USB_EPStartXfer+0x352>
 8006cac:	187b      	adds	r3, r7, r1
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	187a      	adds	r2, r7, r1
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	23fc      	movs	r3, #252	@ 0xfc
 8006cbe:	18fb      	adds	r3, r7, r3
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	029b      	lsls	r3, r3, #10
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8006d48 <USB_EPStartXfer+0x3e4>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	b29a      	uxth	r2, r3
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	801a      	strh	r2, [r3, #0]
 8006cd6:	e01c      	b.n	8006d12 <USB_EPStartXfer+0x3ae>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	785b      	ldrb	r3, [r3, #1]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d118      	bne.n	8006d12 <USB_EPStartXfer+0x3ae>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	623b      	str	r3, [r7, #32]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2250      	movs	r2, #80	@ 0x50
 8006ce8:	5a9b      	ldrh	r3, [r3, r2]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	001a      	movs	r2, r3
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	189b      	adds	r3, r3, r2
 8006cf2:	623b      	str	r3, [r7, #32]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	00da      	lsls	r2, r3, #3
 8006cfa:	6a3b      	ldr	r3, [r7, #32]
 8006cfc:	18d3      	adds	r3, r2, r3
 8006cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8006d38 <USB_EPStartXfer+0x3d4>)
 8006d00:	4694      	mov	ip, r2
 8006d02:	4463      	add	r3, ip
 8006d04:	61fb      	str	r3, [r7, #28]
 8006d06:	1d7b      	adds	r3, r7, #5
 8006d08:	33ff      	adds	r3, #255	@ 0xff
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	b29a      	uxth	r2, r3
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006d12:	2076      	movs	r0, #118	@ 0x76
 8006d14:	183b      	adds	r3, r7, r0
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	8912      	ldrh	r2, [r2, #8]
 8006d1a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	6959      	ldr	r1, [r3, #20]
 8006d20:	1d7b      	adds	r3, r7, #5
 8006d22:	33ff      	adds	r3, #255	@ 0xff
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	b29c      	uxth	r4, r3
 8006d28:	183b      	adds	r3, r7, r0
 8006d2a:	881a      	ldrh	r2, [r3, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	0023      	movs	r3, r4
 8006d30:	f001 f882 	bl	8007e38 <USB_WritePMA>
 8006d34:	e329      	b.n	800738a <USB_EPStartXfer+0xa26>
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	00000402 	.word	0x00000402
 8006d3c:	ffff8f8f 	.word	0xffff8f8f
 8006d40:	ffff8180 	.word	0xffff8180
 8006d44:	00000406 	.word	0x00000406
 8006d48:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	785b      	ldrb	r3, [r3, #1]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d000      	beq.n	8006d56 <USB_EPStartXfer+0x3f2>
 8006d54:	e070      	b.n	8006e38 <USB_EPStartXfer+0x4d4>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2250      	movs	r2, #80	@ 0x50
 8006d5e:	5a9b      	ldrh	r3, [r3, r2]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	001a      	movs	r2, r3
 8006d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d66:	189b      	adds	r3, r3, r2
 8006d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	00da      	lsls	r2, r3, #3
 8006d70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d72:	18d3      	adds	r3, r2, r3
 8006d74:	4acd      	ldr	r2, [pc, #820]	@ (80070ac <USB_EPStartXfer+0x748>)
 8006d76:	4694      	mov	ip, r2
 8006d78:	4463      	add	r3, ip
 8006d7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d7e:	881b      	ldrh	r3, [r3, #0]
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	059b      	lsls	r3, r3, #22
 8006d84:	0d9b      	lsrs	r3, r3, #22
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d8a:	801a      	strh	r2, [r3, #0]
 8006d8c:	1d7b      	adds	r3, r7, #5
 8006d8e:	33ff      	adds	r3, #255	@ 0xff
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d108      	bne.n	8006da8 <USB_EPStartXfer+0x444>
 8006d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	4ac4      	ldr	r2, [pc, #784]	@ (80070b0 <USB_EPStartXfer+0x74c>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006da4:	801a      	strh	r2, [r3, #0]
 8006da6:	e064      	b.n	8006e72 <USB_EPStartXfer+0x50e>
 8006da8:	1d7b      	adds	r3, r7, #5
 8006daa:	33ff      	adds	r3, #255	@ 0xff
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b3e      	cmp	r3, #62	@ 0x3e
 8006db0:	d81f      	bhi.n	8006df2 <USB_EPStartXfer+0x48e>
 8006db2:	1d7b      	adds	r3, r7, #5
 8006db4:	33ff      	adds	r3, #255	@ 0xff
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	085b      	lsrs	r3, r3, #1
 8006dba:	21f8      	movs	r1, #248	@ 0xf8
 8006dbc:	187a      	adds	r2, r7, r1
 8006dbe:	6013      	str	r3, [r2, #0]
 8006dc0:	1d7b      	adds	r3, r7, #5
 8006dc2:	33ff      	adds	r3, #255	@ 0xff
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	4013      	ands	r3, r2
 8006dca:	d004      	beq.n	8006dd6 <USB_EPStartXfer+0x472>
 8006dcc:	187b      	adds	r3, r7, r1
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	187a      	adds	r2, r7, r1
 8006dd4:	6013      	str	r3, [r2, #0]
 8006dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dd8:	881b      	ldrh	r3, [r3, #0]
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	23f8      	movs	r3, #248	@ 0xf8
 8006dde:	18fb      	adds	r3, r7, r3
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	029b      	lsls	r3, r3, #10
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	4313      	orrs	r3, r2
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dee:	801a      	strh	r2, [r3, #0]
 8006df0:	e03f      	b.n	8006e72 <USB_EPStartXfer+0x50e>
 8006df2:	1d7b      	adds	r3, r7, #5
 8006df4:	33ff      	adds	r3, #255	@ 0xff
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	095b      	lsrs	r3, r3, #5
 8006dfa:	21f8      	movs	r1, #248	@ 0xf8
 8006dfc:	187a      	adds	r2, r7, r1
 8006dfe:	6013      	str	r3, [r2, #0]
 8006e00:	1d7b      	adds	r3, r7, #5
 8006e02:	33ff      	adds	r3, #255	@ 0xff
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	221f      	movs	r2, #31
 8006e08:	4013      	ands	r3, r2
 8006e0a:	d104      	bne.n	8006e16 <USB_EPStartXfer+0x4b2>
 8006e0c:	187b      	adds	r3, r7, r1
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	3b01      	subs	r3, #1
 8006e12:	187a      	adds	r2, r7, r1
 8006e14:	6013      	str	r3, [r2, #0]
 8006e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	b29a      	uxth	r2, r3
 8006e1c:	23f8      	movs	r3, #248	@ 0xf8
 8006e1e:	18fb      	adds	r3, r7, r3
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	029b      	lsls	r3, r3, #10
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	4aa0      	ldr	r2, [pc, #640]	@ (80070b0 <USB_EPStartXfer+0x74c>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	b29a      	uxth	r2, r3
 8006e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e34:	801a      	strh	r2, [r3, #0]
 8006e36:	e01c      	b.n	8006e72 <USB_EPStartXfer+0x50e>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	785b      	ldrb	r3, [r3, #1]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d118      	bne.n	8006e72 <USB_EPStartXfer+0x50e>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2250      	movs	r2, #80	@ 0x50
 8006e48:	5a9b      	ldrh	r3, [r3, r2]
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	001a      	movs	r2, r3
 8006e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e50:	189b      	adds	r3, r3, r2
 8006e52:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	00da      	lsls	r2, r3, #3
 8006e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e5c:	18d3      	adds	r3, r2, r3
 8006e5e:	4a93      	ldr	r2, [pc, #588]	@ (80070ac <USB_EPStartXfer+0x748>)
 8006e60:	4694      	mov	ip, r2
 8006e62:	4463      	add	r3, ip
 8006e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e66:	1d7b      	adds	r3, r7, #5
 8006e68:	33ff      	adds	r3, #255	@ 0xff
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006e72:	2076      	movs	r0, #118	@ 0x76
 8006e74:	183b      	adds	r3, r7, r0
 8006e76:	683a      	ldr	r2, [r7, #0]
 8006e78:	8912      	ldrh	r2, [r2, #8]
 8006e7a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	6959      	ldr	r1, [r3, #20]
 8006e80:	1d7b      	adds	r3, r7, #5
 8006e82:	33ff      	adds	r3, #255	@ 0xff
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	b29c      	uxth	r4, r3
 8006e88:	183b      	adds	r3, r7, r0
 8006e8a:	881a      	ldrh	r2, [r3, #0]
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	0023      	movs	r3, r4
 8006e90:	f000 ffd2 	bl	8007e38 <USB_WritePMA>
            ep->xfer_buff += len;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	695a      	ldr	r2, [r3, #20]
 8006e98:	1d7b      	adds	r3, r7, #5
 8006e9a:	33ff      	adds	r3, #255	@ 0xff
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	18d2      	adds	r2, r2, r3
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	6a1a      	ldr	r2, [r3, #32]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d908      	bls.n	8006ec2 <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	6a1a      	ldr	r2, [r3, #32]
 8006eb4:	1d7b      	adds	r3, r7, #5
 8006eb6:	33ff      	adds	r3, #255	@ 0xff
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	1ad2      	subs	r2, r2, r3
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	621a      	str	r2, [r3, #32]
 8006ec0:	e007      	b.n	8006ed2 <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	1d7a      	adds	r2, r7, #5
 8006ec8:	32ff      	adds	r2, #255	@ 0xff
 8006eca:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	785b      	ldrb	r3, [r3, #1]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d000      	beq.n	8006ee0 <USB_EPStartXfer+0x57c>
 8006ede:	e070      	b.n	8006fc2 <USB_EPStartXfer+0x65e>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2250      	movs	r2, #80	@ 0x50
 8006ee8:	5a9b      	ldrh	r3, [r3, r2]
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	001a      	movs	r2, r3
 8006eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef0:	189b      	adds	r3, r3, r2
 8006ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	00da      	lsls	r2, r3, #3
 8006efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efc:	18d3      	adds	r3, r2, r3
 8006efe:	4a6d      	ldr	r2, [pc, #436]	@ (80070b4 <USB_EPStartXfer+0x750>)
 8006f00:	4694      	mov	ip, r2
 8006f02:	4463      	add	r3, ip
 8006f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	059b      	lsls	r3, r3, #22
 8006f0e:	0d9b      	lsrs	r3, r3, #22
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f14:	801a      	strh	r2, [r3, #0]
 8006f16:	1d7b      	adds	r3, r7, #5
 8006f18:	33ff      	adds	r3, #255	@ 0xff
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d108      	bne.n	8006f32 <USB_EPStartXfer+0x5ce>
 8006f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f22:	881b      	ldrh	r3, [r3, #0]
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	4a62      	ldr	r2, [pc, #392]	@ (80070b0 <USB_EPStartXfer+0x74c>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f2e:	801a      	strh	r2, [r3, #0]
 8006f30:	e062      	b.n	8006ff8 <USB_EPStartXfer+0x694>
 8006f32:	1d7b      	adds	r3, r7, #5
 8006f34:	33ff      	adds	r3, #255	@ 0xff
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f3a:	d81f      	bhi.n	8006f7c <USB_EPStartXfer+0x618>
 8006f3c:	1d7b      	adds	r3, r7, #5
 8006f3e:	33ff      	adds	r3, #255	@ 0xff
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	085b      	lsrs	r3, r3, #1
 8006f44:	21f4      	movs	r1, #244	@ 0xf4
 8006f46:	187a      	adds	r2, r7, r1
 8006f48:	6013      	str	r3, [r2, #0]
 8006f4a:	1d7b      	adds	r3, r7, #5
 8006f4c:	33ff      	adds	r3, #255	@ 0xff
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2201      	movs	r2, #1
 8006f52:	4013      	ands	r3, r2
 8006f54:	d004      	beq.n	8006f60 <USB_EPStartXfer+0x5fc>
 8006f56:	187b      	adds	r3, r7, r1
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	187a      	adds	r2, r7, r1
 8006f5e:	6013      	str	r3, [r2, #0]
 8006f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f62:	881b      	ldrh	r3, [r3, #0]
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	23f4      	movs	r3, #244	@ 0xf4
 8006f68:	18fb      	adds	r3, r7, r3
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	029b      	lsls	r3, r3, #10
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	4313      	orrs	r3, r2
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f78:	801a      	strh	r2, [r3, #0]
 8006f7a:	e03d      	b.n	8006ff8 <USB_EPStartXfer+0x694>
 8006f7c:	1d7b      	adds	r3, r7, #5
 8006f7e:	33ff      	adds	r3, #255	@ 0xff
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	095b      	lsrs	r3, r3, #5
 8006f84:	21f4      	movs	r1, #244	@ 0xf4
 8006f86:	187a      	adds	r2, r7, r1
 8006f88:	6013      	str	r3, [r2, #0]
 8006f8a:	1d7b      	adds	r3, r7, #5
 8006f8c:	33ff      	adds	r3, #255	@ 0xff
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	221f      	movs	r2, #31
 8006f92:	4013      	ands	r3, r2
 8006f94:	d104      	bne.n	8006fa0 <USB_EPStartXfer+0x63c>
 8006f96:	187b      	adds	r3, r7, r1
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	187a      	adds	r2, r7, r1
 8006f9e:	6013      	str	r3, [r2, #0]
 8006fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	23f4      	movs	r3, #244	@ 0xf4
 8006fa8:	18fb      	adds	r3, r7, r3
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	029b      	lsls	r3, r3, #10
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80070b0 <USB_EPStartXfer+0x74c>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbe:	801a      	strh	r2, [r3, #0]
 8006fc0:	e01a      	b.n	8006ff8 <USB_EPStartXfer+0x694>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	785b      	ldrb	r3, [r3, #1]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d116      	bne.n	8006ff8 <USB_EPStartXfer+0x694>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2250      	movs	r2, #80	@ 0x50
 8006fce:	5a9b      	ldrh	r3, [r3, r2]
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	001a      	movs	r2, r3
 8006fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd6:	189b      	adds	r3, r3, r2
 8006fd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	00da      	lsls	r2, r3, #3
 8006fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fe2:	18d3      	adds	r3, r2, r3
 8006fe4:	4a33      	ldr	r2, [pc, #204]	@ (80070b4 <USB_EPStartXfer+0x750>)
 8006fe6:	4694      	mov	ip, r2
 8006fe8:	4463      	add	r3, ip
 8006fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fec:	1d7b      	adds	r3, r7, #5
 8006fee:	33ff      	adds	r3, #255	@ 0xff
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	b29a      	uxth	r2, r3
 8006ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ff6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006ff8:	2076      	movs	r0, #118	@ 0x76
 8006ffa:	183b      	adds	r3, r7, r0
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	8952      	ldrh	r2, [r2, #10]
 8007000:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	6959      	ldr	r1, [r3, #20]
 8007006:	1d7b      	adds	r3, r7, #5
 8007008:	33ff      	adds	r3, #255	@ 0xff
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	b29c      	uxth	r4, r3
 800700e:	183b      	adds	r3, r7, r0
 8007010:	881a      	ldrh	r2, [r3, #0]
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	0023      	movs	r3, r4
 8007016:	f000 ff0f 	bl	8007e38 <USB_WritePMA>
 800701a:	e1b6      	b.n	800738a <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	1d7a      	adds	r2, r7, #5
 8007022:	32ff      	adds	r2, #255	@ 0xff
 8007024:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	18d3      	adds	r3, r2, r3
 8007030:	881b      	ldrh	r3, [r3, #0]
 8007032:	b29a      	uxth	r2, r3
 8007034:	2062      	movs	r0, #98	@ 0x62
 8007036:	183b      	adds	r3, r7, r0
 8007038:	491f      	ldr	r1, [pc, #124]	@ (80070b8 <USB_EPStartXfer+0x754>)
 800703a:	400a      	ands	r2, r1
 800703c:	801a      	strh	r2, [r3, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	18d3      	adds	r3, r2, r3
 8007048:	183a      	adds	r2, r7, r0
 800704a:	8812      	ldrh	r2, [r2, #0]
 800704c:	491b      	ldr	r1, [pc, #108]	@ (80070bc <USB_EPStartXfer+0x758>)
 800704e:	430a      	orrs	r2, r1
 8007050:	b292      	uxth	r2, r2
 8007052:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2250      	movs	r2, #80	@ 0x50
 800705c:	5a9b      	ldrh	r3, [r3, r2]
 800705e:	b29b      	uxth	r3, r3
 8007060:	001a      	movs	r2, r3
 8007062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007064:	189b      	adds	r3, r3, r2
 8007066:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	00da      	lsls	r2, r3, #3
 800706e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007070:	18d3      	adds	r3, r2, r3
 8007072:	4a0e      	ldr	r2, [pc, #56]	@ (80070ac <USB_EPStartXfer+0x748>)
 8007074:	4694      	mov	ip, r2
 8007076:	4463      	add	r3, ip
 8007078:	65bb      	str	r3, [r7, #88]	@ 0x58
 800707a:	1d7b      	adds	r3, r7, #5
 800707c:	33ff      	adds	r3, #255	@ 0xff
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	b29a      	uxth	r2, r3
 8007082:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007084:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007086:	2076      	movs	r0, #118	@ 0x76
 8007088:	183b      	adds	r3, r7, r0
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	8912      	ldrh	r2, [r2, #8]
 800708e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	6959      	ldr	r1, [r3, #20]
 8007094:	1d7b      	adds	r3, r7, #5
 8007096:	33ff      	adds	r3, #255	@ 0xff
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	b29c      	uxth	r4, r3
 800709c:	183b      	adds	r3, r7, r0
 800709e:	881a      	ldrh	r2, [r3, #0]
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	0023      	movs	r3, r4
 80070a4:	f000 fec8 	bl	8007e38 <USB_WritePMA>
 80070a8:	e16f      	b.n	800738a <USB_EPStartXfer+0xa26>
 80070aa:	46c0      	nop			@ (mov r8, r8)
 80070ac:	00000402 	.word	0x00000402
 80070b0:	ffff8000 	.word	0xffff8000
 80070b4:	00000406 	.word	0x00000406
 80070b8:	ffff8e8f 	.word	0xffff8e8f
 80070bc:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	6a1a      	ldr	r2, [r3, #32]
 80070c4:	1d7b      	adds	r3, r7, #5
 80070c6:	33ff      	adds	r3, #255	@ 0xff
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	1ad2      	subs	r2, r2, r3
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	18d3      	adds	r3, r2, r3
 80070da:	881b      	ldrh	r3, [r3, #0]
 80070dc:	b29b      	uxth	r3, r3
 80070de:	001a      	movs	r2, r3
 80070e0:	2340      	movs	r3, #64	@ 0x40
 80070e2:	4013      	ands	r3, r2
 80070e4:	d100      	bne.n	80070e8 <USB_EPStartXfer+0x784>
 80070e6:	e0a4      	b.n	8007232 <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	785b      	ldrb	r3, [r3, #1]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d000      	beq.n	80070f6 <USB_EPStartXfer+0x792>
 80070f4:	e070      	b.n	80071d8 <USB_EPStartXfer+0x874>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2250      	movs	r2, #80	@ 0x50
 80070fe:	5a9b      	ldrh	r3, [r3, r2]
 8007100:	b29b      	uxth	r3, r3
 8007102:	001a      	movs	r2, r3
 8007104:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007106:	189b      	adds	r3, r3, r2
 8007108:	66bb      	str	r3, [r7, #104]	@ 0x68
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	00da      	lsls	r2, r3, #3
 8007110:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007112:	18d3      	adds	r3, r2, r3
 8007114:	4ada      	ldr	r2, [pc, #872]	@ (8007480 <USB_EPStartXfer+0xb1c>)
 8007116:	4694      	mov	ip, r2
 8007118:	4463      	add	r3, ip
 800711a:	667b      	str	r3, [r7, #100]	@ 0x64
 800711c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800711e:	881b      	ldrh	r3, [r3, #0]
 8007120:	b29b      	uxth	r3, r3
 8007122:	059b      	lsls	r3, r3, #22
 8007124:	0d9b      	lsrs	r3, r3, #22
 8007126:	b29a      	uxth	r2, r3
 8007128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800712a:	801a      	strh	r2, [r3, #0]
 800712c:	1d7b      	adds	r3, r7, #5
 800712e:	33ff      	adds	r3, #255	@ 0xff
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d108      	bne.n	8007148 <USB_EPStartXfer+0x7e4>
 8007136:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007138:	881b      	ldrh	r3, [r3, #0]
 800713a:	b29b      	uxth	r3, r3
 800713c:	4ad1      	ldr	r2, [pc, #836]	@ (8007484 <USB_EPStartXfer+0xb20>)
 800713e:	4313      	orrs	r3, r2
 8007140:	b29a      	uxth	r2, r3
 8007142:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007144:	801a      	strh	r2, [r3, #0]
 8007146:	e062      	b.n	800720e <USB_EPStartXfer+0x8aa>
 8007148:	1d7b      	adds	r3, r7, #5
 800714a:	33ff      	adds	r3, #255	@ 0xff
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007150:	d81f      	bhi.n	8007192 <USB_EPStartXfer+0x82e>
 8007152:	1d7b      	adds	r3, r7, #5
 8007154:	33ff      	adds	r3, #255	@ 0xff
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	085b      	lsrs	r3, r3, #1
 800715a:	21f0      	movs	r1, #240	@ 0xf0
 800715c:	187a      	adds	r2, r7, r1
 800715e:	6013      	str	r3, [r2, #0]
 8007160:	1d7b      	adds	r3, r7, #5
 8007162:	33ff      	adds	r3, #255	@ 0xff
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2201      	movs	r2, #1
 8007168:	4013      	ands	r3, r2
 800716a:	d004      	beq.n	8007176 <USB_EPStartXfer+0x812>
 800716c:	187b      	adds	r3, r7, r1
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3301      	adds	r3, #1
 8007172:	187a      	adds	r2, r7, r1
 8007174:	6013      	str	r3, [r2, #0]
 8007176:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	b29a      	uxth	r2, r3
 800717c:	23f0      	movs	r3, #240	@ 0xf0
 800717e:	18fb      	adds	r3, r7, r3
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	b29b      	uxth	r3, r3
 8007184:	029b      	lsls	r3, r3, #10
 8007186:	b29b      	uxth	r3, r3
 8007188:	4313      	orrs	r3, r2
 800718a:	b29a      	uxth	r2, r3
 800718c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800718e:	801a      	strh	r2, [r3, #0]
 8007190:	e03d      	b.n	800720e <USB_EPStartXfer+0x8aa>
 8007192:	1d7b      	adds	r3, r7, #5
 8007194:	33ff      	adds	r3, #255	@ 0xff
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	095b      	lsrs	r3, r3, #5
 800719a:	21f0      	movs	r1, #240	@ 0xf0
 800719c:	187a      	adds	r2, r7, r1
 800719e:	6013      	str	r3, [r2, #0]
 80071a0:	1d7b      	adds	r3, r7, #5
 80071a2:	33ff      	adds	r3, #255	@ 0xff
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	221f      	movs	r2, #31
 80071a8:	4013      	ands	r3, r2
 80071aa:	d104      	bne.n	80071b6 <USB_EPStartXfer+0x852>
 80071ac:	187b      	adds	r3, r7, r1
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	3b01      	subs	r3, #1
 80071b2:	187a      	adds	r2, r7, r1
 80071b4:	6013      	str	r3, [r2, #0]
 80071b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	23f0      	movs	r3, #240	@ 0xf0
 80071be:	18fb      	adds	r3, r7, r3
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	029b      	lsls	r3, r3, #10
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	4313      	orrs	r3, r2
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	4aad      	ldr	r2, [pc, #692]	@ (8007484 <USB_EPStartXfer+0xb20>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071d4:	801a      	strh	r2, [r3, #0]
 80071d6:	e01a      	b.n	800720e <USB_EPStartXfer+0x8aa>
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	785b      	ldrb	r3, [r3, #1]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d116      	bne.n	800720e <USB_EPStartXfer+0x8aa>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2250      	movs	r2, #80	@ 0x50
 80071e4:	5a9b      	ldrh	r3, [r3, r2]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	001a      	movs	r2, r3
 80071ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071ec:	189b      	adds	r3, r3, r2
 80071ee:	673b      	str	r3, [r7, #112]	@ 0x70
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	00da      	lsls	r2, r3, #3
 80071f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071f8:	18d3      	adds	r3, r2, r3
 80071fa:	4aa1      	ldr	r2, [pc, #644]	@ (8007480 <USB_EPStartXfer+0xb1c>)
 80071fc:	4694      	mov	ip, r2
 80071fe:	4463      	add	r3, ip
 8007200:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007202:	1d7b      	adds	r3, r7, #5
 8007204:	33ff      	adds	r3, #255	@ 0xff
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	b29a      	uxth	r2, r3
 800720a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800720c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800720e:	2076      	movs	r0, #118	@ 0x76
 8007210:	183b      	adds	r3, r7, r0
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	8952      	ldrh	r2, [r2, #10]
 8007216:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	6959      	ldr	r1, [r3, #20]
 800721c:	1d7b      	adds	r3, r7, #5
 800721e:	33ff      	adds	r3, #255	@ 0xff
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	b29c      	uxth	r4, r3
 8007224:	183b      	adds	r3, r7, r0
 8007226:	881a      	ldrh	r2, [r3, #0]
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	0023      	movs	r3, r4
 800722c:	f000 fe04 	bl	8007e38 <USB_WritePMA>
 8007230:	e0ab      	b.n	800738a <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	785b      	ldrb	r3, [r3, #1]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d000      	beq.n	800723c <USB_EPStartXfer+0x8d8>
 800723a:	e070      	b.n	800731e <USB_EPStartXfer+0x9ba>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2250      	movs	r2, #80	@ 0x50
 8007244:	5a9b      	ldrh	r3, [r3, r2]
 8007246:	b29b      	uxth	r3, r3
 8007248:	001a      	movs	r2, r3
 800724a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800724c:	189b      	adds	r3, r3, r2
 800724e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	00da      	lsls	r2, r3, #3
 8007256:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007258:	18d3      	adds	r3, r2, r3
 800725a:	4a8b      	ldr	r2, [pc, #556]	@ (8007488 <USB_EPStartXfer+0xb24>)
 800725c:	4694      	mov	ip, r2
 800725e:	4463      	add	r3, ip
 8007260:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	b29b      	uxth	r3, r3
 8007268:	059b      	lsls	r3, r3, #22
 800726a:	0d9b      	lsrs	r3, r3, #22
 800726c:	b29a      	uxth	r2, r3
 800726e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007270:	801a      	strh	r2, [r3, #0]
 8007272:	1d7b      	adds	r3, r7, #5
 8007274:	33ff      	adds	r3, #255	@ 0xff
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d108      	bne.n	800728e <USB_EPStartXfer+0x92a>
 800727c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800727e:	881b      	ldrh	r3, [r3, #0]
 8007280:	b29b      	uxth	r3, r3
 8007282:	4a80      	ldr	r2, [pc, #512]	@ (8007484 <USB_EPStartXfer+0xb20>)
 8007284:	4313      	orrs	r3, r2
 8007286:	b29a      	uxth	r2, r3
 8007288:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800728a:	801a      	strh	r2, [r3, #0]
 800728c:	e06c      	b.n	8007368 <USB_EPStartXfer+0xa04>
 800728e:	1d7b      	adds	r3, r7, #5
 8007290:	33ff      	adds	r3, #255	@ 0xff
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b3e      	cmp	r3, #62	@ 0x3e
 8007296:	d81f      	bhi.n	80072d8 <USB_EPStartXfer+0x974>
 8007298:	1d7b      	adds	r3, r7, #5
 800729a:	33ff      	adds	r3, #255	@ 0xff
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	085b      	lsrs	r3, r3, #1
 80072a0:	21ec      	movs	r1, #236	@ 0xec
 80072a2:	187a      	adds	r2, r7, r1
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	1d7b      	adds	r3, r7, #5
 80072a8:	33ff      	adds	r3, #255	@ 0xff
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2201      	movs	r2, #1
 80072ae:	4013      	ands	r3, r2
 80072b0:	d004      	beq.n	80072bc <USB_EPStartXfer+0x958>
 80072b2:	187b      	adds	r3, r7, r1
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3301      	adds	r3, #1
 80072b8:	187a      	adds	r2, r7, r1
 80072ba:	6013      	str	r3, [r2, #0]
 80072bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072be:	881b      	ldrh	r3, [r3, #0]
 80072c0:	b29a      	uxth	r2, r3
 80072c2:	23ec      	movs	r3, #236	@ 0xec
 80072c4:	18fb      	adds	r3, r7, r3
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	029b      	lsls	r3, r3, #10
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	4313      	orrs	r3, r2
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072d4:	801a      	strh	r2, [r3, #0]
 80072d6:	e047      	b.n	8007368 <USB_EPStartXfer+0xa04>
 80072d8:	1d7b      	adds	r3, r7, #5
 80072da:	33ff      	adds	r3, #255	@ 0xff
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	095b      	lsrs	r3, r3, #5
 80072e0:	21ec      	movs	r1, #236	@ 0xec
 80072e2:	187a      	adds	r2, r7, r1
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	1d7b      	adds	r3, r7, #5
 80072e8:	33ff      	adds	r3, #255	@ 0xff
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	221f      	movs	r2, #31
 80072ee:	4013      	ands	r3, r2
 80072f0:	d104      	bne.n	80072fc <USB_EPStartXfer+0x998>
 80072f2:	187b      	adds	r3, r7, r1
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	187a      	adds	r2, r7, r1
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072fe:	881b      	ldrh	r3, [r3, #0]
 8007300:	b29a      	uxth	r2, r3
 8007302:	23ec      	movs	r3, #236	@ 0xec
 8007304:	18fb      	adds	r3, r7, r3
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	b29b      	uxth	r3, r3
 800730a:	029b      	lsls	r3, r3, #10
 800730c:	b29b      	uxth	r3, r3
 800730e:	4313      	orrs	r3, r2
 8007310:	b29b      	uxth	r3, r3
 8007312:	4a5c      	ldr	r2, [pc, #368]	@ (8007484 <USB_EPStartXfer+0xb20>)
 8007314:	4313      	orrs	r3, r2
 8007316:	b29a      	uxth	r2, r3
 8007318:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800731a:	801a      	strh	r2, [r3, #0]
 800731c:	e024      	b.n	8007368 <USB_EPStartXfer+0xa04>
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	785b      	ldrb	r3, [r3, #1]
 8007322:	2b01      	cmp	r3, #1
 8007324:	d120      	bne.n	8007368 <USB_EPStartXfer+0xa04>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2184      	movs	r1, #132	@ 0x84
 800732a:	187a      	adds	r2, r7, r1
 800732c:	6013      	str	r3, [r2, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2250      	movs	r2, #80	@ 0x50
 8007332:	5a9b      	ldrh	r3, [r3, r2]
 8007334:	b29b      	uxth	r3, r3
 8007336:	001a      	movs	r2, r3
 8007338:	187b      	adds	r3, r7, r1
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	189b      	adds	r3, r3, r2
 800733e:	187a      	adds	r2, r7, r1
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	00da      	lsls	r2, r3, #3
 8007348:	187b      	adds	r3, r7, r1
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	18d3      	adds	r3, r2, r3
 800734e:	4a4e      	ldr	r2, [pc, #312]	@ (8007488 <USB_EPStartXfer+0xb24>)
 8007350:	4694      	mov	ip, r2
 8007352:	4463      	add	r3, ip
 8007354:	2180      	movs	r1, #128	@ 0x80
 8007356:	187a      	adds	r2, r7, r1
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	1d7b      	adds	r3, r7, #5
 800735c:	33ff      	adds	r3, #255	@ 0xff
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	b29a      	uxth	r2, r3
 8007362:	187b      	adds	r3, r7, r1
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007368:	2076      	movs	r0, #118	@ 0x76
 800736a:	183b      	adds	r3, r7, r0
 800736c:	683a      	ldr	r2, [r7, #0]
 800736e:	8912      	ldrh	r2, [r2, #8]
 8007370:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	6959      	ldr	r1, [r3, #20]
 8007376:	1d7b      	adds	r3, r7, #5
 8007378:	33ff      	adds	r3, #255	@ 0xff
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	b29c      	uxth	r4, r3
 800737e:	183b      	adds	r3, r7, r0
 8007380:	881a      	ldrh	r2, [r3, #0]
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	0023      	movs	r3, r4
 8007386:	f000 fd57 	bl	8007e38 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	18d3      	adds	r3, r2, r3
 8007394:	881b      	ldrh	r3, [r3, #0]
 8007396:	b29a      	uxth	r2, r3
 8007398:	200a      	movs	r0, #10
 800739a:	183b      	adds	r3, r7, r0
 800739c:	493b      	ldr	r1, [pc, #236]	@ (800748c <USB_EPStartXfer+0xb28>)
 800739e:	400a      	ands	r2, r1
 80073a0:	801a      	strh	r2, [r3, #0]
 80073a2:	183b      	adds	r3, r7, r0
 80073a4:	183a      	adds	r2, r7, r0
 80073a6:	8812      	ldrh	r2, [r2, #0]
 80073a8:	2110      	movs	r1, #16
 80073aa:	404a      	eors	r2, r1
 80073ac:	801a      	strh	r2, [r3, #0]
 80073ae:	183b      	adds	r3, r7, r0
 80073b0:	183a      	adds	r2, r7, r0
 80073b2:	8812      	ldrh	r2, [r2, #0]
 80073b4:	2120      	movs	r1, #32
 80073b6:	404a      	eors	r2, r1
 80073b8:	801a      	strh	r2, [r3, #0]
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	18d3      	adds	r3, r2, r3
 80073c4:	183a      	adds	r2, r7, r0
 80073c6:	8812      	ldrh	r2, [r2, #0]
 80073c8:	4931      	ldr	r1, [pc, #196]	@ (8007490 <USB_EPStartXfer+0xb2c>)
 80073ca:	430a      	orrs	r2, r1
 80073cc:	b292      	uxth	r2, r2
 80073ce:	801a      	strh	r2, [r3, #0]
 80073d0:	f000 fbe9 	bl	8007ba6 <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	7b1b      	ldrb	r3, [r3, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d000      	beq.n	80073de <USB_EPStartXfer+0xa7a>
 80073dc:	e0a8      	b.n	8007530 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	699a      	ldr	r2, [r3, #24]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d90d      	bls.n	8007406 <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	1d7a      	adds	r2, r7, #5
 80073f0:	32ff      	adds	r2, #255	@ 0xff
 80073f2:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	699a      	ldr	r2, [r3, #24]
 80073f8:	1d7b      	adds	r3, r7, #5
 80073fa:	33ff      	adds	r3, #255	@ 0xff
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	1ad2      	subs	r2, r2, r3
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	619a      	str	r2, [r3, #24]
 8007404:	e007      	b.n	8007416 <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	1d7a      	adds	r2, r7, #5
 800740c:	32ff      	adds	r2, #255	@ 0xff
 800740e:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	2200      	movs	r2, #0
 8007414:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2190      	movs	r1, #144	@ 0x90
 800741a:	187a      	adds	r2, r7, r1
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2250      	movs	r2, #80	@ 0x50
 8007422:	5a9b      	ldrh	r3, [r3, r2]
 8007424:	b29b      	uxth	r3, r3
 8007426:	001a      	movs	r2, r3
 8007428:	187b      	adds	r3, r7, r1
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	189b      	adds	r3, r3, r2
 800742e:	187a      	adds	r2, r7, r1
 8007430:	6013      	str	r3, [r2, #0]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	00da      	lsls	r2, r3, #3
 8007438:	187b      	adds	r3, r7, r1
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	18d3      	adds	r3, r2, r3
 800743e:	4a10      	ldr	r2, [pc, #64]	@ (8007480 <USB_EPStartXfer+0xb1c>)
 8007440:	4694      	mov	ip, r2
 8007442:	4463      	add	r3, ip
 8007444:	218c      	movs	r1, #140	@ 0x8c
 8007446:	187a      	adds	r2, r7, r1
 8007448:	6013      	str	r3, [r2, #0]
 800744a:	187b      	adds	r3, r7, r1
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	b29b      	uxth	r3, r3
 8007452:	059b      	lsls	r3, r3, #22
 8007454:	0d9b      	lsrs	r3, r3, #22
 8007456:	b29a      	uxth	r2, r3
 8007458:	187b      	adds	r3, r7, r1
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	801a      	strh	r2, [r3, #0]
 800745e:	1d7b      	adds	r3, r7, #5
 8007460:	33ff      	adds	r3, #255	@ 0xff
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d115      	bne.n	8007494 <USB_EPStartXfer+0xb30>
 8007468:	187b      	adds	r3, r7, r1
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	881b      	ldrh	r3, [r3, #0]
 800746e:	b29b      	uxth	r3, r3
 8007470:	4a04      	ldr	r2, [pc, #16]	@ (8007484 <USB_EPStartXfer+0xb20>)
 8007472:	4313      	orrs	r3, r2
 8007474:	b29a      	uxth	r2, r3
 8007476:	187b      	adds	r3, r7, r1
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e36e      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
 800747e:	46c0      	nop			@ (mov r8, r8)
 8007480:	00000406 	.word	0x00000406
 8007484:	ffff8000 	.word	0xffff8000
 8007488:	00000402 	.word	0x00000402
 800748c:	ffff8fbf 	.word	0xffff8fbf
 8007490:	ffff8080 	.word	0xffff8080
 8007494:	1d7b      	adds	r3, r7, #5
 8007496:	33ff      	adds	r3, #255	@ 0xff
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b3e      	cmp	r3, #62	@ 0x3e
 800749c:	d822      	bhi.n	80074e4 <USB_EPStartXfer+0xb80>
 800749e:	1d7b      	adds	r3, r7, #5
 80074a0:	33ff      	adds	r3, #255	@ 0xff
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	085b      	lsrs	r3, r3, #1
 80074a6:	21e8      	movs	r1, #232	@ 0xe8
 80074a8:	187a      	adds	r2, r7, r1
 80074aa:	6013      	str	r3, [r2, #0]
 80074ac:	1d7b      	adds	r3, r7, #5
 80074ae:	33ff      	adds	r3, #255	@ 0xff
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2201      	movs	r2, #1
 80074b4:	4013      	ands	r3, r2
 80074b6:	d004      	beq.n	80074c2 <USB_EPStartXfer+0xb5e>
 80074b8:	187b      	adds	r3, r7, r1
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3301      	adds	r3, #1
 80074be:	187a      	adds	r2, r7, r1
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	218c      	movs	r1, #140	@ 0x8c
 80074c4:	187b      	adds	r3, r7, r1
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	23e8      	movs	r3, #232	@ 0xe8
 80074ce:	18fb      	adds	r3, r7, r3
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	029b      	lsls	r3, r3, #10
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	4313      	orrs	r3, r2
 80074da:	b29a      	uxth	r2, r3
 80074dc:	187b      	adds	r3, r7, r1
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	801a      	strh	r2, [r3, #0]
 80074e2:	e33b      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
 80074e4:	1d7b      	adds	r3, r7, #5
 80074e6:	33ff      	adds	r3, #255	@ 0xff
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	095b      	lsrs	r3, r3, #5
 80074ec:	21e8      	movs	r1, #232	@ 0xe8
 80074ee:	187a      	adds	r2, r7, r1
 80074f0:	6013      	str	r3, [r2, #0]
 80074f2:	1d7b      	adds	r3, r7, #5
 80074f4:	33ff      	adds	r3, #255	@ 0xff
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	221f      	movs	r2, #31
 80074fa:	4013      	ands	r3, r2
 80074fc:	d104      	bne.n	8007508 <USB_EPStartXfer+0xba4>
 80074fe:	187b      	adds	r3, r7, r1
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3b01      	subs	r3, #1
 8007504:	187a      	adds	r2, r7, r1
 8007506:	6013      	str	r3, [r2, #0]
 8007508:	218c      	movs	r1, #140	@ 0x8c
 800750a:	187b      	adds	r3, r7, r1
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	881b      	ldrh	r3, [r3, #0]
 8007510:	b29a      	uxth	r2, r3
 8007512:	23e8      	movs	r3, #232	@ 0xe8
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	b29b      	uxth	r3, r3
 800751a:	029b      	lsls	r3, r3, #10
 800751c:	b29b      	uxth	r3, r3
 800751e:	4313      	orrs	r3, r2
 8007520:	b29b      	uxth	r3, r3
 8007522:	4ad7      	ldr	r2, [pc, #860]	@ (8007880 <USB_EPStartXfer+0xf1c>)
 8007524:	4313      	orrs	r3, r2
 8007526:	b29a      	uxth	r2, r3
 8007528:	187b      	adds	r3, r7, r1
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	801a      	strh	r2, [r3, #0]
 800752e:	e315      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	78db      	ldrb	r3, [r3, #3]
 8007534:	2b02      	cmp	r3, #2
 8007536:	d000      	beq.n	800753a <USB_EPStartXfer+0xbd6>
 8007538:	e189      	b.n	800784e <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	785b      	ldrb	r3, [r3, #1]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d000      	beq.n	8007544 <USB_EPStartXfer+0xbe0>
 8007542:	e07b      	b.n	800763c <USB_EPStartXfer+0xcd8>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	21ac      	movs	r1, #172	@ 0xac
 8007548:	187a      	adds	r2, r7, r1
 800754a:	6013      	str	r3, [r2, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2250      	movs	r2, #80	@ 0x50
 8007550:	5a9b      	ldrh	r3, [r3, r2]
 8007552:	b29b      	uxth	r3, r3
 8007554:	001a      	movs	r2, r3
 8007556:	187b      	adds	r3, r7, r1
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	189b      	adds	r3, r3, r2
 800755c:	187a      	adds	r2, r7, r1
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	00da      	lsls	r2, r3, #3
 8007566:	187b      	adds	r3, r7, r1
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	18d3      	adds	r3, r2, r3
 800756c:	4ac5      	ldr	r2, [pc, #788]	@ (8007884 <USB_EPStartXfer+0xf20>)
 800756e:	4694      	mov	ip, r2
 8007570:	4463      	add	r3, ip
 8007572:	21a8      	movs	r1, #168	@ 0xa8
 8007574:	187a      	adds	r2, r7, r1
 8007576:	6013      	str	r3, [r2, #0]
 8007578:	187b      	adds	r3, r7, r1
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	b29b      	uxth	r3, r3
 8007580:	059b      	lsls	r3, r3, #22
 8007582:	0d9b      	lsrs	r3, r3, #22
 8007584:	b29a      	uxth	r2, r3
 8007586:	187b      	adds	r3, r7, r1
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	801a      	strh	r2, [r3, #0]
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d10a      	bne.n	80075aa <USB_EPStartXfer+0xc46>
 8007594:	187b      	adds	r3, r7, r1
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	881b      	ldrh	r3, [r3, #0]
 800759a:	b29b      	uxth	r3, r3
 800759c:	4ab8      	ldr	r2, [pc, #736]	@ (8007880 <USB_EPStartXfer+0xf1c>)
 800759e:	4313      	orrs	r3, r2
 80075a0:	b29a      	uxth	r2, r3
 80075a2:	187b      	adds	r3, r7, r1
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	801a      	strh	r2, [r3, #0]
 80075a8:	e06c      	b.n	8007684 <USB_EPStartXfer+0xd20>
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80075b0:	d820      	bhi.n	80075f4 <USB_EPStartXfer+0xc90>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	085b      	lsrs	r3, r3, #1
 80075b8:	21e4      	movs	r1, #228	@ 0xe4
 80075ba:	187a      	adds	r2, r7, r1
 80075bc:	6013      	str	r3, [r2, #0]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	2201      	movs	r2, #1
 80075c4:	4013      	ands	r3, r2
 80075c6:	d004      	beq.n	80075d2 <USB_EPStartXfer+0xc6e>
 80075c8:	187b      	adds	r3, r7, r1
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3301      	adds	r3, #1
 80075ce:	187a      	adds	r2, r7, r1
 80075d0:	6013      	str	r3, [r2, #0]
 80075d2:	21a8      	movs	r1, #168	@ 0xa8
 80075d4:	187b      	adds	r3, r7, r1
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	881b      	ldrh	r3, [r3, #0]
 80075da:	b29a      	uxth	r2, r3
 80075dc:	23e4      	movs	r3, #228	@ 0xe4
 80075de:	18fb      	adds	r3, r7, r3
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	029b      	lsls	r3, r3, #10
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	4313      	orrs	r3, r2
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	187b      	adds	r3, r7, r1
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	801a      	strh	r2, [r3, #0]
 80075f2:	e047      	b.n	8007684 <USB_EPStartXfer+0xd20>
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	095b      	lsrs	r3, r3, #5
 80075fa:	21e4      	movs	r1, #228	@ 0xe4
 80075fc:	187a      	adds	r2, r7, r1
 80075fe:	6013      	str	r3, [r2, #0]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	221f      	movs	r2, #31
 8007606:	4013      	ands	r3, r2
 8007608:	d104      	bne.n	8007614 <USB_EPStartXfer+0xcb0>
 800760a:	187b      	adds	r3, r7, r1
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3b01      	subs	r3, #1
 8007610:	187a      	adds	r2, r7, r1
 8007612:	6013      	str	r3, [r2, #0]
 8007614:	21a8      	movs	r1, #168	@ 0xa8
 8007616:	187b      	adds	r3, r7, r1
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	881b      	ldrh	r3, [r3, #0]
 800761c:	b29a      	uxth	r2, r3
 800761e:	23e4      	movs	r3, #228	@ 0xe4
 8007620:	18fb      	adds	r3, r7, r3
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	b29b      	uxth	r3, r3
 8007626:	029b      	lsls	r3, r3, #10
 8007628:	b29b      	uxth	r3, r3
 800762a:	4313      	orrs	r3, r2
 800762c:	b29b      	uxth	r3, r3
 800762e:	4a94      	ldr	r2, [pc, #592]	@ (8007880 <USB_EPStartXfer+0xf1c>)
 8007630:	4313      	orrs	r3, r2
 8007632:	b29a      	uxth	r2, r3
 8007634:	187b      	adds	r3, r7, r1
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	801a      	strh	r2, [r3, #0]
 800763a:	e023      	b.n	8007684 <USB_EPStartXfer+0xd20>
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	785b      	ldrb	r3, [r3, #1]
 8007640:	2b01      	cmp	r3, #1
 8007642:	d11f      	bne.n	8007684 <USB_EPStartXfer+0xd20>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	21b4      	movs	r1, #180	@ 0xb4
 8007648:	187a      	adds	r2, r7, r1
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2250      	movs	r2, #80	@ 0x50
 8007650:	5a9b      	ldrh	r3, [r3, r2]
 8007652:	b29b      	uxth	r3, r3
 8007654:	001a      	movs	r2, r3
 8007656:	187b      	adds	r3, r7, r1
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	189b      	adds	r3, r3, r2
 800765c:	187a      	adds	r2, r7, r1
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	00da      	lsls	r2, r3, #3
 8007666:	187b      	adds	r3, r7, r1
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	18d3      	adds	r3, r2, r3
 800766c:	4a85      	ldr	r2, [pc, #532]	@ (8007884 <USB_EPStartXfer+0xf20>)
 800766e:	4694      	mov	ip, r2
 8007670:	4463      	add	r3, ip
 8007672:	21b0      	movs	r1, #176	@ 0xb0
 8007674:	187a      	adds	r2, r7, r1
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	b29a      	uxth	r2, r3
 800767e:	187b      	adds	r3, r7, r1
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	801a      	strh	r2, [r3, #0]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	22a4      	movs	r2, #164	@ 0xa4
 8007688:	18ba      	adds	r2, r7, r2
 800768a:	6013      	str	r3, [r2, #0]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	785b      	ldrb	r3, [r3, #1]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d000      	beq.n	8007696 <USB_EPStartXfer+0xd32>
 8007694:	e07b      	b.n	800778e <USB_EPStartXfer+0xe2a>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	219c      	movs	r1, #156	@ 0x9c
 800769a:	187a      	adds	r2, r7, r1
 800769c:	6013      	str	r3, [r2, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2250      	movs	r2, #80	@ 0x50
 80076a2:	5a9b      	ldrh	r3, [r3, r2]
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	001a      	movs	r2, r3
 80076a8:	187b      	adds	r3, r7, r1
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	189b      	adds	r3, r3, r2
 80076ae:	187a      	adds	r2, r7, r1
 80076b0:	6013      	str	r3, [r2, #0]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	00da      	lsls	r2, r3, #3
 80076b8:	187b      	adds	r3, r7, r1
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	18d3      	adds	r3, r2, r3
 80076be:	4a72      	ldr	r2, [pc, #456]	@ (8007888 <USB_EPStartXfer+0xf24>)
 80076c0:	4694      	mov	ip, r2
 80076c2:	4463      	add	r3, ip
 80076c4:	2198      	movs	r1, #152	@ 0x98
 80076c6:	187a      	adds	r2, r7, r1
 80076c8:	6013      	str	r3, [r2, #0]
 80076ca:	187b      	adds	r3, r7, r1
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	881b      	ldrh	r3, [r3, #0]
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	059b      	lsls	r3, r3, #22
 80076d4:	0d9b      	lsrs	r3, r3, #22
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	187b      	adds	r3, r7, r1
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	801a      	strh	r2, [r3, #0]
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10a      	bne.n	80076fc <USB_EPStartXfer+0xd98>
 80076e6:	187b      	adds	r3, r7, r1
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	881b      	ldrh	r3, [r3, #0]
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	4a64      	ldr	r2, [pc, #400]	@ (8007880 <USB_EPStartXfer+0xf1c>)
 80076f0:	4313      	orrs	r3, r2
 80076f2:	b29a      	uxth	r2, r3
 80076f4:	187b      	adds	r3, r7, r1
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	801a      	strh	r2, [r3, #0]
 80076fa:	e069      	b.n	80077d0 <USB_EPStartXfer+0xe6c>
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	2b3e      	cmp	r3, #62	@ 0x3e
 8007702:	d820      	bhi.n	8007746 <USB_EPStartXfer+0xde2>
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	691b      	ldr	r3, [r3, #16]
 8007708:	085b      	lsrs	r3, r3, #1
 800770a:	21e0      	movs	r1, #224	@ 0xe0
 800770c:	187a      	adds	r2, r7, r1
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	2201      	movs	r2, #1
 8007716:	4013      	ands	r3, r2
 8007718:	d004      	beq.n	8007724 <USB_EPStartXfer+0xdc0>
 800771a:	187b      	adds	r3, r7, r1
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3301      	adds	r3, #1
 8007720:	187a      	adds	r2, r7, r1
 8007722:	6013      	str	r3, [r2, #0]
 8007724:	2198      	movs	r1, #152	@ 0x98
 8007726:	187b      	adds	r3, r7, r1
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	881b      	ldrh	r3, [r3, #0]
 800772c:	b29a      	uxth	r2, r3
 800772e:	23e0      	movs	r3, #224	@ 0xe0
 8007730:	18fb      	adds	r3, r7, r3
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	b29b      	uxth	r3, r3
 8007736:	029b      	lsls	r3, r3, #10
 8007738:	b29b      	uxth	r3, r3
 800773a:	4313      	orrs	r3, r2
 800773c:	b29a      	uxth	r2, r3
 800773e:	187b      	adds	r3, r7, r1
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	801a      	strh	r2, [r3, #0]
 8007744:	e044      	b.n	80077d0 <USB_EPStartXfer+0xe6c>
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	095b      	lsrs	r3, r3, #5
 800774c:	21e0      	movs	r1, #224	@ 0xe0
 800774e:	187a      	adds	r2, r7, r1
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	221f      	movs	r2, #31
 8007758:	4013      	ands	r3, r2
 800775a:	d104      	bne.n	8007766 <USB_EPStartXfer+0xe02>
 800775c:	187b      	adds	r3, r7, r1
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3b01      	subs	r3, #1
 8007762:	187a      	adds	r2, r7, r1
 8007764:	6013      	str	r3, [r2, #0]
 8007766:	2198      	movs	r1, #152	@ 0x98
 8007768:	187b      	adds	r3, r7, r1
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	b29a      	uxth	r2, r3
 8007770:	23e0      	movs	r3, #224	@ 0xe0
 8007772:	18fb      	adds	r3, r7, r3
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	b29b      	uxth	r3, r3
 8007778:	029b      	lsls	r3, r3, #10
 800777a:	b29b      	uxth	r3, r3
 800777c:	4313      	orrs	r3, r2
 800777e:	b29b      	uxth	r3, r3
 8007780:	4a3f      	ldr	r2, [pc, #252]	@ (8007880 <USB_EPStartXfer+0xf1c>)
 8007782:	4313      	orrs	r3, r2
 8007784:	b29a      	uxth	r2, r3
 8007786:	187b      	adds	r3, r7, r1
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	801a      	strh	r2, [r3, #0]
 800778c:	e020      	b.n	80077d0 <USB_EPStartXfer+0xe6c>
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d11c      	bne.n	80077d0 <USB_EPStartXfer+0xe6c>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2250      	movs	r2, #80	@ 0x50
 800779a:	5a9b      	ldrh	r3, [r3, r2]
 800779c:	b29b      	uxth	r3, r3
 800779e:	001a      	movs	r2, r3
 80077a0:	21a4      	movs	r1, #164	@ 0xa4
 80077a2:	187b      	adds	r3, r7, r1
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	189b      	adds	r3, r3, r2
 80077a8:	187a      	adds	r2, r7, r1
 80077aa:	6013      	str	r3, [r2, #0]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	00da      	lsls	r2, r3, #3
 80077b2:	187b      	adds	r3, r7, r1
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	18d3      	adds	r3, r2, r3
 80077b8:	4a33      	ldr	r2, [pc, #204]	@ (8007888 <USB_EPStartXfer+0xf24>)
 80077ba:	4694      	mov	ip, r2
 80077bc:	4463      	add	r3, ip
 80077be:	21a0      	movs	r1, #160	@ 0xa0
 80077c0:	187a      	adds	r2, r7, r1
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	187b      	adds	r3, r7, r1
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d100      	bne.n	80077da <USB_EPStartXfer+0xe76>
 80077d8:	e1c0      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	18d2      	adds	r2, r2, r3
 80077e4:	2196      	movs	r1, #150	@ 0x96
 80077e6:	187b      	adds	r3, r7, r1
 80077e8:	8812      	ldrh	r2, [r2, #0]
 80077ea:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80077ec:	187b      	adds	r3, r7, r1
 80077ee:	881a      	ldrh	r2, [r3, #0]
 80077f0:	2380      	movs	r3, #128	@ 0x80
 80077f2:	01db      	lsls	r3, r3, #7
 80077f4:	4013      	ands	r3, r2
 80077f6:	d004      	beq.n	8007802 <USB_EPStartXfer+0xe9e>
 80077f8:	187b      	adds	r3, r7, r1
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	2240      	movs	r2, #64	@ 0x40
 80077fe:	4013      	ands	r3, r2
 8007800:	d10d      	bne.n	800781e <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007802:	2196      	movs	r1, #150	@ 0x96
 8007804:	187b      	adds	r3, r7, r1
 8007806:	881a      	ldrh	r2, [r3, #0]
 8007808:	2380      	movs	r3, #128	@ 0x80
 800780a:	01db      	lsls	r3, r3, #7
 800780c:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800780e:	d000      	beq.n	8007812 <USB_EPStartXfer+0xeae>
 8007810:	e1a4      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007812:	187b      	adds	r3, r7, r1
 8007814:	881b      	ldrh	r3, [r3, #0]
 8007816:	2240      	movs	r2, #64	@ 0x40
 8007818:	4013      	ands	r3, r2
 800781a:	d000      	beq.n	800781e <USB_EPStartXfer+0xeba>
 800781c:	e19e      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	18d3      	adds	r3, r2, r3
 8007828:	881b      	ldrh	r3, [r3, #0]
 800782a:	b29a      	uxth	r2, r3
 800782c:	2094      	movs	r0, #148	@ 0x94
 800782e:	183b      	adds	r3, r7, r0
 8007830:	4916      	ldr	r1, [pc, #88]	@ (800788c <USB_EPStartXfer+0xf28>)
 8007832:	400a      	ands	r2, r1
 8007834:	801a      	strh	r2, [r3, #0]
 8007836:	687a      	ldr	r2, [r7, #4]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	18d3      	adds	r3, r2, r3
 8007840:	183a      	adds	r2, r7, r0
 8007842:	8812      	ldrh	r2, [r2, #0]
 8007844:	4912      	ldr	r1, [pc, #72]	@ (8007890 <USB_EPStartXfer+0xf2c>)
 8007846:	430a      	orrs	r2, r1
 8007848:	b292      	uxth	r2, r2
 800784a:	801a      	strh	r2, [r3, #0]
 800784c:	e186      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	78db      	ldrb	r3, [r3, #3]
 8007852:	2b01      	cmp	r3, #1
 8007854:	d000      	beq.n	8007858 <USB_EPStartXfer+0xef4>
 8007856:	e17f      	b.n	8007b58 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	699a      	ldr	r2, [r3, #24]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	429a      	cmp	r2, r3
 8007862:	d917      	bls.n	8007894 <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	1d7a      	adds	r2, r7, #5
 800786a:	32ff      	adds	r2, #255	@ 0xff
 800786c:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	699a      	ldr	r2, [r3, #24]
 8007872:	1d7b      	adds	r3, r7, #5
 8007874:	33ff      	adds	r3, #255	@ 0xff
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	1ad2      	subs	r2, r2, r3
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	619a      	str	r2, [r3, #24]
 800787e:	e011      	b.n	80078a4 <USB_EPStartXfer+0xf40>
 8007880:	ffff8000 	.word	0xffff8000
 8007884:	00000402 	.word	0x00000402
 8007888:	00000406 	.word	0x00000406
 800788c:	ffff8f8f 	.word	0xffff8f8f
 8007890:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	699b      	ldr	r3, [r3, #24]
 8007898:	1d7a      	adds	r2, r7, #5
 800789a:	32ff      	adds	r2, #255	@ 0xff
 800789c:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	2200      	movs	r2, #0
 80078a2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	785b      	ldrb	r3, [r3, #1]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d000      	beq.n	80078ae <USB_EPStartXfer+0xf4a>
 80078ac:	e081      	b.n	80079b2 <USB_EPStartXfer+0x104e>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	21cc      	movs	r1, #204	@ 0xcc
 80078b2:	187a      	adds	r2, r7, r1
 80078b4:	6013      	str	r3, [r2, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2250      	movs	r2, #80	@ 0x50
 80078ba:	5a9b      	ldrh	r3, [r3, r2]
 80078bc:	b29b      	uxth	r3, r3
 80078be:	001a      	movs	r2, r3
 80078c0:	187b      	adds	r3, r7, r1
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	189b      	adds	r3, r3, r2
 80078c6:	187a      	adds	r2, r7, r1
 80078c8:	6013      	str	r3, [r2, #0]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	00da      	lsls	r2, r3, #3
 80078d0:	187b      	adds	r3, r7, r1
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	18d3      	adds	r3, r2, r3
 80078d6:	4ab6      	ldr	r2, [pc, #728]	@ (8007bb0 <USB_EPStartXfer+0x124c>)
 80078d8:	4694      	mov	ip, r2
 80078da:	4463      	add	r3, ip
 80078dc:	21c8      	movs	r1, #200	@ 0xc8
 80078de:	187a      	adds	r2, r7, r1
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	187b      	adds	r3, r7, r1
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	881b      	ldrh	r3, [r3, #0]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	059b      	lsls	r3, r3, #22
 80078ec:	0d9b      	lsrs	r3, r3, #22
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	187b      	adds	r3, r7, r1
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	801a      	strh	r2, [r3, #0]
 80078f6:	1d7b      	adds	r3, r7, #5
 80078f8:	33ff      	adds	r3, #255	@ 0xff
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10a      	bne.n	8007916 <USB_EPStartXfer+0xfb2>
 8007900:	187b      	adds	r3, r7, r1
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	b29b      	uxth	r3, r3
 8007908:	4aaa      	ldr	r2, [pc, #680]	@ (8007bb4 <USB_EPStartXfer+0x1250>)
 800790a:	4313      	orrs	r3, r2
 800790c:	b29a      	uxth	r2, r3
 800790e:	187b      	adds	r3, r7, r1
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	801a      	strh	r2, [r3, #0]
 8007914:	e072      	b.n	80079fc <USB_EPStartXfer+0x1098>
 8007916:	1d7b      	adds	r3, r7, #5
 8007918:	33ff      	adds	r3, #255	@ 0xff
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b3e      	cmp	r3, #62	@ 0x3e
 800791e:	d822      	bhi.n	8007966 <USB_EPStartXfer+0x1002>
 8007920:	1d7b      	adds	r3, r7, #5
 8007922:	33ff      	adds	r3, #255	@ 0xff
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	085b      	lsrs	r3, r3, #1
 8007928:	21dc      	movs	r1, #220	@ 0xdc
 800792a:	187a      	adds	r2, r7, r1
 800792c:	6013      	str	r3, [r2, #0]
 800792e:	1d7b      	adds	r3, r7, #5
 8007930:	33ff      	adds	r3, #255	@ 0xff
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2201      	movs	r2, #1
 8007936:	4013      	ands	r3, r2
 8007938:	d004      	beq.n	8007944 <USB_EPStartXfer+0xfe0>
 800793a:	187b      	adds	r3, r7, r1
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3301      	adds	r3, #1
 8007940:	187a      	adds	r2, r7, r1
 8007942:	6013      	str	r3, [r2, #0]
 8007944:	21c8      	movs	r1, #200	@ 0xc8
 8007946:	187b      	adds	r3, r7, r1
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	881b      	ldrh	r3, [r3, #0]
 800794c:	b29a      	uxth	r2, r3
 800794e:	23dc      	movs	r3, #220	@ 0xdc
 8007950:	18fb      	adds	r3, r7, r3
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	b29b      	uxth	r3, r3
 8007956:	029b      	lsls	r3, r3, #10
 8007958:	b29b      	uxth	r3, r3
 800795a:	4313      	orrs	r3, r2
 800795c:	b29a      	uxth	r2, r3
 800795e:	187b      	adds	r3, r7, r1
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	801a      	strh	r2, [r3, #0]
 8007964:	e04a      	b.n	80079fc <USB_EPStartXfer+0x1098>
 8007966:	1d7b      	adds	r3, r7, #5
 8007968:	33ff      	adds	r3, #255	@ 0xff
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	095b      	lsrs	r3, r3, #5
 800796e:	21dc      	movs	r1, #220	@ 0xdc
 8007970:	187a      	adds	r2, r7, r1
 8007972:	6013      	str	r3, [r2, #0]
 8007974:	1d7b      	adds	r3, r7, #5
 8007976:	33ff      	adds	r3, #255	@ 0xff
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	221f      	movs	r2, #31
 800797c:	4013      	ands	r3, r2
 800797e:	d104      	bne.n	800798a <USB_EPStartXfer+0x1026>
 8007980:	187b      	adds	r3, r7, r1
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	3b01      	subs	r3, #1
 8007986:	187a      	adds	r2, r7, r1
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	21c8      	movs	r1, #200	@ 0xc8
 800798c:	187b      	adds	r3, r7, r1
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	b29a      	uxth	r2, r3
 8007994:	23dc      	movs	r3, #220	@ 0xdc
 8007996:	18fb      	adds	r3, r7, r3
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	b29b      	uxth	r3, r3
 800799c:	029b      	lsls	r3, r3, #10
 800799e:	b29b      	uxth	r3, r3
 80079a0:	4313      	orrs	r3, r2
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	4a83      	ldr	r2, [pc, #524]	@ (8007bb4 <USB_EPStartXfer+0x1250>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	187b      	adds	r3, r7, r1
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	801a      	strh	r2, [r3, #0]
 80079b0:	e024      	b.n	80079fc <USB_EPStartXfer+0x1098>
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	785b      	ldrb	r3, [r3, #1]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d120      	bne.n	80079fc <USB_EPStartXfer+0x1098>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	21d4      	movs	r1, #212	@ 0xd4
 80079be:	187a      	adds	r2, r7, r1
 80079c0:	6013      	str	r3, [r2, #0]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2250      	movs	r2, #80	@ 0x50
 80079c6:	5a9b      	ldrh	r3, [r3, r2]
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	001a      	movs	r2, r3
 80079cc:	187b      	adds	r3, r7, r1
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	189b      	adds	r3, r3, r2
 80079d2:	187a      	adds	r2, r7, r1
 80079d4:	6013      	str	r3, [r2, #0]
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	00da      	lsls	r2, r3, #3
 80079dc:	187b      	adds	r3, r7, r1
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	18d3      	adds	r3, r2, r3
 80079e2:	4a73      	ldr	r2, [pc, #460]	@ (8007bb0 <USB_EPStartXfer+0x124c>)
 80079e4:	4694      	mov	ip, r2
 80079e6:	4463      	add	r3, ip
 80079e8:	21d0      	movs	r1, #208	@ 0xd0
 80079ea:	187a      	adds	r2, r7, r1
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	1d7b      	adds	r3, r7, #5
 80079f0:	33ff      	adds	r3, #255	@ 0xff
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	187b      	adds	r3, r7, r1
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	801a      	strh	r2, [r3, #0]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	22c4      	movs	r2, #196	@ 0xc4
 8007a00:	18ba      	adds	r2, r7, r2
 8007a02:	6013      	str	r3, [r2, #0]
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	785b      	ldrb	r3, [r3, #1]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d000      	beq.n	8007a0e <USB_EPStartXfer+0x10aa>
 8007a0c:	e081      	b.n	8007b12 <USB_EPStartXfer+0x11ae>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	21bc      	movs	r1, #188	@ 0xbc
 8007a12:	187a      	adds	r2, r7, r1
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2250      	movs	r2, #80	@ 0x50
 8007a1a:	5a9b      	ldrh	r3, [r3, r2]
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	001a      	movs	r2, r3
 8007a20:	187b      	adds	r3, r7, r1
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	189b      	adds	r3, r3, r2
 8007a26:	187a      	adds	r2, r7, r1
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	00da      	lsls	r2, r3, #3
 8007a30:	187b      	adds	r3, r7, r1
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	18d3      	adds	r3, r2, r3
 8007a36:	4a60      	ldr	r2, [pc, #384]	@ (8007bb8 <USB_EPStartXfer+0x1254>)
 8007a38:	4694      	mov	ip, r2
 8007a3a:	4463      	add	r3, ip
 8007a3c:	21b8      	movs	r1, #184	@ 0xb8
 8007a3e:	187a      	adds	r2, r7, r1
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	187b      	adds	r3, r7, r1
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	881b      	ldrh	r3, [r3, #0]
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	059b      	lsls	r3, r3, #22
 8007a4c:	0d9b      	lsrs	r3, r3, #22
 8007a4e:	b29a      	uxth	r2, r3
 8007a50:	187b      	adds	r3, r7, r1
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	801a      	strh	r2, [r3, #0]
 8007a56:	1d7b      	adds	r3, r7, #5
 8007a58:	33ff      	adds	r3, #255	@ 0xff
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10a      	bne.n	8007a76 <USB_EPStartXfer+0x1112>
 8007a60:	187b      	adds	r3, r7, r1
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	881b      	ldrh	r3, [r3, #0]
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	4a52      	ldr	r2, [pc, #328]	@ (8007bb4 <USB_EPStartXfer+0x1250>)
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	b29a      	uxth	r2, r3
 8007a6e:	187b      	adds	r3, r7, r1
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	801a      	strh	r2, [r3, #0]
 8007a74:	e072      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
 8007a76:	1d7b      	adds	r3, r7, #5
 8007a78:	33ff      	adds	r3, #255	@ 0xff
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a7e:	d822      	bhi.n	8007ac6 <USB_EPStartXfer+0x1162>
 8007a80:	1d7b      	adds	r3, r7, #5
 8007a82:	33ff      	adds	r3, #255	@ 0xff
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	085b      	lsrs	r3, r3, #1
 8007a88:	21d8      	movs	r1, #216	@ 0xd8
 8007a8a:	187a      	adds	r2, r7, r1
 8007a8c:	6013      	str	r3, [r2, #0]
 8007a8e:	1d7b      	adds	r3, r7, #5
 8007a90:	33ff      	adds	r3, #255	@ 0xff
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2201      	movs	r2, #1
 8007a96:	4013      	ands	r3, r2
 8007a98:	d004      	beq.n	8007aa4 <USB_EPStartXfer+0x1140>
 8007a9a:	187b      	adds	r3, r7, r1
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	187a      	adds	r2, r7, r1
 8007aa2:	6013      	str	r3, [r2, #0]
 8007aa4:	21b8      	movs	r1, #184	@ 0xb8
 8007aa6:	187b      	adds	r3, r7, r1
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	881b      	ldrh	r3, [r3, #0]
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	23d8      	movs	r3, #216	@ 0xd8
 8007ab0:	18fb      	adds	r3, r7, r3
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	029b      	lsls	r3, r3, #10
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	4313      	orrs	r3, r2
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	187b      	adds	r3, r7, r1
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	801a      	strh	r2, [r3, #0]
 8007ac4:	e04a      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
 8007ac6:	1d7b      	adds	r3, r7, #5
 8007ac8:	33ff      	adds	r3, #255	@ 0xff
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	095b      	lsrs	r3, r3, #5
 8007ace:	21d8      	movs	r1, #216	@ 0xd8
 8007ad0:	187a      	adds	r2, r7, r1
 8007ad2:	6013      	str	r3, [r2, #0]
 8007ad4:	1d7b      	adds	r3, r7, #5
 8007ad6:	33ff      	adds	r3, #255	@ 0xff
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	221f      	movs	r2, #31
 8007adc:	4013      	ands	r3, r2
 8007ade:	d104      	bne.n	8007aea <USB_EPStartXfer+0x1186>
 8007ae0:	187b      	adds	r3, r7, r1
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	187a      	adds	r2, r7, r1
 8007ae8:	6013      	str	r3, [r2, #0]
 8007aea:	21b8      	movs	r1, #184	@ 0xb8
 8007aec:	187b      	adds	r3, r7, r1
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	881b      	ldrh	r3, [r3, #0]
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	23d8      	movs	r3, #216	@ 0xd8
 8007af6:	18fb      	adds	r3, r7, r3
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	029b      	lsls	r3, r3, #10
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	4313      	orrs	r3, r2
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	4a2b      	ldr	r2, [pc, #172]	@ (8007bb4 <USB_EPStartXfer+0x1250>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	b29a      	uxth	r2, r3
 8007b0a:	187b      	adds	r3, r7, r1
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	801a      	strh	r2, [r3, #0]
 8007b10:	e024      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	785b      	ldrb	r3, [r3, #1]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d120      	bne.n	8007b5c <USB_EPStartXfer+0x11f8>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2250      	movs	r2, #80	@ 0x50
 8007b1e:	5a9b      	ldrh	r3, [r3, r2]
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	001a      	movs	r2, r3
 8007b24:	21c4      	movs	r1, #196	@ 0xc4
 8007b26:	187b      	adds	r3, r7, r1
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	189b      	adds	r3, r3, r2
 8007b2c:	187a      	adds	r2, r7, r1
 8007b2e:	6013      	str	r3, [r2, #0]
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	00da      	lsls	r2, r3, #3
 8007b36:	187b      	adds	r3, r7, r1
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	18d3      	adds	r3, r2, r3
 8007b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8007bb8 <USB_EPStartXfer+0x1254>)
 8007b3e:	4694      	mov	ip, r2
 8007b40:	4463      	add	r3, ip
 8007b42:	21c0      	movs	r1, #192	@ 0xc0
 8007b44:	187a      	adds	r2, r7, r1
 8007b46:	6013      	str	r3, [r2, #0]
 8007b48:	1d7b      	adds	r3, r7, #5
 8007b4a:	33ff      	adds	r3, #255	@ 0xff
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	187b      	adds	r3, r7, r1
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	801a      	strh	r2, [r3, #0]
 8007b56:	e001      	b.n	8007b5c <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e025      	b.n	8007ba8 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	18d3      	adds	r3, r2, r3
 8007b66:	881b      	ldrh	r3, [r3, #0]
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	208a      	movs	r0, #138	@ 0x8a
 8007b6c:	183b      	adds	r3, r7, r0
 8007b6e:	4913      	ldr	r1, [pc, #76]	@ (8007bbc <USB_EPStartXfer+0x1258>)
 8007b70:	400a      	ands	r2, r1
 8007b72:	801a      	strh	r2, [r3, #0]
 8007b74:	183b      	adds	r3, r7, r0
 8007b76:	183a      	adds	r2, r7, r0
 8007b78:	8812      	ldrh	r2, [r2, #0]
 8007b7a:	2180      	movs	r1, #128	@ 0x80
 8007b7c:	0149      	lsls	r1, r1, #5
 8007b7e:	404a      	eors	r2, r1
 8007b80:	801a      	strh	r2, [r3, #0]
 8007b82:	183b      	adds	r3, r7, r0
 8007b84:	183a      	adds	r2, r7, r0
 8007b86:	8812      	ldrh	r2, [r2, #0]
 8007b88:	2180      	movs	r1, #128	@ 0x80
 8007b8a:	0189      	lsls	r1, r1, #6
 8007b8c:	404a      	eors	r2, r1
 8007b8e:	801a      	strh	r2, [r3, #0]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	18d3      	adds	r3, r2, r3
 8007b9a:	183a      	adds	r2, r7, r0
 8007b9c:	8812      	ldrh	r2, [r2, #0]
 8007b9e:	4908      	ldr	r1, [pc, #32]	@ (8007bc0 <USB_EPStartXfer+0x125c>)
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	b292      	uxth	r2, r2
 8007ba4:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	0018      	movs	r0, r3
 8007baa:	46bd      	mov	sp, r7
 8007bac:	b043      	add	sp, #268	@ 0x10c
 8007bae:	bd90      	pop	{r4, r7, pc}
 8007bb0:	00000402 	.word	0x00000402
 8007bb4:	ffff8000 	.word	0xffff8000
 8007bb8:	00000406 	.word	0x00000406
 8007bbc:	ffffbf8f 	.word	0xffffbf8f
 8007bc0:	ffff8080 	.word	0xffff8080

08007bc4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	785b      	ldrb	r3, [r3, #1]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d01d      	beq.n	8007c12 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007bd6:	687a      	ldr	r2, [r7, #4]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	18d3      	adds	r3, r2, r3
 8007be0:	881b      	ldrh	r3, [r3, #0]
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	200c      	movs	r0, #12
 8007be6:	183b      	adds	r3, r7, r0
 8007be8:	491b      	ldr	r1, [pc, #108]	@ (8007c58 <USB_EPSetStall+0x94>)
 8007bea:	400a      	ands	r2, r1
 8007bec:	801a      	strh	r2, [r3, #0]
 8007bee:	183b      	adds	r3, r7, r0
 8007bf0:	183a      	adds	r2, r7, r0
 8007bf2:	8812      	ldrh	r2, [r2, #0]
 8007bf4:	2110      	movs	r1, #16
 8007bf6:	404a      	eors	r2, r1
 8007bf8:	801a      	strh	r2, [r3, #0]
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	18d3      	adds	r3, r2, r3
 8007c04:	183a      	adds	r2, r7, r0
 8007c06:	8812      	ldrh	r2, [r2, #0]
 8007c08:	4914      	ldr	r1, [pc, #80]	@ (8007c5c <USB_EPSetStall+0x98>)
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	b292      	uxth	r2, r2
 8007c0e:	801a      	strh	r2, [r3, #0]
 8007c10:	e01d      	b.n	8007c4e <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	009b      	lsls	r3, r3, #2
 8007c1a:	18d3      	adds	r3, r2, r3
 8007c1c:	881b      	ldrh	r3, [r3, #0]
 8007c1e:	b29a      	uxth	r2, r3
 8007c20:	200e      	movs	r0, #14
 8007c22:	183b      	adds	r3, r7, r0
 8007c24:	490e      	ldr	r1, [pc, #56]	@ (8007c60 <USB_EPSetStall+0x9c>)
 8007c26:	400a      	ands	r2, r1
 8007c28:	801a      	strh	r2, [r3, #0]
 8007c2a:	183b      	adds	r3, r7, r0
 8007c2c:	183a      	adds	r2, r7, r0
 8007c2e:	8812      	ldrh	r2, [r2, #0]
 8007c30:	2180      	movs	r1, #128	@ 0x80
 8007c32:	0149      	lsls	r1, r1, #5
 8007c34:	404a      	eors	r2, r1
 8007c36:	801a      	strh	r2, [r3, #0]
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	18d3      	adds	r3, r2, r3
 8007c42:	183a      	adds	r2, r7, r0
 8007c44:	8812      	ldrh	r2, [r2, #0]
 8007c46:	4905      	ldr	r1, [pc, #20]	@ (8007c5c <USB_EPSetStall+0x98>)
 8007c48:	430a      	orrs	r2, r1
 8007c4a:	b292      	uxth	r2, r2
 8007c4c:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	0018      	movs	r0, r3
 8007c52:	46bd      	mov	sp, r7
 8007c54:	b004      	add	sp, #16
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	ffff8fbf 	.word	0xffff8fbf
 8007c5c:	ffff8080 	.word	0xffff8080
 8007c60:	ffffbf8f 	.word	0xffffbf8f

08007c64 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	7b1b      	ldrb	r3, [r3, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d000      	beq.n	8007c78 <USB_EPClearStall+0x14>
 8007c76:	e095      	b.n	8007da4 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	785b      	ldrb	r3, [r3, #1]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d046      	beq.n	8007d0e <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	18d2      	adds	r2, r2, r3
 8007c8a:	2110      	movs	r1, #16
 8007c8c:	187b      	adds	r3, r7, r1
 8007c8e:	8812      	ldrh	r2, [r2, #0]
 8007c90:	801a      	strh	r2, [r3, #0]
 8007c92:	187b      	adds	r3, r7, r1
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	2240      	movs	r2, #64	@ 0x40
 8007c98:	4013      	ands	r3, r2
 8007c9a:	d016      	beq.n	8007cca <USB_EPClearStall+0x66>
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	18d3      	adds	r3, r2, r3
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	200e      	movs	r0, #14
 8007cac:	183b      	adds	r3, r7, r0
 8007cae:	4940      	ldr	r1, [pc, #256]	@ (8007db0 <USB_EPClearStall+0x14c>)
 8007cb0:	400a      	ands	r2, r1
 8007cb2:	801a      	strh	r2, [r3, #0]
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	18d3      	adds	r3, r2, r3
 8007cbe:	183a      	adds	r2, r7, r0
 8007cc0:	8812      	ldrh	r2, [r2, #0]
 8007cc2:	493c      	ldr	r1, [pc, #240]	@ (8007db4 <USB_EPClearStall+0x150>)
 8007cc4:	430a      	orrs	r2, r1
 8007cc6:	b292      	uxth	r2, r2
 8007cc8:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	78db      	ldrb	r3, [r3, #3]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d068      	beq.n	8007da4 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	18d3      	adds	r3, r2, r3
 8007cdc:	881b      	ldrh	r3, [r3, #0]
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	200c      	movs	r0, #12
 8007ce2:	183b      	adds	r3, r7, r0
 8007ce4:	4934      	ldr	r1, [pc, #208]	@ (8007db8 <USB_EPClearStall+0x154>)
 8007ce6:	400a      	ands	r2, r1
 8007ce8:	801a      	strh	r2, [r3, #0]
 8007cea:	183b      	adds	r3, r7, r0
 8007cec:	183a      	adds	r2, r7, r0
 8007cee:	8812      	ldrh	r2, [r2, #0]
 8007cf0:	2120      	movs	r1, #32
 8007cf2:	404a      	eors	r2, r1
 8007cf4:	801a      	strh	r2, [r3, #0]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	18d3      	adds	r3, r2, r3
 8007d00:	183a      	adds	r2, r7, r0
 8007d02:	8812      	ldrh	r2, [r2, #0]
 8007d04:	492d      	ldr	r1, [pc, #180]	@ (8007dbc <USB_EPClearStall+0x158>)
 8007d06:	430a      	orrs	r2, r1
 8007d08:	b292      	uxth	r2, r2
 8007d0a:	801a      	strh	r2, [r3, #0]
 8007d0c:	e04a      	b.n	8007da4 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	18d2      	adds	r2, r2, r3
 8007d18:	2116      	movs	r1, #22
 8007d1a:	187b      	adds	r3, r7, r1
 8007d1c:	8812      	ldrh	r2, [r2, #0]
 8007d1e:	801a      	strh	r2, [r3, #0]
 8007d20:	187b      	adds	r3, r7, r1
 8007d22:	881a      	ldrh	r2, [r3, #0]
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	01db      	lsls	r3, r3, #7
 8007d28:	4013      	ands	r3, r2
 8007d2a:	d016      	beq.n	8007d5a <USB_EPClearStall+0xf6>
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	18d3      	adds	r3, r2, r3
 8007d36:	881b      	ldrh	r3, [r3, #0]
 8007d38:	b29a      	uxth	r2, r3
 8007d3a:	2014      	movs	r0, #20
 8007d3c:	183b      	adds	r3, r7, r0
 8007d3e:	491c      	ldr	r1, [pc, #112]	@ (8007db0 <USB_EPClearStall+0x14c>)
 8007d40:	400a      	ands	r2, r1
 8007d42:	801a      	strh	r2, [r3, #0]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	18d3      	adds	r3, r2, r3
 8007d4e:	183a      	adds	r2, r7, r0
 8007d50:	8812      	ldrh	r2, [r2, #0]
 8007d52:	491b      	ldr	r1, [pc, #108]	@ (8007dc0 <USB_EPClearStall+0x15c>)
 8007d54:	430a      	orrs	r2, r1
 8007d56:	b292      	uxth	r2, r2
 8007d58:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	18d3      	adds	r3, r2, r3
 8007d64:	881b      	ldrh	r3, [r3, #0]
 8007d66:	b29a      	uxth	r2, r3
 8007d68:	2012      	movs	r0, #18
 8007d6a:	183b      	adds	r3, r7, r0
 8007d6c:	4915      	ldr	r1, [pc, #84]	@ (8007dc4 <USB_EPClearStall+0x160>)
 8007d6e:	400a      	ands	r2, r1
 8007d70:	801a      	strh	r2, [r3, #0]
 8007d72:	183b      	adds	r3, r7, r0
 8007d74:	183a      	adds	r2, r7, r0
 8007d76:	8812      	ldrh	r2, [r2, #0]
 8007d78:	2180      	movs	r1, #128	@ 0x80
 8007d7a:	0149      	lsls	r1, r1, #5
 8007d7c:	404a      	eors	r2, r1
 8007d7e:	801a      	strh	r2, [r3, #0]
 8007d80:	183b      	adds	r3, r7, r0
 8007d82:	183a      	adds	r2, r7, r0
 8007d84:	8812      	ldrh	r2, [r2, #0]
 8007d86:	2180      	movs	r1, #128	@ 0x80
 8007d88:	0189      	lsls	r1, r1, #6
 8007d8a:	404a      	eors	r2, r1
 8007d8c:	801a      	strh	r2, [r3, #0]
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	18d3      	adds	r3, r2, r3
 8007d98:	183a      	adds	r2, r7, r0
 8007d9a:	8812      	ldrh	r2, [r2, #0]
 8007d9c:	4907      	ldr	r1, [pc, #28]	@ (8007dbc <USB_EPClearStall+0x158>)
 8007d9e:	430a      	orrs	r2, r1
 8007da0:	b292      	uxth	r2, r2
 8007da2:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	0018      	movs	r0, r3
 8007da8:	46bd      	mov	sp, r7
 8007daa:	b006      	add	sp, #24
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	46c0      	nop			@ (mov r8, r8)
 8007db0:	ffff8f8f 	.word	0xffff8f8f
 8007db4:	ffff80c0 	.word	0xffff80c0
 8007db8:	ffff8fbf 	.word	0xffff8fbf
 8007dbc:	ffff8080 	.word	0xffff8080
 8007dc0:	ffffc080 	.word	0xffffc080
 8007dc4:	ffffbf8f 	.word	0xffffbf8f

08007dc8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	000a      	movs	r2, r1
 8007dd2:	1cfb      	adds	r3, r7, #3
 8007dd4:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8007dd6:	1cfb      	adds	r3, r7, #3
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d103      	bne.n	8007de6 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	224c      	movs	r2, #76	@ 0x4c
 8007de2:	2180      	movs	r1, #128	@ 0x80
 8007de4:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	0018      	movs	r0, r3
 8007dea:	46bd      	mov	sp, r7
 8007dec:	b002      	add	sp, #8
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2258      	movs	r2, #88	@ 0x58
 8007dfc:	5a9b      	ldrh	r3, [r3, r2]
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	4a05      	ldr	r2, [pc, #20]	@ (8007e18 <USB_DevConnect+0x28>)
 8007e02:	4313      	orrs	r3, r2
 8007e04:	b299      	uxth	r1, r3
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2258      	movs	r2, #88	@ 0x58
 8007e0a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	0018      	movs	r0, r3
 8007e10:	46bd      	mov	sp, r7
 8007e12:	b002      	add	sp, #8
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	46c0      	nop			@ (mov r8, r8)
 8007e18:	ffff8000 	.word	0xffff8000

08007e1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b084      	sub	sp, #16
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2244      	movs	r2, #68	@ 0x44
 8007e28:	5a9b      	ldrh	r3, [r3, r2]
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
}
 8007e30:	0018      	movs	r0, r3
 8007e32:	46bd      	mov	sp, r7
 8007e34:	b004      	add	sp, #16
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b08a      	sub	sp, #40	@ 0x28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	60b9      	str	r1, [r7, #8]
 8007e42:	0019      	movs	r1, r3
 8007e44:	1dbb      	adds	r3, r7, #6
 8007e46:	801a      	strh	r2, [r3, #0]
 8007e48:	1d3b      	adds	r3, r7, #4
 8007e4a:	1c0a      	adds	r2, r1, #0
 8007e4c:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007e4e:	1d3b      	adds	r3, r7, #4
 8007e50:	881b      	ldrh	r3, [r3, #0]
 8007e52:	3301      	adds	r3, #1
 8007e54:	085b      	lsrs	r3, r3, #1
 8007e56:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007e60:	1dbb      	adds	r3, r7, #6
 8007e62:	881a      	ldrh	r2, [r3, #0]
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	18d3      	adds	r3, r2, r3
 8007e68:	2280      	movs	r2, #128	@ 0x80
 8007e6a:	00d2      	lsls	r2, r2, #3
 8007e6c:	4694      	mov	ip, r2
 8007e6e:	4463      	add	r3, ip
 8007e70:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e76:	e021      	b.n	8007ebc <USB_WritePMA+0x84>
  {
    WrVal = pBuf[0];
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	781a      	ldrb	r2, [r3, #0]
 8007e7c:	2112      	movs	r1, #18
 8007e7e:	187b      	adds	r3, r7, r1
 8007e80:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	3301      	adds	r3, #1
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b21b      	sxth	r3, r3
 8007e8a:	021b      	lsls	r3, r3, #8
 8007e8c:	b21a      	sxth	r2, r3
 8007e8e:	187b      	adds	r3, r7, r1
 8007e90:	2000      	movs	r0, #0
 8007e92:	5e1b      	ldrsh	r3, [r3, r0]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	b21a      	sxth	r2, r3
 8007e98:	187b      	adds	r3, r7, r1
 8007e9a:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 8007e9c:	6a3b      	ldr	r3, [r7, #32]
 8007e9e:	187a      	adds	r2, r7, r1
 8007ea0:	8812      	ldrh	r2, [r2, #0]
 8007ea2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	3302      	adds	r3, #2
 8007ea8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	3301      	adds	r3, #1
 8007eae:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007eb0:	69fb      	ldr	r3, [r7, #28]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1da      	bne.n	8007e78 <USB_WritePMA+0x40>
  }
}
 8007ec2:	46c0      	nop			@ (mov r8, r8)
 8007ec4:	46c0      	nop			@ (mov r8, r8)
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	b00a      	add	sp, #40	@ 0x28
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b08a      	sub	sp, #40	@ 0x28
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	0019      	movs	r1, r3
 8007ed8:	1dbb      	adds	r3, r7, #6
 8007eda:	801a      	strh	r2, [r3, #0]
 8007edc:	1d3b      	adds	r3, r7, #4
 8007ede:	1c0a      	adds	r2, r1, #0
 8007ee0:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007ee2:	1d3b      	adds	r3, r7, #4
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	085b      	lsrs	r3, r3, #1
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007ef4:	1dbb      	adds	r3, r7, #6
 8007ef6:	881a      	ldrh	r2, [r3, #0]
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	18d3      	adds	r3, r2, r3
 8007efc:	2280      	movs	r2, #128	@ 0x80
 8007efe:	00d2      	lsls	r2, r2, #3
 8007f00:	4694      	mov	ip, r2
 8007f02:	4463      	add	r3, ip
 8007f04:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f0a:	e018      	b.n	8007f3e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007f0c:	6a3b      	ldr	r3, [r7, #32]
 8007f0e:	881b      	ldrh	r3, [r3, #0]
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	3302      	adds	r3, #2
 8007f18:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007f22:	69fb      	ldr	r3, [r7, #28]
 8007f24:	3301      	adds	r3, #1
 8007f26:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	0a1b      	lsrs	r3, r3, #8
 8007f2c:	b2da      	uxtb	r2, r3
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	3301      	adds	r3, #1
 8007f36:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1e3      	bne.n	8007f0c <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007f44:	1d3b      	adds	r3, r7, #4
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d007      	beq.n	8007f62 <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 8007f52:	6a3b      	ldr	r3, [r7, #32]
 8007f54:	881b      	ldrh	r3, [r3, #0]
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	b2da      	uxtb	r2, r3
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	701a      	strb	r2, [r3, #0]
  }
}
 8007f62:	46c0      	nop			@ (mov r8, r8)
 8007f64:	46bd      	mov	sp, r7
 8007f66:	b00a      	add	sp, #40	@ 0x28
 8007f68:	bd80      	pop	{r7, pc}

08007f6a <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8007f6a:	b590      	push	{r4, r7, lr}
 8007f6c:	b085      	sub	sp, #20
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
 8007f72:	000a      	movs	r2, r1
 8007f74:	1cfb      	adds	r3, r7, #3
 8007f76:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8007f78:	240f      	movs	r4, #15
 8007f7a:	193b      	adds	r3, r7, r4
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	701a      	strb	r2, [r3, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	2302      	movs	r3, #2
 8007f84:	2203      	movs	r2, #3
 8007f86:	2181      	movs	r1, #129	@ 0x81
 8007f88:	f001 ff19 	bl	8009dbe <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	2302      	movs	r3, #2
 8007f96:	2203      	movs	r2, #3
 8007f98:	2101      	movs	r1, #1
 8007f9a:	f001 ff10 	bl	8009dbe <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	23b6      	movs	r3, #182	@ 0xb6
 8007fa2:	005b      	lsls	r3, r3, #1
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	50d1      	str	r1, [r2, r3]

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8007fa8:	201c      	movs	r0, #28
 8007faa:	f002 f889 	bl	800a0c0 <USBD_static_malloc>
 8007fae:	0001      	movs	r1, r0
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	23ae      	movs	r3, #174	@ 0xae
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	23ae      	movs	r3, #174	@ 0xae
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	58d3      	ldr	r3, [r2, r3]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d103      	bne.n	8007fcc <USBD_CUSTOM_HID_Init+0x62>
  {
    ret = 1U;
 8007fc4:	193b      	adds	r3, r7, r4
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	701a      	strb	r2, [r3, #0]
 8007fca:	e013      	b.n	8007ff4 <USBD_CUSTOM_HID_Init+0x8a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	23ae      	movs	r3, #174	@ 0xae
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	58d3      	ldr	r3, [r2, r3]
 8007fd4:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	761a      	strb	r2, [r3, #24]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	23af      	movs	r3, #175	@ 0xaf
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	58d3      	ldr	r3, [r2, r3]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	2308      	movs	r3, #8
 8007fee:	2101      	movs	r1, #1
 8007ff0:	f002 f82f 	bl	800a052 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8007ff4:	230f      	movs	r3, #15
 8007ff6:	18fb      	adds	r3, r7, r3
 8007ff8:	781b      	ldrb	r3, [r3, #0]
}
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	b005      	add	sp, #20
 8008000:	bd90      	pop	{r4, r7, pc}

08008002 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b082      	sub	sp, #8
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
 800800a:	000a      	movs	r2, r1
 800800c:	1cfb      	adds	r3, r7, #3
 800800e:	701a      	strb	r2, [r3, #0]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2181      	movs	r1, #129	@ 0x81
 8008014:	0018      	movs	r0, r3
 8008016:	f001 ff09 	bl	8009e2c <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2101      	movs	r1, #1
 8008024:	0018      	movs	r0, r3
 8008026:	f001 ff01 	bl	8009e2c <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	23b6      	movs	r3, #182	@ 0xb6
 800802e:	005b      	lsls	r3, r3, #1
 8008030:	2100      	movs	r1, #0
 8008032:	50d1      	str	r1, [r2, r3]

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	23ae      	movs	r3, #174	@ 0xae
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	58d3      	ldr	r3, [r2, r3]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d011      	beq.n	8008064 <USBD_CUSTOM_HID_DeInit+0x62>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	23af      	movs	r3, #175	@ 0xaf
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	58d3      	ldr	r3, [r2, r3]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	23ae      	movs	r3, #174	@ 0xae
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	58d3      	ldr	r3, [r2, r3]
 8008054:	0018      	movs	r0, r3
 8008056:	f002 f83f 	bl	800a0d8 <USBD_static_free>
    pdev->pClassData = NULL;
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	23ae      	movs	r3, #174	@ 0xae
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	2100      	movs	r1, #0
 8008062:	50d1      	str	r1, [r2, r3]
  }
  return USBD_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	0018      	movs	r0, r3
 8008068:	46bd      	mov	sp, r7
 800806a:	b002      	add	sp, #8
 800806c:	bd80      	pop	{r7, pc}
	...

08008070 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b088      	sub	sp, #32
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	23ae      	movs	r3, #174	@ 0xae
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	58d3      	ldr	r3, [r2, r3]
 8008082:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8008084:	231e      	movs	r3, #30
 8008086:	18fb      	adds	r3, r7, r3
 8008088:	2200      	movs	r2, #0
 800808a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pbuf = NULL;
 800808c:	2300      	movs	r3, #0
 800808e:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8008090:	230e      	movs	r3, #14
 8008092:	18fb      	adds	r3, r7, r3
 8008094:	2200      	movs	r2, #0
 8008096:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 8008098:	2317      	movs	r3, #23
 800809a:	18fb      	adds	r3, r7, r3
 800809c:	2200      	movs	r2, #0
 800809e:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	001a      	movs	r2, r3
 80080a6:	2360      	movs	r3, #96	@ 0x60
 80080a8:	4013      	ands	r3, r2
 80080aa:	d044      	beq.n	8008136 <USBD_CUSTOM_HID_Setup+0xc6>
 80080ac:	2b20      	cmp	r3, #32
 80080ae:	d000      	beq.n	80080b2 <USBD_CUSTOM_HID_Setup+0x42>
 80080b0:	e0d8      	b.n	8008264 <USBD_CUSTOM_HID_Setup+0x1f4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	785b      	ldrb	r3, [r3, #1]
 80080b6:	2b0b      	cmp	r3, #11
 80080b8:	d831      	bhi.n	800811e <USBD_CUSTOM_HID_Setup+0xae>
 80080ba:	009a      	lsls	r2, r3, #2
 80080bc:	4b72      	ldr	r3, [pc, #456]	@ (8008288 <USBD_CUSTOM_HID_Setup+0x218>)
 80080be:	18d3      	adds	r3, r2, r3
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	469f      	mov	pc, r3
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	885b      	ldrh	r3, [r3, #2]
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	001a      	movs	r2, r3
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	609a      	str	r2, [r3, #8]
          break;
 80080d0:	e030      	b.n	8008134 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	3308      	adds	r3, #8
 80080d6:	0019      	movs	r1, r3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	0018      	movs	r0, r3
 80080de:	f001 faf8 	bl	80096d2 <USBD_CtlSendData>
          break;
 80080e2:	e027      	b.n	8008134 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	885b      	ldrh	r3, [r3, #2]
 80080e8:	0a1b      	lsrs	r3, r3, #8
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	001a      	movs	r2, r3
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	60da      	str	r2, [r3, #12]
          break;
 80080f4:	e01e      	b.n	8008134 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	330c      	adds	r3, #12
 80080fa:	0019      	movs	r1, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	0018      	movs	r0, r3
 8008102:	f001 fae6 	bl	80096d2 <USBD_CtlSendData>
          break;
 8008106:	e015      	b.n	8008134 <USBD_CUSTOM_HID_Setup+0xc4>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2201      	movs	r2, #1
 800810c:	615a      	str	r2, [r3, #20]
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800810e:	6939      	ldr	r1, [r7, #16]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	88da      	ldrh	r2, [r3, #6]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	0018      	movs	r0, r3
 8008118:	f001 fb0e 	bl	8009738 <USBD_CtlPrepareRx>
          break;
 800811c:	e00a      	b.n	8008134 <USBD_CUSTOM_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800811e:	683a      	ldr	r2, [r7, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	0011      	movs	r1, r2
 8008124:	0018      	movs	r0, r3
 8008126:	f001 fa56 	bl	80095d6 <USBD_CtlError>
          ret = USBD_FAIL;
 800812a:	2317      	movs	r3, #23
 800812c:	18fb      	adds	r3, r7, r3
 800812e:	2202      	movs	r2, #2
 8008130:	701a      	strb	r2, [r3, #0]
          break;
 8008132:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008134:	e0a1      	b.n	800827a <USBD_CUSTOM_HID_Setup+0x20a>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	785b      	ldrb	r3, [r3, #1]
 800813a:	2b0b      	cmp	r3, #11
 800813c:	d100      	bne.n	8008140 <USBD_CUSTOM_HID_Setup+0xd0>
 800813e:	e06d      	b.n	800821c <USBD_CUSTOM_HID_Setup+0x1ac>
 8008140:	dd00      	ble.n	8008144 <USBD_CUSTOM_HID_Setup+0xd4>
 8008142:	e083      	b.n	800824c <USBD_CUSTOM_HID_Setup+0x1dc>
 8008144:	2b0a      	cmp	r3, #10
 8008146:	d04f      	beq.n	80081e8 <USBD_CUSTOM_HID_Setup+0x178>
 8008148:	dd00      	ble.n	800814c <USBD_CUSTOM_HID_Setup+0xdc>
 800814a:	e07f      	b.n	800824c <USBD_CUSTOM_HID_Setup+0x1dc>
 800814c:	2b00      	cmp	r3, #0
 800814e:	d002      	beq.n	8008156 <USBD_CUSTOM_HID_Setup+0xe6>
 8008150:	2b06      	cmp	r3, #6
 8008152:	d019      	beq.n	8008188 <USBD_CUSTOM_HID_Setup+0x118>
 8008154:	e07a      	b.n	800824c <USBD_CUSTOM_HID_Setup+0x1dc>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	23a7      	movs	r3, #167	@ 0xa7
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	5cd3      	ldrb	r3, [r2, r3]
 800815e:	2b03      	cmp	r3, #3
 8008160:	d107      	bne.n	8008172 <USBD_CUSTOM_HID_Setup+0x102>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008162:	230e      	movs	r3, #14
 8008164:	18f9      	adds	r1, r7, r3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2202      	movs	r2, #2
 800816a:	0018      	movs	r0, r3
 800816c:	f001 fab1 	bl	80096d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008170:	e077      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	0011      	movs	r1, r2
 8008178:	0018      	movs	r0, r3
 800817a:	f001 fa2c 	bl	80095d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800817e:	2317      	movs	r3, #23
 8008180:	18fb      	adds	r3, r7, r3
 8008182:	2202      	movs	r2, #2
 8008184:	701a      	strb	r2, [r3, #0]
          break;
 8008186:	e06c      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	885b      	ldrh	r3, [r3, #2]
 800818c:	0a1b      	lsrs	r3, r3, #8
 800818e:	b29b      	uxth	r3, r3
 8008190:	2b22      	cmp	r3, #34	@ 0x22
 8008192:	d10f      	bne.n	80081b4 <USBD_CUSTOM_HID_Setup+0x144>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	88db      	ldrh	r3, [r3, #6]
 8008198:	221e      	movs	r2, #30
 800819a:	18ba      	adds	r2, r7, r2
 800819c:	b299      	uxth	r1, r3
 800819e:	293f      	cmp	r1, #63	@ 0x3f
 80081a0:	d900      	bls.n	80081a4 <USBD_CUSTOM_HID_Setup+0x134>
 80081a2:	233f      	movs	r3, #63	@ 0x3f
 80081a4:	8013      	strh	r3, [r2, #0]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	23af      	movs	r3, #175	@ 0xaf
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	58d3      	ldr	r3, [r2, r3]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	61bb      	str	r3, [r7, #24]
 80081b2:	e010      	b.n	80081d6 <USBD_CUSTOM_HID_Setup+0x166>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	885b      	ldrh	r3, [r3, #2]
 80081b8:	0a1b      	lsrs	r3, r3, #8
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	2b21      	cmp	r3, #33	@ 0x21
 80081be:	d10a      	bne.n	80081d6 <USBD_CUSTOM_HID_Setup+0x166>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 80081c0:	4b32      	ldr	r3, [pc, #200]	@ (800828c <USBD_CUSTOM_HID_Setup+0x21c>)
 80081c2:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	88db      	ldrh	r3, [r3, #6]
 80081c8:	221e      	movs	r2, #30
 80081ca:	18ba      	adds	r2, r7, r2
 80081cc:	b299      	uxth	r1, r3
 80081ce:	2909      	cmp	r1, #9
 80081d0:	d900      	bls.n	80081d4 <USBD_CUSTOM_HID_Setup+0x164>
 80081d2:	2309      	movs	r3, #9
 80081d4:	8013      	strh	r3, [r2, #0]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 80081d6:	231e      	movs	r3, #30
 80081d8:	18fb      	adds	r3, r7, r3
 80081da:	881a      	ldrh	r2, [r3, #0]
 80081dc:	69b9      	ldr	r1, [r7, #24]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	0018      	movs	r0, r3
 80081e2:	f001 fa76 	bl	80096d2 <USBD_CtlSendData>
          break;
 80081e6:	e03c      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	23a7      	movs	r3, #167	@ 0xa7
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	5cd3      	ldrb	r3, [r2, r3]
 80081f0:	2b03      	cmp	r3, #3
 80081f2:	d108      	bne.n	8008206 <USBD_CUSTOM_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	3310      	adds	r3, #16
 80081f8:	0019      	movs	r1, r3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	0018      	movs	r0, r3
 8008200:	f001 fa67 	bl	80096d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008204:	e02d      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	0011      	movs	r1, r2
 800820c:	0018      	movs	r0, r3
 800820e:	f001 f9e2 	bl	80095d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008212:	2317      	movs	r3, #23
 8008214:	18fb      	adds	r3, r7, r3
 8008216:	2202      	movs	r2, #2
 8008218:	701a      	strb	r2, [r3, #0]
          break;
 800821a:	e022      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	23a7      	movs	r3, #167	@ 0xa7
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	5cd3      	ldrb	r3, [r2, r3]
 8008224:	2b03      	cmp	r3, #3
 8008226:	d106      	bne.n	8008236 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	885b      	ldrh	r3, [r3, #2]
 800822c:	b2db      	uxtb	r3, r3
 800822e:	001a      	movs	r2, r3
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	611a      	str	r2, [r3, #16]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008234:	e015      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>
            USBD_CtlError(pdev, req);
 8008236:	683a      	ldr	r2, [r7, #0]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	0011      	movs	r1, r2
 800823c:	0018      	movs	r0, r3
 800823e:	f001 f9ca 	bl	80095d6 <USBD_CtlError>
            ret = USBD_FAIL;
 8008242:	2317      	movs	r3, #23
 8008244:	18fb      	adds	r3, r7, r3
 8008246:	2202      	movs	r2, #2
 8008248:	701a      	strb	r2, [r3, #0]
          break;
 800824a:	e00a      	b.n	8008262 <USBD_CUSTOM_HID_Setup+0x1f2>

        default:
          USBD_CtlError(pdev, req);
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	0011      	movs	r1, r2
 8008252:	0018      	movs	r0, r3
 8008254:	f001 f9bf 	bl	80095d6 <USBD_CtlError>
          ret = USBD_FAIL;
 8008258:	2317      	movs	r3, #23
 800825a:	18fb      	adds	r3, r7, r3
 800825c:	2202      	movs	r2, #2
 800825e:	701a      	strb	r2, [r3, #0]
          break;
 8008260:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008262:	e00a      	b.n	800827a <USBD_CUSTOM_HID_Setup+0x20a>

    default:
      USBD_CtlError(pdev, req);
 8008264:	683a      	ldr	r2, [r7, #0]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	0011      	movs	r1, r2
 800826a:	0018      	movs	r0, r3
 800826c:	f001 f9b3 	bl	80095d6 <USBD_CtlError>
      ret = USBD_FAIL;
 8008270:	2317      	movs	r3, #23
 8008272:	18fb      	adds	r3, r7, r3
 8008274:	2202      	movs	r2, #2
 8008276:	701a      	strb	r2, [r3, #0]
      break;
 8008278:	46c0      	nop			@ (mov r8, r8)
  }
  return ret;
 800827a:	2317      	movs	r3, #23
 800827c:	18fb      	adds	r3, r7, r3
 800827e:	781b      	ldrb	r3, [r3, #0]
}
 8008280:	0018      	movs	r0, r3
 8008282:	46bd      	mov	sp, r7
 8008284:	b008      	add	sp, #32
 8008286:	bd80      	pop	{r7, pc}
 8008288:	0800a2a8 	.word	0x0800a2a8
 800828c:	200000f4 	.word	0x200000f4

08008290 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b082      	sub	sp, #8
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2229      	movs	r2, #41	@ 0x29
 800829c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800829e:	4b02      	ldr	r3, [pc, #8]	@ (80082a8 <USBD_CUSTOM_HID_GetFSCfgDesc+0x18>)
}
 80082a0:	0018      	movs	r0, r3
 80082a2:	46bd      	mov	sp, r7
 80082a4:	b002      	add	sp, #8
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	20000070 	.word	0x20000070

080082ac <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2229      	movs	r2, #41	@ 0x29
 80082b8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 80082ba:	4b02      	ldr	r3, [pc, #8]	@ (80082c4 <USBD_CUSTOM_HID_GetHSCfgDesc+0x18>)
}
 80082bc:	0018      	movs	r0, r3
 80082be:	46bd      	mov	sp, r7
 80082c0:	b002      	add	sp, #8
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	2000009c 	.word	0x2000009c

080082c8 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2229      	movs	r2, #41	@ 0x29
 80082d4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 80082d6:	4b02      	ldr	r3, [pc, #8]	@ (80082e0 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x18>)
}
 80082d8:	0018      	movs	r0, r3
 80082da:	46bd      	mov	sp, r7
 80082dc:	b002      	add	sp, #8
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	200000c8 	.word	0x200000c8

080082e4 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b082      	sub	sp, #8
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	000a      	movs	r2, r1
 80082ee:	1cfb      	adds	r3, r7, #3
 80082f0:	701a      	strb	r2, [r3, #0]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	23ae      	movs	r3, #174	@ 0xae
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	58d3      	ldr	r3, [r2, r3]
 80082fa:	2200      	movs	r2, #0
 80082fc:	761a      	strb	r2, [r3, #24]

  return USBD_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	0018      	movs	r0, r3
 8008302:	46bd      	mov	sp, r7
 8008304:	b002      	add	sp, #8
 8008306:	bd80      	pop	{r7, pc}

08008308 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	000a      	movs	r2, r1
 8008312:	1cfb      	adds	r3, r7, #3
 8008314:	701a      	strb	r2, [r3, #0]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	23ae      	movs	r3, #174	@ 0xae
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	58d3      	ldr	r3, [r2, r3]
 800831e:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	23af      	movs	r3, #175	@ 0xaf
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	58d3      	ldr	r3, [r2, r3]
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	7810      	ldrb	r0, [r2, #0]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	7852      	ldrb	r2, [r2, #1]
 8008332:	0011      	movs	r1, r2
 8008334:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	2308      	movs	r3, #8
 800833c:	2101      	movs	r1, #1
 800833e:	f001 fe88 	bl	800a052 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 8008342:	2300      	movs	r3, #0
}
 8008344:	0018      	movs	r0, r3
 8008346:	46bd      	mov	sp, r7
 8008348:	b004      	add	sp, #16
 800834a:	bd80      	pop	{r7, pc}

0800834c <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b084      	sub	sp, #16
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	23ae      	movs	r3, #174	@ 0xae
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	58d3      	ldr	r3, [r2, r3]
 800835c:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	695b      	ldr	r3, [r3, #20]
 8008362:	2b01      	cmp	r3, #1
 8008364:	d10d      	bne.n	8008382 <USBD_CUSTOM_HID_EP0_RxReady+0x36>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008366:	687a      	ldr	r2, [r7, #4]
 8008368:	23af      	movs	r3, #175	@ 0xaf
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	58d3      	ldr	r3, [r2, r3]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	7810      	ldrb	r0, [r2, #0]
 8008374:	68fa      	ldr	r2, [r7, #12]
 8008376:	7852      	ldrb	r2, [r2, #1]
 8008378:	0011      	movs	r1, r2
 800837a:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	615a      	str	r2, [r3, #20]
  }

  return USBD_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	0018      	movs	r0, r3
 8008386:	46bd      	mov	sp, r7
 8008388:	b004      	add	sp, #16
 800838a:	bd80      	pop	{r7, pc}

0800838c <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	220a      	movs	r2, #10
 8008398:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800839a:	4b02      	ldr	r3, [pc, #8]	@ (80083a4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x18>)
}
 800839c:	0018      	movs	r0, r3
 800839e:	46bd      	mov	sp, r7
 80083a0:	b002      	add	sp, #8
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	20000100 	.word	0x20000100

080083a8 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80083b2:	200f      	movs	r0, #15
 80083b4:	183b      	adds	r3, r7, r0
 80083b6:	2202      	movs	r2, #2
 80083b8:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d007      	beq.n	80083d0 <USBD_CUSTOM_HID_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	23af      	movs	r3, #175	@ 0xaf
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 80083ca:	183b      	adds	r3, r7, r0
 80083cc:	2200      	movs	r2, #0
 80083ce:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80083d0:	230f      	movs	r3, #15
 80083d2:	18fb      	adds	r3, r7, r3
 80083d4:	781b      	ldrb	r3, [r3, #0]
}
 80083d6:	0018      	movs	r0, r3
 80083d8:	46bd      	mov	sp, r7
 80083da:	b004      	add	sp, #16
 80083dc:	bd80      	pop	{r7, pc}

080083de <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b084      	sub	sp, #16
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	60f8      	str	r0, [r7, #12]
 80083e6:	60b9      	str	r1, [r7, #8]
 80083e8:	1dfb      	adds	r3, r7, #7
 80083ea:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80083f2:	2302      	movs	r3, #2
 80083f4:	e020      	b.n	8008438 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	23ad      	movs	r3, #173	@ 0xad
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	58d3      	ldr	r3, [r2, r3]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d004      	beq.n	800840c <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	23ad      	movs	r3, #173	@ 0xad
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	2100      	movs	r1, #0
 800840a:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d004      	beq.n	800841c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	23ac      	movs	r3, #172	@ 0xac
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	68b9      	ldr	r1, [r7, #8]
 800841a:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	23a7      	movs	r3, #167	@ 0xa7
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	2101      	movs	r1, #1
 8008424:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	1dfa      	adds	r2, r7, #7
 800842a:	7812      	ldrb	r2, [r2, #0]
 800842c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	0018      	movs	r0, r3
 8008432:	f001 fc47 	bl	8009cc4 <USBD_LL_Init>

  return USBD_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	0018      	movs	r0, r3
 800843a:	46bd      	mov	sp, r7
 800843c:	b004      	add	sp, #16
 800843e:	bd80      	pop	{r7, pc}

08008440 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800844a:	200f      	movs	r0, #15
 800844c:	183b      	adds	r3, r7, r0
 800844e:	2200      	movs	r2, #0
 8008450:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d008      	beq.n	800846a <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	23ad      	movs	r3, #173	@ 0xad
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	6839      	ldr	r1, [r7, #0]
 8008460:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 8008462:	183b      	adds	r3, r7, r0
 8008464:	2200      	movs	r2, #0
 8008466:	701a      	strb	r2, [r3, #0]
 8008468:	e003      	b.n	8008472 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800846a:	230f      	movs	r3, #15
 800846c:	18fb      	adds	r3, r7, r3
 800846e:	2202      	movs	r2, #2
 8008470:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8008472:	230f      	movs	r3, #15
 8008474:	18fb      	adds	r3, r7, r3
 8008476:	781b      	ldrb	r3, [r3, #0]
}
 8008478:	0018      	movs	r0, r3
 800847a:	46bd      	mov	sp, r7
 800847c:	b004      	add	sp, #16
 800847e:	bd80      	pop	{r7, pc}

08008480 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	0018      	movs	r0, r3
 800848c:	f001 fc72 	bl	8009d74 <USBD_LL_Start>

  return USBD_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	0018      	movs	r0, r3
 8008494:	46bd      	mov	sp, r7
 8008496:	b002      	add	sp, #8
 8008498:	bd80      	pop	{r7, pc}

0800849a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b082      	sub	sp, #8
 800849e:	af00      	add	r7, sp, #0
 80084a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	0018      	movs	r0, r3
 80084a6:	46bd      	mov	sp, r7
 80084a8:	b002      	add	sp, #8
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80084ac:	b590      	push	{r4, r7, lr}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	000a      	movs	r2, r1
 80084b6:	1cfb      	adds	r3, r7, #3
 80084b8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80084ba:	240f      	movs	r4, #15
 80084bc:	193b      	adds	r3, r7, r4
 80084be:	2202      	movs	r2, #2
 80084c0:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	23ad      	movs	r3, #173	@ 0xad
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	58d3      	ldr	r3, [r2, r3]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00e      	beq.n	80084ec <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80084ce:	687a      	ldr	r2, [r7, #4]
 80084d0:	23ad      	movs	r3, #173	@ 0xad
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	58d3      	ldr	r3, [r2, r3]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	1cfa      	adds	r2, r7, #3
 80084da:	7811      	ldrb	r1, [r2, #0]
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	0010      	movs	r0, r2
 80084e0:	4798      	blx	r3
 80084e2:	1e03      	subs	r3, r0, #0
 80084e4:	d102      	bne.n	80084ec <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 80084e6:	193b      	adds	r3, r7, r4
 80084e8:	2200      	movs	r2, #0
 80084ea:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 80084ec:	230f      	movs	r3, #15
 80084ee:	18fb      	adds	r3, r7, r3
 80084f0:	781b      	ldrb	r3, [r3, #0]
}
 80084f2:	0018      	movs	r0, r3
 80084f4:	46bd      	mov	sp, r7
 80084f6:	b005      	add	sp, #20
 80084f8:	bd90      	pop	{r4, r7, pc}

080084fa <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b082      	sub	sp, #8
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
 8008502:	000a      	movs	r2, r1
 8008504:	1cfb      	adds	r3, r7, #3
 8008506:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	23ad      	movs	r3, #173	@ 0xad
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	58d3      	ldr	r3, [r2, r3]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	1cfa      	adds	r2, r7, #3
 8008514:	7811      	ldrb	r1, [r2, #0]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	0010      	movs	r0, r2
 800851a:	4798      	blx	r3

  return USBD_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	0018      	movs	r0, r3
 8008520:	46bd      	mov	sp, r7
 8008522:	b002      	add	sp, #8
 8008524:	bd80      	pop	{r7, pc}
	...

08008528 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	22aa      	movs	r2, #170	@ 0xaa
 8008536:	0092      	lsls	r2, r2, #2
 8008538:	4694      	mov	ip, r2
 800853a:	4463      	add	r3, ip
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	0011      	movs	r1, r2
 8008540:	0018      	movs	r0, r3
 8008542:	f001 f810 	bl	8009566 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	23a5      	movs	r3, #165	@ 0xa5
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	2101      	movs	r1, #1
 800854e:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a23      	ldr	r2, [pc, #140]	@ (80085e0 <USBD_LL_SetupStage+0xb8>)
 8008554:	5a9b      	ldrh	r3, [r3, r2]
 8008556:	0019      	movs	r1, r3
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	23a6      	movs	r3, #166	@ 0xa6
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	23aa      	movs	r3, #170	@ 0xaa
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	5cd3      	ldrb	r3, [r2, r3]
 8008568:	001a      	movs	r2, r3
 800856a:	231f      	movs	r3, #31
 800856c:	4013      	ands	r3, r2
 800856e:	2b02      	cmp	r3, #2
 8008570:	d019      	beq.n	80085a6 <USBD_LL_SetupStage+0x7e>
 8008572:	d822      	bhi.n	80085ba <USBD_LL_SetupStage+0x92>
 8008574:	2b00      	cmp	r3, #0
 8008576:	d002      	beq.n	800857e <USBD_LL_SetupStage+0x56>
 8008578:	2b01      	cmp	r3, #1
 800857a:	d00a      	beq.n	8008592 <USBD_LL_SetupStage+0x6a>
 800857c:	e01d      	b.n	80085ba <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	22aa      	movs	r2, #170	@ 0xaa
 8008582:	0092      	lsls	r2, r2, #2
 8008584:	189a      	adds	r2, r3, r2
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	0011      	movs	r1, r2
 800858a:	0018      	movs	r0, r3
 800858c:	f000 fa10 	bl	80089b0 <USBD_StdDevReq>
      break;
 8008590:	e020      	b.n	80085d4 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	22aa      	movs	r2, #170	@ 0xaa
 8008596:	0092      	lsls	r2, r2, #2
 8008598:	189a      	adds	r2, r3, r2
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	0011      	movs	r1, r2
 800859e:	0018      	movs	r0, r3
 80085a0:	f000 fa78 	bl	8008a94 <USBD_StdItfReq>
      break;
 80085a4:	e016      	b.n	80085d4 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	22aa      	movs	r2, #170	@ 0xaa
 80085aa:	0092      	lsls	r2, r2, #2
 80085ac:	189a      	adds	r2, r3, r2
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	0011      	movs	r1, r2
 80085b2:	0018      	movs	r0, r3
 80085b4:	f000 fac5 	bl	8008b42 <USBD_StdEPReq>
      break;
 80085b8:	e00c      	b.n	80085d4 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	23aa      	movs	r3, #170	@ 0xaa
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	5cd3      	ldrb	r3, [r2, r3]
 80085c2:	227f      	movs	r2, #127	@ 0x7f
 80085c4:	4393      	bics	r3, r2
 80085c6:	b2da      	uxtb	r2, r3
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	0011      	movs	r1, r2
 80085cc:	0018      	movs	r0, r3
 80085ce:	f001 fc58 	bl	8009e82 <USBD_LL_StallEP>
      break;
 80085d2:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	0018      	movs	r0, r3
 80085d8:	46bd      	mov	sp, r7
 80085da:	b002      	add	sp, #8
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	46c0      	nop			@ (mov r8, r8)
 80085e0:	000002ae 	.word	0x000002ae

080085e4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b086      	sub	sp, #24
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	607a      	str	r2, [r7, #4]
 80085ee:	200b      	movs	r0, #11
 80085f0:	183b      	adds	r3, r7, r0
 80085f2:	1c0a      	adds	r2, r1, #0
 80085f4:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80085f6:	183b      	adds	r3, r7, r0
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d154      	bne.n	80086a8 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3355      	adds	r3, #85	@ 0x55
 8008602:	33ff      	adds	r3, #255	@ 0xff
 8008604:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008606:	68fa      	ldr	r2, [r7, #12]
 8008608:	23a5      	movs	r3, #165	@ 0xa5
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	58d3      	ldr	r3, [r2, r3]
 800860e:	2b03      	cmp	r3, #3
 8008610:	d139      	bne.n	8008686 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	68da      	ldr	r2, [r3, #12]
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	429a      	cmp	r2, r3
 800861c:	d919      	bls.n	8008652 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	68da      	ldr	r2, [r3, #12]
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	1ad2      	subs	r2, r2, r3
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	68da      	ldr	r2, [r3, #12]
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008634:	429a      	cmp	r2, r3
 8008636:	d203      	bcs.n	8008640 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800863c:	b29b      	uxth	r3, r3
 800863e:	e002      	b.n	8008646 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008644:	b29b      	uxth	r3, r3
 8008646:	6879      	ldr	r1, [r7, #4]
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	001a      	movs	r2, r3
 800864c:	f001 f898 	bl	8009780 <USBD_CtlContinueRx>
 8008650:	e045      	b.n	80086de <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008652:	68fa      	ldr	r2, [r7, #12]
 8008654:	23ad      	movs	r3, #173	@ 0xad
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	58d3      	ldr	r3, [r2, r3]
 800865a:	691b      	ldr	r3, [r3, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00d      	beq.n	800867c <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	23a7      	movs	r3, #167	@ 0xa7
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008668:	2b03      	cmp	r3, #3
 800866a:	d107      	bne.n	800867c <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	23ad      	movs	r3, #173	@ 0xad
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	58d3      	ldr	r3, [r2, r3]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	0010      	movs	r0, r2
 800867a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	0018      	movs	r0, r3
 8008680:	f001 f891 	bl	80097a6 <USBD_CtlSendStatus>
 8008684:	e02b      	b.n	80086de <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008686:	68fa      	ldr	r2, [r7, #12]
 8008688:	23a5      	movs	r3, #165	@ 0xa5
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	58d3      	ldr	r3, [r2, r3]
 800868e:	2b05      	cmp	r3, #5
 8008690:	d125      	bne.n	80086de <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008692:	68fa      	ldr	r2, [r7, #12]
 8008694:	23a5      	movs	r3, #165	@ 0xa5
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	2100      	movs	r1, #0
 800869a:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2100      	movs	r1, #0
 80086a0:	0018      	movs	r0, r3
 80086a2:	f001 fbee 	bl	8009e82 <USBD_LL_StallEP>
 80086a6:	e01a      	b.n	80086de <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	23ad      	movs	r3, #173	@ 0xad
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	58d3      	ldr	r3, [r2, r3]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d011      	beq.n	80086da <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086b6:	68fa      	ldr	r2, [r7, #12]
 80086b8:	23a7      	movs	r3, #167	@ 0xa7
 80086ba:	009b      	lsls	r3, r3, #2
 80086bc:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 80086be:	2b03      	cmp	r3, #3
 80086c0:	d10b      	bne.n	80086da <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	23ad      	movs	r3, #173	@ 0xad
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	58d3      	ldr	r3, [r2, r3]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	220b      	movs	r2, #11
 80086ce:	18ba      	adds	r2, r7, r2
 80086d0:	7811      	ldrb	r1, [r2, #0]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	0010      	movs	r0, r2
 80086d6:	4798      	blx	r3
 80086d8:	e001      	b.n	80086de <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80086da:	2302      	movs	r3, #2
 80086dc:	e000      	b.n	80086e0 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	0018      	movs	r0, r3
 80086e2:	46bd      	mov	sp, r7
 80086e4:	b006      	add	sp, #24
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b086      	sub	sp, #24
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	607a      	str	r2, [r7, #4]
 80086f2:	200b      	movs	r0, #11
 80086f4:	183b      	adds	r3, r7, r0
 80086f6:	1c0a      	adds	r2, r1, #0
 80086f8:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80086fa:	183b      	adds	r3, r7, r0
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d000      	beq.n	8008704 <USBD_LL_DataInStage+0x1c>
 8008702:	e08e      	b.n	8008822 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3314      	adds	r3, #20
 8008708:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800870a:	68fa      	ldr	r2, [r7, #12]
 800870c:	23a5      	movs	r3, #165	@ 0xa5
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	58d3      	ldr	r3, [r2, r3]
 8008712:	2b02      	cmp	r3, #2
 8008714:	d164      	bne.n	80087e0 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	68da      	ldr	r2, [r3, #12]
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	429a      	cmp	r2, r3
 8008720:	d915      	bls.n	800874e <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	68da      	ldr	r2, [r3, #12]
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	1ad2      	subs	r2, r2, r3
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	b29a      	uxth	r2, r3
 8008736:	6879      	ldr	r1, [r7, #4]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	0018      	movs	r0, r3
 800873c:	f000 ffe9 	bl	8009712 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	2300      	movs	r3, #0
 8008744:	2200      	movs	r2, #0
 8008746:	2100      	movs	r1, #0
 8008748:	f001 fc83 	bl	800a052 <USBD_LL_PrepareReceive>
 800874c:	e059      	b.n	8008802 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	689a      	ldr	r2, [r3, #8]
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	0019      	movs	r1, r3
 8008758:	0010      	movs	r0, r2
 800875a:	f7f7 fd5b 	bl	8000214 <__aeabi_uidivmod>
 800875e:	1e0b      	subs	r3, r1, #0
 8008760:	d11f      	bne.n	80087a2 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800876a:	429a      	cmp	r2, r3
 800876c:	d319      	bcc.n	80087a2 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	689a      	ldr	r2, [r3, #8]
 8008772:	68f9      	ldr	r1, [r7, #12]
 8008774:	23a6      	movs	r3, #166	@ 0xa6
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800877a:	429a      	cmp	r2, r3
 800877c:	d211      	bcs.n	80087a2 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	2100      	movs	r1, #0
 8008784:	0018      	movs	r0, r3
 8008786:	f000 ffc4 	bl	8009712 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800878a:	68fa      	ldr	r2, [r7, #12]
 800878c:	23a6      	movs	r3, #166	@ 0xa6
 800878e:	009b      	lsls	r3, r3, #2
 8008790:	2100      	movs	r1, #0
 8008792:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008794:	68f8      	ldr	r0, [r7, #12]
 8008796:	2300      	movs	r3, #0
 8008798:	2200      	movs	r2, #0
 800879a:	2100      	movs	r1, #0
 800879c:	f001 fc59 	bl	800a052 <USBD_LL_PrepareReceive>
 80087a0:	e02f      	b.n	8008802 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	23ad      	movs	r3, #173	@ 0xad
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	58d3      	ldr	r3, [r2, r3]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00d      	beq.n	80087cc <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	23a7      	movs	r3, #167	@ 0xa7
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087b8:	2b03      	cmp	r3, #3
 80087ba:	d107      	bne.n	80087cc <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	23ad      	movs	r3, #173	@ 0xad
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	58d3      	ldr	r3, [r2, r3]
 80087c4:	68db      	ldr	r3, [r3, #12]
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	0010      	movs	r0, r2
 80087ca:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2180      	movs	r1, #128	@ 0x80
 80087d0:	0018      	movs	r0, r3
 80087d2:	f001 fb56 	bl	8009e82 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	0018      	movs	r0, r3
 80087da:	f000 fff8 	bl	80097ce <USBD_CtlReceiveStatus>
 80087de:	e010      	b.n	8008802 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80087e0:	68fa      	ldr	r2, [r7, #12]
 80087e2:	23a5      	movs	r3, #165	@ 0xa5
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	58d3      	ldr	r3, [r2, r3]
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	d005      	beq.n	80087f8 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	23a5      	movs	r3, #165	@ 0xa5
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d104      	bne.n	8008802 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2180      	movs	r1, #128	@ 0x80
 80087fc:	0018      	movs	r0, r3
 80087fe:	f001 fb40 	bl	8009e82 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	23a8      	movs	r3, #168	@ 0xa8
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	5cd3      	ldrb	r3, [r2, r3]
 800880a:	2b01      	cmp	r3, #1
 800880c:	d124      	bne.n	8008858 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	0018      	movs	r0, r3
 8008812:	f7ff fe42 	bl	800849a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	23a8      	movs	r3, #168	@ 0xa8
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	2100      	movs	r1, #0
 800881e:	54d1      	strb	r1, [r2, r3]
 8008820:	e01a      	b.n	8008858 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008822:	68fa      	ldr	r2, [r7, #12]
 8008824:	23ad      	movs	r3, #173	@ 0xad
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	58d3      	ldr	r3, [r2, r3]
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d011      	beq.n	8008854 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	23a7      	movs	r3, #167	@ 0xa7
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 8008838:	2b03      	cmp	r3, #3
 800883a:	d10b      	bne.n	8008854 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	23ad      	movs	r3, #173	@ 0xad
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	58d3      	ldr	r3, [r2, r3]
 8008844:	695b      	ldr	r3, [r3, #20]
 8008846:	220b      	movs	r2, #11
 8008848:	18ba      	adds	r2, r7, r2
 800884a:	7811      	ldrb	r1, [r2, #0]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	0010      	movs	r0, r2
 8008850:	4798      	blx	r3
 8008852:	e001      	b.n	8008858 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008854:	2302      	movs	r3, #2
 8008856:	e000      	b.n	800885a <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	0018      	movs	r0, r3
 800885c:	46bd      	mov	sp, r7
 800885e:	b006      	add	sp, #24
 8008860:	bd80      	pop	{r7, pc}

08008862 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b082      	sub	sp, #8
 8008866:	af00      	add	r7, sp, #0
 8008868:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	2340      	movs	r3, #64	@ 0x40
 800886e:	2200      	movs	r2, #0
 8008870:	2100      	movs	r1, #0
 8008872:	f001 faa4 	bl	8009dbe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	23ac      	movs	r3, #172	@ 0xac
 800887a:	005b      	lsls	r3, r3, #1
 800887c:	2101      	movs	r1, #1
 800887e:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	23b2      	movs	r3, #178	@ 0xb2
 8008884:	005b      	lsls	r3, r3, #1
 8008886:	2140      	movs	r1, #64	@ 0x40
 8008888:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	2340      	movs	r3, #64	@ 0x40
 800888e:	2200      	movs	r2, #0
 8008890:	2180      	movs	r1, #128	@ 0x80
 8008892:	f001 fa94 	bl	8009dbe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2201      	movs	r2, #1
 800889a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2240      	movs	r2, #64	@ 0x40
 80088a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	23a7      	movs	r3, #167	@ 0xa7
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	2101      	movs	r1, #1
 80088aa:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	23a5      	movs	r3, #165	@ 0xa5
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	2100      	movs	r1, #0
 80088b4:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	23a9      	movs	r3, #169	@ 0xa9
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	2100      	movs	r1, #0
 80088c4:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 80088c6:	687a      	ldr	r2, [r7, #4]
 80088c8:	23ae      	movs	r3, #174	@ 0xae
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	58d3      	ldr	r3, [r2, r3]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00a      	beq.n	80088e8 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	23ad      	movs	r3, #173	@ 0xad
 80088d6:	009b      	lsls	r3, r3, #2
 80088d8:	58d3      	ldr	r3, [r2, r3]
 80088da:	685a      	ldr	r2, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	b2d9      	uxtb	r1, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	0018      	movs	r0, r3
 80088e6:	4790      	blx	r2
  }

  return USBD_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	0018      	movs	r0, r3
 80088ec:	46bd      	mov	sp, r7
 80088ee:	b002      	add	sp, #8
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b082      	sub	sp, #8
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
 80088fa:	000a      	movs	r2, r1
 80088fc:	1cfb      	adds	r3, r7, #3
 80088fe:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	1cfa      	adds	r2, r7, #3
 8008904:	7812      	ldrb	r2, [r2, #0]
 8008906:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	0018      	movs	r0, r3
 800890c:	46bd      	mov	sp, r7
 800890e:	b002      	add	sp, #8
 8008910:	bd80      	pop	{r7, pc}
	...

08008914 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b082      	sub	sp, #8
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	23a7      	movs	r3, #167	@ 0xa7
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	5cd1      	ldrb	r1, [r2, r3]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a06      	ldr	r2, [pc, #24]	@ (8008940 <USBD_LL_Suspend+0x2c>)
 8008928:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	23a7      	movs	r3, #167	@ 0xa7
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	2104      	movs	r1, #4
 8008932:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	0018      	movs	r0, r3
 8008938:	46bd      	mov	sp, r7
 800893a:	b002      	add	sp, #8
 800893c:	bd80      	pop	{r7, pc}
 800893e:	46c0      	nop			@ (mov r8, r8)
 8008940:	0000029d 	.word	0x0000029d

08008944 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	23a7      	movs	r3, #167	@ 0xa7
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	5cd3      	ldrb	r3, [r2, r3]
 8008954:	2b04      	cmp	r3, #4
 8008956:	d106      	bne.n	8008966 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a05      	ldr	r2, [pc, #20]	@ (8008970 <USBD_LL_Resume+0x2c>)
 800895c:	5c99      	ldrb	r1, [r3, r2]
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	23a7      	movs	r3, #167	@ 0xa7
 8008962:	009b      	lsls	r3, r3, #2
 8008964:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	0018      	movs	r0, r3
 800896a:	46bd      	mov	sp, r7
 800896c:	b002      	add	sp, #8
 800896e:	bd80      	pop	{r7, pc}
 8008970:	0000029d 	.word	0x0000029d

08008974 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b082      	sub	sp, #8
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	23a7      	movs	r3, #167	@ 0xa7
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	5cd3      	ldrb	r3, [r2, r3]
 8008984:	2b03      	cmp	r3, #3
 8008986:	d10e      	bne.n	80089a6 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	23ad      	movs	r3, #173	@ 0xad
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	58d3      	ldr	r3, [r2, r3]
 8008990:	69db      	ldr	r3, [r3, #28]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d007      	beq.n	80089a6 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	23ad      	movs	r3, #173	@ 0xad
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	58d3      	ldr	r3, [r2, r3]
 800899e:	69db      	ldr	r3, [r3, #28]
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	0010      	movs	r0, r2
 80089a4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	0018      	movs	r0, r3
 80089aa:	46bd      	mov	sp, r7
 80089ac:	b002      	add	sp, #8
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ba:	230f      	movs	r3, #15
 80089bc:	18fb      	adds	r3, r7, r3
 80089be:	2200      	movs	r2, #0
 80089c0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	001a      	movs	r2, r3
 80089c8:	2360      	movs	r3, #96	@ 0x60
 80089ca:	4013      	ands	r3, r2
 80089cc:	2b40      	cmp	r3, #64	@ 0x40
 80089ce:	d004      	beq.n	80089da <USBD_StdDevReq+0x2a>
 80089d0:	d84f      	bhi.n	8008a72 <USBD_StdDevReq+0xc2>
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00b      	beq.n	80089ee <USBD_StdDevReq+0x3e>
 80089d6:	2b20      	cmp	r3, #32
 80089d8:	d14b      	bne.n	8008a72 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	23ad      	movs	r3, #173	@ 0xad
 80089de:	009b      	lsls	r3, r3, #2
 80089e0:	58d3      	ldr	r3, [r2, r3]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	0010      	movs	r0, r2
 80089ea:	4798      	blx	r3
      break;
 80089ec:	e048      	b.n	8008a80 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	785b      	ldrb	r3, [r3, #1]
 80089f2:	2b09      	cmp	r3, #9
 80089f4:	d835      	bhi.n	8008a62 <USBD_StdDevReq+0xb2>
 80089f6:	009a      	lsls	r2, r3, #2
 80089f8:	4b25      	ldr	r3, [pc, #148]	@ (8008a90 <USBD_StdDevReq+0xe0>)
 80089fa:	18d3      	adds	r3, r2, r3
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	0011      	movs	r1, r2
 8008a06:	0018      	movs	r0, r3
 8008a08:	f000 fa52 	bl	8008eb0 <USBD_GetDescriptor>
          break;
 8008a0c:	e030      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a0e:	683a      	ldr	r2, [r7, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	0011      	movs	r1, r2
 8008a14:	0018      	movs	r0, r3
 8008a16:	f000 fbfd 	bl	8009214 <USBD_SetAddress>
          break;
 8008a1a:	e029      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	0011      	movs	r1, r2
 8008a22:	0018      	movs	r0, r3
 8008a24:	f000 fc4a 	bl	80092bc <USBD_SetConfig>
          break;
 8008a28:	e022      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a2a:	683a      	ldr	r2, [r7, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	0011      	movs	r1, r2
 8008a30:	0018      	movs	r0, r3
 8008a32:	f000 fce7 	bl	8009404 <USBD_GetConfig>
          break;
 8008a36:	e01b      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a38:	683a      	ldr	r2, [r7, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	0011      	movs	r1, r2
 8008a3e:	0018      	movs	r0, r3
 8008a40:	f000 fd1b 	bl	800947a <USBD_GetStatus>
          break;
 8008a44:	e014      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	0011      	movs	r1, r2
 8008a4c:	0018      	movs	r0, r3
 8008a4e:	f000 fd4e 	bl	80094ee <USBD_SetFeature>
          break;
 8008a52:	e00d      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a54:	683a      	ldr	r2, [r7, #0]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	0011      	movs	r1, r2
 8008a5a:	0018      	movs	r0, r3
 8008a5c:	f000 fd5d 	bl	800951a <USBD_ClrFeature>
          break;
 8008a60:	e006      	b.n	8008a70 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	0011      	movs	r1, r2
 8008a68:	0018      	movs	r0, r3
 8008a6a:	f000 fdb4 	bl	80095d6 <USBD_CtlError>
          break;
 8008a6e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008a70:	e006      	b.n	8008a80 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	0011      	movs	r1, r2
 8008a78:	0018      	movs	r0, r3
 8008a7a:	f000 fdac 	bl	80095d6 <USBD_CtlError>
      break;
 8008a7e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8008a80:	230f      	movs	r3, #15
 8008a82:	18fb      	adds	r3, r7, r3
 8008a84:	781b      	ldrb	r3, [r3, #0]
}
 8008a86:	0018      	movs	r0, r3
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	b004      	add	sp, #16
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	46c0      	nop			@ (mov r8, r8)
 8008a90:	0800a2d8 	.word	0x0800a2d8

08008a94 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008a94:	b5b0      	push	{r4, r5, r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a9e:	230f      	movs	r3, #15
 8008aa0:	18fb      	adds	r3, r7, r3
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	781b      	ldrb	r3, [r3, #0]
 8008aaa:	001a      	movs	r2, r3
 8008aac:	2360      	movs	r3, #96	@ 0x60
 8008aae:	4013      	ands	r3, r2
 8008ab0:	2b40      	cmp	r3, #64	@ 0x40
 8008ab2:	d004      	beq.n	8008abe <USBD_StdItfReq+0x2a>
 8008ab4:	d839      	bhi.n	8008b2a <USBD_StdItfReq+0x96>
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <USBD_StdItfReq+0x2a>
 8008aba:	2b20      	cmp	r3, #32
 8008abc:	d135      	bne.n	8008b2a <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	23a7      	movs	r3, #167	@ 0xa7
 8008ac2:	009b      	lsls	r3, r3, #2
 8008ac4:	5cd3      	ldrb	r3, [r2, r3]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	2b02      	cmp	r3, #2
 8008aca:	d825      	bhi.n	8008b18 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	889b      	ldrh	r3, [r3, #4]
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d819      	bhi.n	8008b0a <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	23ad      	movs	r3, #173	@ 0xad
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	58d3      	ldr	r3, [r2, r3]
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	250f      	movs	r5, #15
 8008ae2:	197c      	adds	r4, r7, r5
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	0010      	movs	r0, r2
 8008aea:	4798      	blx	r3
 8008aec:	0003      	movs	r3, r0
 8008aee:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	88db      	ldrh	r3, [r3, #6]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d116      	bne.n	8008b26 <USBD_StdItfReq+0x92>
 8008af8:	197b      	adds	r3, r7, r5
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d112      	bne.n	8008b26 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	0018      	movs	r0, r3
 8008b04:	f000 fe4f 	bl	80097a6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b08:	e00d      	b.n	8008b26 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8008b0a:	683a      	ldr	r2, [r7, #0]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	0011      	movs	r1, r2
 8008b10:	0018      	movs	r0, r3
 8008b12:	f000 fd60 	bl	80095d6 <USBD_CtlError>
          break;
 8008b16:	e006      	b.n	8008b26 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	0011      	movs	r1, r2
 8008b1e:	0018      	movs	r0, r3
 8008b20:	f000 fd59 	bl	80095d6 <USBD_CtlError>
          break;
 8008b24:	e000      	b.n	8008b28 <USBD_StdItfReq+0x94>
          break;
 8008b26:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008b28:	e006      	b.n	8008b38 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 8008b2a:	683a      	ldr	r2, [r7, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	0011      	movs	r1, r2
 8008b30:	0018      	movs	r0, r3
 8008b32:	f000 fd50 	bl	80095d6 <USBD_CtlError>
      break;
 8008b36:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	0018      	movs	r0, r3
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	b004      	add	sp, #16
 8008b40:	bdb0      	pop	{r4, r5, r7, pc}

08008b42 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008b42:	b5b0      	push	{r4, r5, r7, lr}
 8008b44:	b084      	sub	sp, #16
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
 8008b4a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b4c:	230f      	movs	r3, #15
 8008b4e:	18fb      	adds	r3, r7, r3
 8008b50:	2200      	movs	r2, #0
 8008b52:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	889a      	ldrh	r2, [r3, #4]
 8008b58:	230e      	movs	r3, #14
 8008b5a:	18fb      	adds	r3, r7, r3
 8008b5c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	001a      	movs	r2, r3
 8008b64:	2360      	movs	r3, #96	@ 0x60
 8008b66:	4013      	ands	r3, r2
 8008b68:	2b40      	cmp	r3, #64	@ 0x40
 8008b6a:	d006      	beq.n	8008b7a <USBD_StdEPReq+0x38>
 8008b6c:	d900      	bls.n	8008b70 <USBD_StdEPReq+0x2e>
 8008b6e:	e190      	b.n	8008e92 <USBD_StdEPReq+0x350>
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00c      	beq.n	8008b8e <USBD_StdEPReq+0x4c>
 8008b74:	2b20      	cmp	r3, #32
 8008b76:	d000      	beq.n	8008b7a <USBD_StdEPReq+0x38>
 8008b78:	e18b      	b.n	8008e92 <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	23ad      	movs	r3, #173	@ 0xad
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	58d3      	ldr	r3, [r2, r3]
 8008b82:	689b      	ldr	r3, [r3, #8]
 8008b84:	6839      	ldr	r1, [r7, #0]
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	0010      	movs	r0, r2
 8008b8a:	4798      	blx	r3
      break;
 8008b8c:	e188      	b.n	8008ea0 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	001a      	movs	r2, r3
 8008b94:	2360      	movs	r3, #96	@ 0x60
 8008b96:	4013      	ands	r3, r2
 8008b98:	2b20      	cmp	r3, #32
 8008b9a:	d10f      	bne.n	8008bbc <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	23ad      	movs	r3, #173	@ 0xad
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	58d3      	ldr	r3, [r2, r3]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	250f      	movs	r5, #15
 8008ba8:	197c      	adds	r4, r7, r5
 8008baa:	6839      	ldr	r1, [r7, #0]
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	0010      	movs	r0, r2
 8008bb0:	4798      	blx	r3
 8008bb2:	0003      	movs	r3, r0
 8008bb4:	7023      	strb	r3, [r4, #0]

        return ret;
 8008bb6:	197b      	adds	r3, r7, r5
 8008bb8:	781b      	ldrb	r3, [r3, #0]
 8008bba:	e174      	b.n	8008ea6 <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	785b      	ldrb	r3, [r3, #1]
 8008bc0:	2b03      	cmp	r3, #3
 8008bc2:	d007      	beq.n	8008bd4 <USBD_StdEPReq+0x92>
 8008bc4:	dd00      	ble.n	8008bc8 <USBD_StdEPReq+0x86>
 8008bc6:	e15c      	b.n	8008e82 <USBD_StdEPReq+0x340>
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d100      	bne.n	8008bce <USBD_StdEPReq+0x8c>
 8008bcc:	e092      	b.n	8008cf4 <USBD_StdEPReq+0x1b2>
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d04b      	beq.n	8008c6a <USBD_StdEPReq+0x128>
 8008bd2:	e156      	b.n	8008e82 <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	23a7      	movs	r3, #167	@ 0xa7
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	5cd3      	ldrb	r3, [r2, r3]
 8008bdc:	2b02      	cmp	r3, #2
 8008bde:	d002      	beq.n	8008be6 <USBD_StdEPReq+0xa4>
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d01d      	beq.n	8008c20 <USBD_StdEPReq+0xde>
 8008be4:	e039      	b.n	8008c5a <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008be6:	220e      	movs	r2, #14
 8008be8:	18bb      	adds	r3, r7, r2
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d010      	beq.n	8008c12 <USBD_StdEPReq+0xd0>
 8008bf0:	18bb      	adds	r3, r7, r2
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	2b80      	cmp	r3, #128	@ 0x80
 8008bf6:	d00c      	beq.n	8008c12 <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008bf8:	18bb      	adds	r3, r7, r2
 8008bfa:	781a      	ldrb	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	0011      	movs	r1, r2
 8008c00:	0018      	movs	r0, r3
 8008c02:	f001 f93e 	bl	8009e82 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2180      	movs	r1, #128	@ 0x80
 8008c0a:	0018      	movs	r0, r3
 8008c0c:	f001 f939 	bl	8009e82 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c10:	e02a      	b.n	8008c68 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 8008c12:	683a      	ldr	r2, [r7, #0]
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	0011      	movs	r1, r2
 8008c18:	0018      	movs	r0, r3
 8008c1a:	f000 fcdc 	bl	80095d6 <USBD_CtlError>
              break;
 8008c1e:	e023      	b.n	8008c68 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	885b      	ldrh	r3, [r3, #2]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d113      	bne.n	8008c50 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 8008c28:	220e      	movs	r2, #14
 8008c2a:	18bb      	adds	r3, r7, r2
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00e      	beq.n	8008c50 <USBD_StdEPReq+0x10e>
 8008c32:	18bb      	adds	r3, r7, r2
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b80      	cmp	r3, #128	@ 0x80
 8008c38:	d00a      	beq.n	8008c50 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	88db      	ldrh	r3, [r3, #6]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d106      	bne.n	8008c50 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008c42:	18bb      	adds	r3, r7, r2
 8008c44:	781a      	ldrb	r2, [r3, #0]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	0011      	movs	r1, r2
 8008c4a:	0018      	movs	r0, r3
 8008c4c:	f001 f919 	bl	8009e82 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	0018      	movs	r0, r3
 8008c54:	f000 fda7 	bl	80097a6 <USBD_CtlSendStatus>

              break;
 8008c58:	e006      	b.n	8008c68 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 8008c5a:	683a      	ldr	r2, [r7, #0]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	0011      	movs	r1, r2
 8008c60:	0018      	movs	r0, r3
 8008c62:	f000 fcb8 	bl	80095d6 <USBD_CtlError>
              break;
 8008c66:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8008c68:	e112      	b.n	8008e90 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	23a7      	movs	r3, #167	@ 0xa7
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	5cd3      	ldrb	r3, [r2, r3]
 8008c72:	2b02      	cmp	r3, #2
 8008c74:	d002      	beq.n	8008c7c <USBD_StdEPReq+0x13a>
 8008c76:	2b03      	cmp	r3, #3
 8008c78:	d01d      	beq.n	8008cb6 <USBD_StdEPReq+0x174>
 8008c7a:	e032      	b.n	8008ce2 <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c7c:	220e      	movs	r2, #14
 8008c7e:	18bb      	adds	r3, r7, r2
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d010      	beq.n	8008ca8 <USBD_StdEPReq+0x166>
 8008c86:	18bb      	adds	r3, r7, r2
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	2b80      	cmp	r3, #128	@ 0x80
 8008c8c:	d00c      	beq.n	8008ca8 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008c8e:	18bb      	adds	r3, r7, r2
 8008c90:	781a      	ldrb	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	0011      	movs	r1, r2
 8008c96:	0018      	movs	r0, r3
 8008c98:	f001 f8f3 	bl	8009e82 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2180      	movs	r1, #128	@ 0x80
 8008ca0:	0018      	movs	r0, r3
 8008ca2:	f001 f8ee 	bl	8009e82 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ca6:	e024      	b.n	8008cf2 <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	0011      	movs	r1, r2
 8008cae:	0018      	movs	r0, r3
 8008cb0:	f000 fc91 	bl	80095d6 <USBD_CtlError>
              break;
 8008cb4:	e01d      	b.n	8008cf2 <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	885b      	ldrh	r3, [r3, #2]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d118      	bne.n	8008cf0 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008cbe:	210e      	movs	r1, #14
 8008cc0:	187b      	adds	r3, r7, r1
 8008cc2:	781b      	ldrb	r3, [r3, #0]
 8008cc4:	227f      	movs	r2, #127	@ 0x7f
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	d006      	beq.n	8008cd8 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008cca:	187b      	adds	r3, r7, r1
 8008ccc:	781a      	ldrb	r2, [r3, #0]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	0011      	movs	r1, r2
 8008cd2:	0018      	movs	r0, r3
 8008cd4:	f001 f900 	bl	8009ed8 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	0018      	movs	r0, r3
 8008cdc:	f000 fd63 	bl	80097a6 <USBD_CtlSendStatus>
              }
              break;
 8008ce0:	e006      	b.n	8008cf0 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	0011      	movs	r1, r2
 8008ce8:	0018      	movs	r0, r3
 8008cea:	f000 fc74 	bl	80095d6 <USBD_CtlError>
              break;
 8008cee:	e000      	b.n	8008cf2 <USBD_StdEPReq+0x1b0>
              break;
 8008cf0:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8008cf2:	e0cd      	b.n	8008e90 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	23a7      	movs	r3, #167	@ 0xa7
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	5cd3      	ldrb	r3, [r2, r3]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d002      	beq.n	8008d06 <USBD_StdEPReq+0x1c4>
 8008d00:	2b03      	cmp	r3, #3
 8008d02:	d03c      	beq.n	8008d7e <USBD_StdEPReq+0x23c>
 8008d04:	e0b5      	b.n	8008e72 <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d06:	220e      	movs	r2, #14
 8008d08:	18bb      	adds	r3, r7, r2
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00a      	beq.n	8008d26 <USBD_StdEPReq+0x1e4>
 8008d10:	18bb      	adds	r3, r7, r2
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	2b80      	cmp	r3, #128	@ 0x80
 8008d16:	d006      	beq.n	8008d26 <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 8008d18:	683a      	ldr	r2, [r7, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	0011      	movs	r1, r2
 8008d1e:	0018      	movs	r0, r3
 8008d20:	f000 fc59 	bl	80095d6 <USBD_CtlError>
                break;
 8008d24:	e0ac      	b.n	8008e80 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d26:	220e      	movs	r2, #14
 8008d28:	18bb      	adds	r3, r7, r2
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	b25b      	sxtb	r3, r3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	da0c      	bge.n	8008d4c <USBD_StdEPReq+0x20a>
 8008d32:	18bb      	adds	r3, r7, r2
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	227f      	movs	r2, #127	@ 0x7f
 8008d38:	401a      	ands	r2, r3
 8008d3a:	0013      	movs	r3, r2
 8008d3c:	009b      	lsls	r3, r3, #2
 8008d3e:	189b      	adds	r3, r3, r2
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	3310      	adds	r3, #16
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	18d3      	adds	r3, r2, r3
 8008d48:	3304      	adds	r3, #4
 8008d4a:	e00d      	b.n	8008d68 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d4c:	230e      	movs	r3, #14
 8008d4e:	18fb      	adds	r3, r7, r3
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	227f      	movs	r2, #127	@ 0x7f
 8008d54:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d56:	0013      	movs	r3, r2
 8008d58:	009b      	lsls	r3, r3, #2
 8008d5a:	189b      	adds	r3, r3, r2
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	3351      	adds	r3, #81	@ 0x51
 8008d60:	33ff      	adds	r3, #255	@ 0xff
 8008d62:	687a      	ldr	r2, [r7, #4]
 8008d64:	18d3      	adds	r3, r2, r3
 8008d66:	3304      	adds	r3, #4
 8008d68:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008d70:	68b9      	ldr	r1, [r7, #8]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2202      	movs	r2, #2
 8008d76:	0018      	movs	r0, r3
 8008d78:	f000 fcab 	bl	80096d2 <USBD_CtlSendData>
              break;
 8008d7c:	e080      	b.n	8008e80 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d7e:	220e      	movs	r2, #14
 8008d80:	18bb      	adds	r3, r7, r2
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	b25b      	sxtb	r3, r3
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	da14      	bge.n	8008db4 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d8a:	18bb      	adds	r3, r7, r2
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	220f      	movs	r2, #15
 8008d90:	401a      	ands	r2, r3
 8008d92:	6879      	ldr	r1, [r7, #4]
 8008d94:	0013      	movs	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	189b      	adds	r3, r3, r2
 8008d9a:	009b      	lsls	r3, r3, #2
 8008d9c:	18cb      	adds	r3, r1, r3
 8008d9e:	3318      	adds	r3, #24
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d11e      	bne.n	8008de4 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 8008da6:	683a      	ldr	r2, [r7, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	0011      	movs	r1, r2
 8008dac:	0018      	movs	r0, r3
 8008dae:	f000 fc12 	bl	80095d6 <USBD_CtlError>
                  break;
 8008db2:	e065      	b.n	8008e80 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008db4:	230e      	movs	r3, #14
 8008db6:	18fb      	adds	r3, r7, r3
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	220f      	movs	r2, #15
 8008dbc:	401a      	ands	r2, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	23ac      	movs	r3, #172	@ 0xac
 8008dc2:	0059      	lsls	r1, r3, #1
 8008dc4:	0013      	movs	r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	189b      	adds	r3, r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	18c3      	adds	r3, r0, r3
 8008dce:	185b      	adds	r3, r3, r1
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d106      	bne.n	8008de4 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	0011      	movs	r1, r2
 8008ddc:	0018      	movs	r0, r3
 8008dde:	f000 fbfa 	bl	80095d6 <USBD_CtlError>
                  break;
 8008de2:	e04d      	b.n	8008e80 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008de4:	220e      	movs	r2, #14
 8008de6:	18bb      	adds	r3, r7, r2
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	b25b      	sxtb	r3, r3
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	da0c      	bge.n	8008e0a <USBD_StdEPReq+0x2c8>
 8008df0:	18bb      	adds	r3, r7, r2
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	227f      	movs	r2, #127	@ 0x7f
 8008df6:	401a      	ands	r2, r3
 8008df8:	0013      	movs	r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	189b      	adds	r3, r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	3310      	adds	r3, #16
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	18d3      	adds	r3, r2, r3
 8008e06:	3304      	adds	r3, #4
 8008e08:	e00d      	b.n	8008e26 <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008e0a:	230e      	movs	r3, #14
 8008e0c:	18fb      	adds	r3, r7, r3
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	227f      	movs	r2, #127	@ 0x7f
 8008e12:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008e14:	0013      	movs	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	189b      	adds	r3, r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	3351      	adds	r3, #81	@ 0x51
 8008e1e:	33ff      	adds	r3, #255	@ 0xff
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	18d3      	adds	r3, r2, r3
 8008e24:	3304      	adds	r3, #4
 8008e26:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e28:	220e      	movs	r2, #14
 8008e2a:	18bb      	adds	r3, r7, r2
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d003      	beq.n	8008e3a <USBD_StdEPReq+0x2f8>
 8008e32:	18bb      	adds	r3, r7, r2
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	2b80      	cmp	r3, #128	@ 0x80
 8008e38:	d103      	bne.n	8008e42 <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	601a      	str	r2, [r3, #0]
 8008e40:	e010      	b.n	8008e64 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008e42:	230e      	movs	r3, #14
 8008e44:	18fb      	adds	r3, r7, r3
 8008e46:	781a      	ldrb	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	0011      	movs	r1, r2
 8008e4c:	0018      	movs	r0, r3
 8008e4e:	f001 f86e 	bl	8009f2e <USBD_LL_IsStallEP>
 8008e52:	1e03      	subs	r3, r0, #0
 8008e54:	d003      	beq.n	8008e5e <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	601a      	str	r2, [r3, #0]
 8008e5c:	e002      	b.n	8008e64 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	2200      	movs	r2, #0
 8008e62:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008e64:	68b9      	ldr	r1, [r7, #8]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2202      	movs	r2, #2
 8008e6a:	0018      	movs	r0, r3
 8008e6c:	f000 fc31 	bl	80096d2 <USBD_CtlSendData>
              break;
 8008e70:	e006      	b.n	8008e80 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 8008e72:	683a      	ldr	r2, [r7, #0]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	0011      	movs	r1, r2
 8008e78:	0018      	movs	r0, r3
 8008e7a:	f000 fbac 	bl	80095d6 <USBD_CtlError>
              break;
 8008e7e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 8008e80:	e006      	b.n	8008e90 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 8008e82:	683a      	ldr	r2, [r7, #0]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	0011      	movs	r1, r2
 8008e88:	0018      	movs	r0, r3
 8008e8a:	f000 fba4 	bl	80095d6 <USBD_CtlError>
          break;
 8008e8e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008e90:	e006      	b.n	8008ea0 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	0011      	movs	r1, r2
 8008e98:	0018      	movs	r0, r3
 8008e9a:	f000 fb9c 	bl	80095d6 <USBD_CtlError>
      break;
 8008e9e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8008ea0:	230f      	movs	r3, #15
 8008ea2:	18fb      	adds	r3, r7, r3
 8008ea4:	781b      	ldrb	r3, [r3, #0]
}
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	b004      	add	sp, #16
 8008eac:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008eb0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008eba:	2308      	movs	r3, #8
 8008ebc:	18fb      	adds	r3, r7, r3
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ec6:	230b      	movs	r3, #11
 8008ec8:	18fb      	adds	r3, r7, r3
 8008eca:	2200      	movs	r2, #0
 8008ecc:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	885b      	ldrh	r3, [r3, #2]
 8008ed2:	0a1b      	lsrs	r3, r3, #8
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	2b07      	cmp	r3, #7
 8008ed8:	d900      	bls.n	8008edc <USBD_GetDescriptor+0x2c>
 8008eda:	e159      	b.n	8009190 <USBD_GetDescriptor+0x2e0>
 8008edc:	009a      	lsls	r2, r3, #2
 8008ede:	4bcb      	ldr	r3, [pc, #812]	@ (800920c <USBD_GetDescriptor+0x35c>)
 8008ee0:	18d3      	adds	r3, r2, r3
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	23ac      	movs	r3, #172	@ 0xac
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	58d3      	ldr	r3, [r2, r3]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	7c12      	ldrb	r2, [r2, #16]
 8008ef4:	2108      	movs	r1, #8
 8008ef6:	1879      	adds	r1, r7, r1
 8008ef8:	0010      	movs	r0, r2
 8008efa:	4798      	blx	r3
 8008efc:	0003      	movs	r3, r0
 8008efe:	60fb      	str	r3, [r7, #12]
      break;
 8008f00:	e153      	b.n	80091aa <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	7c1b      	ldrb	r3, [r3, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d10f      	bne.n	8008f2a <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008f0a:	687a      	ldr	r2, [r7, #4]
 8008f0c:	23ad      	movs	r3, #173	@ 0xad
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	58d3      	ldr	r3, [r2, r3]
 8008f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f14:	2208      	movs	r2, #8
 8008f16:	18ba      	adds	r2, r7, r2
 8008f18:	0010      	movs	r0, r2
 8008f1a:	4798      	blx	r3
 8008f1c:	0003      	movs	r3, r0
 8008f1e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	3301      	adds	r3, #1
 8008f24:	2202      	movs	r2, #2
 8008f26:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008f28:	e13f      	b.n	80091aa <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	23ad      	movs	r3, #173	@ 0xad
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	58d3      	ldr	r3, [r2, r3]
 8008f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f34:	2208      	movs	r2, #8
 8008f36:	18ba      	adds	r2, r7, r2
 8008f38:	0010      	movs	r0, r2
 8008f3a:	4798      	blx	r3
 8008f3c:	0003      	movs	r3, r0
 8008f3e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3301      	adds	r3, #1
 8008f44:	2202      	movs	r2, #2
 8008f46:	701a      	strb	r2, [r3, #0]
      break;
 8008f48:	e12f      	b.n	80091aa <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	885b      	ldrh	r3, [r3, #2]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b05      	cmp	r3, #5
 8008f52:	d900      	bls.n	8008f56 <USBD_GetDescriptor+0xa6>
 8008f54:	e0d0      	b.n	80090f8 <USBD_GetDescriptor+0x248>
 8008f56:	009a      	lsls	r2, r3, #2
 8008f58:	4bad      	ldr	r3, [pc, #692]	@ (8009210 <USBD_GetDescriptor+0x360>)
 8008f5a:	18d3      	adds	r3, r2, r3
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	23ac      	movs	r3, #172	@ 0xac
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	58d3      	ldr	r3, [r2, r3]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00d      	beq.n	8008f8a <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	23ac      	movs	r3, #172	@ 0xac
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	58d3      	ldr	r3, [r2, r3]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	7c12      	ldrb	r2, [r2, #16]
 8008f7c:	2108      	movs	r1, #8
 8008f7e:	1879      	adds	r1, r7, r1
 8008f80:	0010      	movs	r0, r2
 8008f82:	4798      	blx	r3
 8008f84:	0003      	movs	r3, r0
 8008f86:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f88:	e0c3      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008f8a:	683a      	ldr	r2, [r7, #0]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	0011      	movs	r1, r2
 8008f90:	0018      	movs	r0, r3
 8008f92:	f000 fb20 	bl	80095d6 <USBD_CtlError>
            err++;
 8008f96:	210b      	movs	r1, #11
 8008f98:	187b      	adds	r3, r7, r1
 8008f9a:	781a      	ldrb	r2, [r3, #0]
 8008f9c:	187b      	adds	r3, r7, r1
 8008f9e:	3201      	adds	r2, #1
 8008fa0:	701a      	strb	r2, [r3, #0]
          break;
 8008fa2:	e0b6      	b.n	8009112 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	23ac      	movs	r3, #172	@ 0xac
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	58d3      	ldr	r3, [r2, r3]
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00d      	beq.n	8008fce <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	23ac      	movs	r3, #172	@ 0xac
 8008fb6:	009b      	lsls	r3, r3, #2
 8008fb8:	58d3      	ldr	r3, [r2, r3]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	7c12      	ldrb	r2, [r2, #16]
 8008fc0:	2108      	movs	r1, #8
 8008fc2:	1879      	adds	r1, r7, r1
 8008fc4:	0010      	movs	r0, r2
 8008fc6:	4798      	blx	r3
 8008fc8:	0003      	movs	r3, r0
 8008fca:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fcc:	e0a1      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008fce:	683a      	ldr	r2, [r7, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	0011      	movs	r1, r2
 8008fd4:	0018      	movs	r0, r3
 8008fd6:	f000 fafe 	bl	80095d6 <USBD_CtlError>
            err++;
 8008fda:	210b      	movs	r1, #11
 8008fdc:	187b      	adds	r3, r7, r1
 8008fde:	781a      	ldrb	r2, [r3, #0]
 8008fe0:	187b      	adds	r3, r7, r1
 8008fe2:	3201      	adds	r2, #1
 8008fe4:	701a      	strb	r2, [r3, #0]
          break;
 8008fe6:	e094      	b.n	8009112 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	23ac      	movs	r3, #172	@ 0xac
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	58d3      	ldr	r3, [r2, r3]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00d      	beq.n	8009012 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	23ac      	movs	r3, #172	@ 0xac
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	58d3      	ldr	r3, [r2, r3]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	7c12      	ldrb	r2, [r2, #16]
 8009004:	2108      	movs	r1, #8
 8009006:	1879      	adds	r1, r7, r1
 8009008:	0010      	movs	r0, r2
 800900a:	4798      	blx	r3
 800900c:	0003      	movs	r3, r0
 800900e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009010:	e07f      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	0011      	movs	r1, r2
 8009018:	0018      	movs	r0, r3
 800901a:	f000 fadc 	bl	80095d6 <USBD_CtlError>
            err++;
 800901e:	210b      	movs	r1, #11
 8009020:	187b      	adds	r3, r7, r1
 8009022:	781a      	ldrb	r2, [r3, #0]
 8009024:	187b      	adds	r3, r7, r1
 8009026:	3201      	adds	r2, #1
 8009028:	701a      	strb	r2, [r3, #0]
          break;
 800902a:	e072      	b.n	8009112 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	23ac      	movs	r3, #172	@ 0xac
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	58d3      	ldr	r3, [r2, r3]
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00d      	beq.n	8009056 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	23ac      	movs	r3, #172	@ 0xac
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	58d3      	ldr	r3, [r2, r3]
 8009042:	691b      	ldr	r3, [r3, #16]
 8009044:	687a      	ldr	r2, [r7, #4]
 8009046:	7c12      	ldrb	r2, [r2, #16]
 8009048:	2108      	movs	r1, #8
 800904a:	1879      	adds	r1, r7, r1
 800904c:	0010      	movs	r0, r2
 800904e:	4798      	blx	r3
 8009050:	0003      	movs	r3, r0
 8009052:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009054:	e05d      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8009056:	683a      	ldr	r2, [r7, #0]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	0011      	movs	r1, r2
 800905c:	0018      	movs	r0, r3
 800905e:	f000 faba 	bl	80095d6 <USBD_CtlError>
            err++;
 8009062:	210b      	movs	r1, #11
 8009064:	187b      	adds	r3, r7, r1
 8009066:	781a      	ldrb	r2, [r3, #0]
 8009068:	187b      	adds	r3, r7, r1
 800906a:	3201      	adds	r2, #1
 800906c:	701a      	strb	r2, [r3, #0]
          break;
 800906e:	e050      	b.n	8009112 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	23ac      	movs	r3, #172	@ 0xac
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	58d3      	ldr	r3, [r2, r3]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00d      	beq.n	800909a <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800907e:	687a      	ldr	r2, [r7, #4]
 8009080:	23ac      	movs	r3, #172	@ 0xac
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	58d3      	ldr	r3, [r2, r3]
 8009086:	695b      	ldr	r3, [r3, #20]
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	7c12      	ldrb	r2, [r2, #16]
 800908c:	2108      	movs	r1, #8
 800908e:	1879      	adds	r1, r7, r1
 8009090:	0010      	movs	r0, r2
 8009092:	4798      	blx	r3
 8009094:	0003      	movs	r3, r0
 8009096:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009098:	e03b      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	0011      	movs	r1, r2
 80090a0:	0018      	movs	r0, r3
 80090a2:	f000 fa98 	bl	80095d6 <USBD_CtlError>
            err++;
 80090a6:	210b      	movs	r1, #11
 80090a8:	187b      	adds	r3, r7, r1
 80090aa:	781a      	ldrb	r2, [r3, #0]
 80090ac:	187b      	adds	r3, r7, r1
 80090ae:	3201      	adds	r2, #1
 80090b0:	701a      	strb	r2, [r3, #0]
          break;
 80090b2:	e02e      	b.n	8009112 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	23ac      	movs	r3, #172	@ 0xac
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	58d3      	ldr	r3, [r2, r3]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00d      	beq.n	80090de <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	23ac      	movs	r3, #172	@ 0xac
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	58d3      	ldr	r3, [r2, r3]
 80090ca:	699b      	ldr	r3, [r3, #24]
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	7c12      	ldrb	r2, [r2, #16]
 80090d0:	2108      	movs	r1, #8
 80090d2:	1879      	adds	r1, r7, r1
 80090d4:	0010      	movs	r0, r2
 80090d6:	4798      	blx	r3
 80090d8:	0003      	movs	r3, r0
 80090da:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80090dc:	e019      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80090de:	683a      	ldr	r2, [r7, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	0011      	movs	r1, r2
 80090e4:	0018      	movs	r0, r3
 80090e6:	f000 fa76 	bl	80095d6 <USBD_CtlError>
            err++;
 80090ea:	210b      	movs	r1, #11
 80090ec:	187b      	adds	r3, r7, r1
 80090ee:	781a      	ldrb	r2, [r3, #0]
 80090f0:	187b      	adds	r3, r7, r1
 80090f2:	3201      	adds	r2, #1
 80090f4:	701a      	strb	r2, [r3, #0]
          break;
 80090f6:	e00c      	b.n	8009112 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	0011      	movs	r1, r2
 80090fe:	0018      	movs	r0, r3
 8009100:	f000 fa69 	bl	80095d6 <USBD_CtlError>
          err++;
 8009104:	210b      	movs	r1, #11
 8009106:	187b      	adds	r3, r7, r1
 8009108:	781a      	ldrb	r2, [r3, #0]
 800910a:	187b      	adds	r3, r7, r1
 800910c:	3201      	adds	r2, #1
 800910e:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 8009110:	e04b      	b.n	80091aa <USBD_GetDescriptor+0x2fa>
 8009112:	e04a      	b.n	80091aa <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	7c1b      	ldrb	r3, [r3, #16]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10b      	bne.n	8009134 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	23ad      	movs	r3, #173	@ 0xad
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	58d3      	ldr	r3, [r2, r3]
 8009124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009126:	2208      	movs	r2, #8
 8009128:	18ba      	adds	r2, r7, r2
 800912a:	0010      	movs	r0, r2
 800912c:	4798      	blx	r3
 800912e:	0003      	movs	r3, r0
 8009130:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009132:	e03a      	b.n	80091aa <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8009134:	683a      	ldr	r2, [r7, #0]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	0011      	movs	r1, r2
 800913a:	0018      	movs	r0, r3
 800913c:	f000 fa4b 	bl	80095d6 <USBD_CtlError>
        err++;
 8009140:	210b      	movs	r1, #11
 8009142:	187b      	adds	r3, r7, r1
 8009144:	781a      	ldrb	r2, [r3, #0]
 8009146:	187b      	adds	r3, r7, r1
 8009148:	3201      	adds	r2, #1
 800914a:	701a      	strb	r2, [r3, #0]
      break;
 800914c:	e02d      	b.n	80091aa <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	7c1b      	ldrb	r3, [r3, #16]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10f      	bne.n	8009176 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	23ad      	movs	r3, #173	@ 0xad
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	58d3      	ldr	r3, [r2, r3]
 800915e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009160:	2208      	movs	r2, #8
 8009162:	18ba      	adds	r2, r7, r2
 8009164:	0010      	movs	r0, r2
 8009166:	4798      	blx	r3
 8009168:	0003      	movs	r3, r0
 800916a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	3301      	adds	r3, #1
 8009170:	2207      	movs	r2, #7
 8009172:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009174:	e019      	b.n	80091aa <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8009176:	683a      	ldr	r2, [r7, #0]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	0011      	movs	r1, r2
 800917c:	0018      	movs	r0, r3
 800917e:	f000 fa2a 	bl	80095d6 <USBD_CtlError>
        err++;
 8009182:	210b      	movs	r1, #11
 8009184:	187b      	adds	r3, r7, r1
 8009186:	781a      	ldrb	r2, [r3, #0]
 8009188:	187b      	adds	r3, r7, r1
 800918a:	3201      	adds	r2, #1
 800918c:	701a      	strb	r2, [r3, #0]
      break;
 800918e:	e00c      	b.n	80091aa <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	0011      	movs	r1, r2
 8009196:	0018      	movs	r0, r3
 8009198:	f000 fa1d 	bl	80095d6 <USBD_CtlError>
      err++;
 800919c:	210b      	movs	r1, #11
 800919e:	187b      	adds	r3, r7, r1
 80091a0:	781a      	ldrb	r2, [r3, #0]
 80091a2:	187b      	adds	r3, r7, r1
 80091a4:	3201      	adds	r2, #1
 80091a6:	701a      	strb	r2, [r3, #0]
      break;
 80091a8:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 80091aa:	230b      	movs	r3, #11
 80091ac:	18fb      	adds	r3, r7, r3
 80091ae:	781b      	ldrb	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d127      	bne.n	8009204 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80091b4:	2108      	movs	r1, #8
 80091b6:	187b      	adds	r3, r7, r1
 80091b8:	881b      	ldrh	r3, [r3, #0]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d019      	beq.n	80091f2 <USBD_GetDescriptor+0x342>
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	88db      	ldrh	r3, [r3, #6]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d015      	beq.n	80091f2 <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	88da      	ldrh	r2, [r3, #6]
 80091ca:	187b      	adds	r3, r7, r1
 80091cc:	881b      	ldrh	r3, [r3, #0]
 80091ce:	1c18      	adds	r0, r3, #0
 80091d0:	1c11      	adds	r1, r2, #0
 80091d2:	b28a      	uxth	r2, r1
 80091d4:	b283      	uxth	r3, r0
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d900      	bls.n	80091dc <USBD_GetDescriptor+0x32c>
 80091da:	1c01      	adds	r1, r0, #0
 80091dc:	b28a      	uxth	r2, r1
 80091de:	2108      	movs	r1, #8
 80091e0:	187b      	adds	r3, r7, r1
 80091e2:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80091e4:	187b      	adds	r3, r7, r1
 80091e6:	881a      	ldrh	r2, [r3, #0]
 80091e8:	68f9      	ldr	r1, [r7, #12]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	0018      	movs	r0, r3
 80091ee:	f000 fa70 	bl	80096d2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	88db      	ldrh	r3, [r3, #6]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d105      	bne.n	8009206 <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	0018      	movs	r0, r3
 80091fe:	f000 fad2 	bl	80097a6 <USBD_CtlSendStatus>
 8009202:	e000      	b.n	8009206 <USBD_GetDescriptor+0x356>
    return;
 8009204:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8009206:	46bd      	mov	sp, r7
 8009208:	b004      	add	sp, #16
 800920a:	bd80      	pop	{r7, pc}
 800920c:	0800a300 	.word	0x0800a300
 8009210:	0800a320 	.word	0x0800a320

08009214 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009214:	b590      	push	{r4, r7, lr}
 8009216:	b085      	sub	sp, #20
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	889b      	ldrh	r3, [r3, #4]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d13d      	bne.n	80092a2 <USBD_SetAddress+0x8e>
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	88db      	ldrh	r3, [r3, #6]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d139      	bne.n	80092a2 <USBD_SetAddress+0x8e>
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	885b      	ldrh	r3, [r3, #2]
 8009232:	2b7f      	cmp	r3, #127	@ 0x7f
 8009234:	d835      	bhi.n	80092a2 <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	885b      	ldrh	r3, [r3, #2]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	230f      	movs	r3, #15
 800923e:	18fb      	adds	r3, r7, r3
 8009240:	217f      	movs	r1, #127	@ 0x7f
 8009242:	400a      	ands	r2, r1
 8009244:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	23a7      	movs	r3, #167	@ 0xa7
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	5cd3      	ldrb	r3, [r2, r3]
 800924e:	2b03      	cmp	r3, #3
 8009250:	d106      	bne.n	8009260 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	0011      	movs	r1, r2
 8009258:	0018      	movs	r0, r3
 800925a:	f000 f9bc 	bl	80095d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800925e:	e027      	b.n	80092b0 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	240f      	movs	r4, #15
 8009264:	193a      	adds	r2, r7, r4
 8009266:	4914      	ldr	r1, [pc, #80]	@ (80092b8 <USBD_SetAddress+0xa4>)
 8009268:	7812      	ldrb	r2, [r2, #0]
 800926a:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800926c:	193b      	adds	r3, r7, r4
 800926e:	781a      	ldrb	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	0011      	movs	r1, r2
 8009274:	0018      	movs	r0, r3
 8009276:	f000 fe8a 	bl	8009f8e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	0018      	movs	r0, r3
 800927e:	f000 fa92 	bl	80097a6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009282:	193b      	adds	r3, r7, r4
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	23a7      	movs	r3, #167	@ 0xa7
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	2102      	movs	r1, #2
 8009292:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009294:	e00c      	b.n	80092b0 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009296:	687a      	ldr	r2, [r7, #4]
 8009298:	23a7      	movs	r3, #167	@ 0xa7
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	2101      	movs	r1, #1
 800929e:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a0:	e006      	b.n	80092b0 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80092a2:	683a      	ldr	r2, [r7, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	0011      	movs	r1, r2
 80092a8:	0018      	movs	r0, r3
 80092aa:	f000 f994 	bl	80095d6 <USBD_CtlError>
  }
}
 80092ae:	46c0      	nop			@ (mov r8, r8)
 80092b0:	46c0      	nop			@ (mov r8, r8)
 80092b2:	46bd      	mov	sp, r7
 80092b4:	b005      	add	sp, #20
 80092b6:	bd90      	pop	{r4, r7, pc}
 80092b8:	0000029e 	.word	0x0000029e

080092bc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b082      	sub	sp, #8
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	885b      	ldrh	r3, [r3, #2]
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	4b4c      	ldr	r3, [pc, #304]	@ (8009400 <USBD_SetConfig+0x144>)
 80092ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80092d0:	4b4b      	ldr	r3, [pc, #300]	@ (8009400 <USBD_SetConfig+0x144>)
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d906      	bls.n	80092e6 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 80092d8:	683a      	ldr	r2, [r7, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	0011      	movs	r1, r2
 80092de:	0018      	movs	r0, r3
 80092e0:	f000 f979 	bl	80095d6 <USBD_CtlError>
 80092e4:	e088      	b.n	80093f8 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	23a7      	movs	r3, #167	@ 0xa7
 80092ea:	009b      	lsls	r3, r3, #2
 80092ec:	5cd3      	ldrb	r3, [r2, r3]
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d002      	beq.n	80092f8 <USBD_SetConfig+0x3c>
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d029      	beq.n	800934a <USBD_SetConfig+0x8e>
 80092f6:	e071      	b.n	80093dc <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80092f8:	4b41      	ldr	r3, [pc, #260]	@ (8009400 <USBD_SetConfig+0x144>)
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d01f      	beq.n	8009340 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 8009300:	4b3f      	ldr	r3, [pc, #252]	@ (8009400 <USBD_SetConfig+0x144>)
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	001a      	movs	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	23a7      	movs	r3, #167	@ 0xa7
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	2103      	movs	r1, #3
 8009312:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009314:	4b3a      	ldr	r3, [pc, #232]	@ (8009400 <USBD_SetConfig+0x144>)
 8009316:	781a      	ldrb	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	0011      	movs	r1, r2
 800931c:	0018      	movs	r0, r3
 800931e:	f7ff f8c5 	bl	80084ac <USBD_SetClassConfig>
 8009322:	0003      	movs	r3, r0
 8009324:	2b02      	cmp	r3, #2
 8009326:	d106      	bne.n	8009336 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	0011      	movs	r1, r2
 800932e:	0018      	movs	r0, r3
 8009330:	f000 f951 	bl	80095d6 <USBD_CtlError>
            return;
 8009334:	e060      	b.n	80093f8 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	0018      	movs	r0, r3
 800933a:	f000 fa34 	bl	80097a6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800933e:	e05b      	b.n	80093f8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	0018      	movs	r0, r3
 8009344:	f000 fa2f 	bl	80097a6 <USBD_CtlSendStatus>
        break;
 8009348:	e056      	b.n	80093f8 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800934a:	4b2d      	ldr	r3, [pc, #180]	@ (8009400 <USBD_SetConfig+0x144>)
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d115      	bne.n	800937e <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	23a7      	movs	r3, #167	@ 0xa7
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	2102      	movs	r1, #2
 800935a:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800935c:	4b28      	ldr	r3, [pc, #160]	@ (8009400 <USBD_SetConfig+0x144>)
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	001a      	movs	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009366:	4b26      	ldr	r3, [pc, #152]	@ (8009400 <USBD_SetConfig+0x144>)
 8009368:	781a      	ldrb	r2, [r3, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	0011      	movs	r1, r2
 800936e:	0018      	movs	r0, r3
 8009370:	f7ff f8c3 	bl	80084fa <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	0018      	movs	r0, r3
 8009378:	f000 fa15 	bl	80097a6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800937c:	e03c      	b.n	80093f8 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800937e:	4b20      	ldr	r3, [pc, #128]	@ (8009400 <USBD_SetConfig+0x144>)
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	001a      	movs	r2, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	429a      	cmp	r2, r3
 800938a:	d022      	beq.n	80093d2 <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	b2da      	uxtb	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	0011      	movs	r1, r2
 8009396:	0018      	movs	r0, r3
 8009398:	f7ff f8af 	bl	80084fa <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800939c:	4b18      	ldr	r3, [pc, #96]	@ (8009400 <USBD_SetConfig+0x144>)
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	001a      	movs	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80093a6:	4b16      	ldr	r3, [pc, #88]	@ (8009400 <USBD_SetConfig+0x144>)
 80093a8:	781a      	ldrb	r2, [r3, #0]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	0011      	movs	r1, r2
 80093ae:	0018      	movs	r0, r3
 80093b0:	f7ff f87c 	bl	80084ac <USBD_SetClassConfig>
 80093b4:	0003      	movs	r3, r0
 80093b6:	2b02      	cmp	r3, #2
 80093b8:	d106      	bne.n	80093c8 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	0011      	movs	r1, r2
 80093c0:	0018      	movs	r0, r3
 80093c2:	f000 f908 	bl	80095d6 <USBD_CtlError>
            return;
 80093c6:	e017      	b.n	80093f8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	0018      	movs	r0, r3
 80093cc:	f000 f9eb 	bl	80097a6 <USBD_CtlSendStatus>
        break;
 80093d0:	e012      	b.n	80093f8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	0018      	movs	r0, r3
 80093d6:	f000 f9e6 	bl	80097a6 <USBD_CtlSendStatus>
        break;
 80093da:	e00d      	b.n	80093f8 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 80093dc:	683a      	ldr	r2, [r7, #0]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	0011      	movs	r1, r2
 80093e2:	0018      	movs	r0, r3
 80093e4:	f000 f8f7 	bl	80095d6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80093e8:	4b05      	ldr	r3, [pc, #20]	@ (8009400 <USBD_SetConfig+0x144>)
 80093ea:	781a      	ldrb	r2, [r3, #0]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	0011      	movs	r1, r2
 80093f0:	0018      	movs	r0, r3
 80093f2:	f7ff f882 	bl	80084fa <USBD_ClrClassConfig>
        break;
 80093f6:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 80093f8:	46bd      	mov	sp, r7
 80093fa:	b002      	add	sp, #8
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	46c0      	nop			@ (mov r8, r8)
 8009400:	200004d8 	.word	0x200004d8

08009404 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	88db      	ldrh	r3, [r3, #6]
 8009412:	2b01      	cmp	r3, #1
 8009414:	d006      	beq.n	8009424 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 8009416:	683a      	ldr	r2, [r7, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	0011      	movs	r1, r2
 800941c:	0018      	movs	r0, r3
 800941e:	f000 f8da 	bl	80095d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009422:	e026      	b.n	8009472 <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	23a7      	movs	r3, #167	@ 0xa7
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	5cd3      	ldrb	r3, [r2, r3]
 800942c:	2b02      	cmp	r3, #2
 800942e:	dc02      	bgt.n	8009436 <USBD_GetConfig+0x32>
 8009430:	2b00      	cmp	r3, #0
 8009432:	dc03      	bgt.n	800943c <USBD_GetConfig+0x38>
 8009434:	e016      	b.n	8009464 <USBD_GetConfig+0x60>
 8009436:	2b03      	cmp	r3, #3
 8009438:	d00c      	beq.n	8009454 <USBD_GetConfig+0x50>
 800943a:	e013      	b.n	8009464 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2200      	movs	r2, #0
 8009440:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	3308      	adds	r3, #8
 8009446:	0019      	movs	r1, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	0018      	movs	r0, r3
 800944e:	f000 f940 	bl	80096d2 <USBD_CtlSendData>
        break;
 8009452:	e00e      	b.n	8009472 <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	1d19      	adds	r1, r3, #4
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2201      	movs	r2, #1
 800945c:	0018      	movs	r0, r3
 800945e:	f000 f938 	bl	80096d2 <USBD_CtlSendData>
        break;
 8009462:	e006      	b.n	8009472 <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	0011      	movs	r1, r2
 800946a:	0018      	movs	r0, r3
 800946c:	f000 f8b3 	bl	80095d6 <USBD_CtlError>
        break;
 8009470:	46c0      	nop			@ (mov r8, r8)
}
 8009472:	46c0      	nop			@ (mov r8, r8)
 8009474:	46bd      	mov	sp, r7
 8009476:	b002      	add	sp, #8
 8009478:	bd80      	pop	{r7, pc}

0800947a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b082      	sub	sp, #8
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
 8009482:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	23a7      	movs	r3, #167	@ 0xa7
 8009488:	009b      	lsls	r3, r3, #2
 800948a:	5cd3      	ldrb	r3, [r2, r3]
 800948c:	3b01      	subs	r3, #1
 800948e:	2b02      	cmp	r3, #2
 8009490:	d822      	bhi.n	80094d8 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	88db      	ldrh	r3, [r3, #6]
 8009496:	2b02      	cmp	r3, #2
 8009498:	d006      	beq.n	80094a8 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800949a:	683a      	ldr	r2, [r7, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	0011      	movs	r1, r2
 80094a0:	0018      	movs	r0, r3
 80094a2:	f000 f898 	bl	80095d6 <USBD_CtlError>
        break;
 80094a6:	e01e      	b.n	80094e6 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	23a9      	movs	r3, #169	@ 0xa9
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	58d3      	ldr	r3, [r2, r3]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d005      	beq.n	80094c6 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	68db      	ldr	r3, [r3, #12]
 80094be:	2202      	movs	r2, #2
 80094c0:	431a      	orrs	r2, r3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	330c      	adds	r3, #12
 80094ca:	0019      	movs	r1, r3
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2202      	movs	r2, #2
 80094d0:	0018      	movs	r0, r3
 80094d2:	f000 f8fe 	bl	80096d2 <USBD_CtlSendData>
      break;
 80094d6:	e006      	b.n	80094e6 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 80094d8:	683a      	ldr	r2, [r7, #0]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	0011      	movs	r1, r2
 80094de:	0018      	movs	r0, r3
 80094e0:	f000 f879 	bl	80095d6 <USBD_CtlError>
      break;
 80094e4:	46c0      	nop			@ (mov r8, r8)
  }
}
 80094e6:	46c0      	nop			@ (mov r8, r8)
 80094e8:	46bd      	mov	sp, r7
 80094ea:	b002      	add	sp, #8
 80094ec:	bd80      	pop	{r7, pc}

080094ee <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80094ee:	b580      	push	{r7, lr}
 80094f0:	b082      	sub	sp, #8
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
 80094f6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	885b      	ldrh	r3, [r3, #2]
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d108      	bne.n	8009512 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	23a9      	movs	r3, #169	@ 0xa9
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	2101      	movs	r1, #1
 8009508:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	0018      	movs	r0, r3
 800950e:	f000 f94a 	bl	80097a6 <USBD_CtlSendStatus>
  }
}
 8009512:	46c0      	nop			@ (mov r8, r8)
 8009514:	46bd      	mov	sp, r7
 8009516:	b002      	add	sp, #8
 8009518:	bd80      	pop	{r7, pc}

0800951a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b082      	sub	sp, #8
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
 8009522:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	23a7      	movs	r3, #167	@ 0xa7
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	5cd3      	ldrb	r3, [r2, r3]
 800952c:	3b01      	subs	r3, #1
 800952e:	2b02      	cmp	r3, #2
 8009530:	d80d      	bhi.n	800954e <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	885b      	ldrh	r3, [r3, #2]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d110      	bne.n	800955c <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	23a9      	movs	r3, #169	@ 0xa9
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	2100      	movs	r1, #0
 8009542:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	0018      	movs	r0, r3
 8009548:	f000 f92d 	bl	80097a6 <USBD_CtlSendStatus>
      }
      break;
 800954c:	e006      	b.n	800955c <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	0011      	movs	r1, r2
 8009554:	0018      	movs	r0, r3
 8009556:	f000 f83e 	bl	80095d6 <USBD_CtlError>
      break;
 800955a:	e000      	b.n	800955e <USBD_ClrFeature+0x44>
      break;
 800955c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800955e:	46c0      	nop			@ (mov r8, r8)
 8009560:	46bd      	mov	sp, r7
 8009562:	b002      	add	sp, #8
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b082      	sub	sp, #8
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	781a      	ldrb	r2, [r3, #0]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	785a      	ldrb	r2, [r3, #1]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	3302      	adds	r3, #2
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	001a      	movs	r2, r3
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	3303      	adds	r3, #3
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	021b      	lsls	r3, r3, #8
 8009590:	b29b      	uxth	r3, r3
 8009592:	18d3      	adds	r3, r2, r3
 8009594:	b29a      	uxth	r2, r3
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	3304      	adds	r3, #4
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	001a      	movs	r2, r3
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	3305      	adds	r3, #5
 80095a6:	781b      	ldrb	r3, [r3, #0]
 80095a8:	021b      	lsls	r3, r3, #8
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	18d3      	adds	r3, r2, r3
 80095ae:	b29a      	uxth	r2, r3
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	3306      	adds	r3, #6
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	001a      	movs	r2, r3
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	3307      	adds	r3, #7
 80095c0:	781b      	ldrb	r3, [r3, #0]
 80095c2:	021b      	lsls	r3, r3, #8
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	18d3      	adds	r3, r2, r3
 80095c8:	b29a      	uxth	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	80da      	strh	r2, [r3, #6]

}
 80095ce:	46c0      	nop			@ (mov r8, r8)
 80095d0:	46bd      	mov	sp, r7
 80095d2:	b002      	add	sp, #8
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b082      	sub	sp, #8
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
 80095de:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2180      	movs	r1, #128	@ 0x80
 80095e4:	0018      	movs	r0, r3
 80095e6:	f000 fc4c 	bl	8009e82 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2100      	movs	r1, #0
 80095ee:	0018      	movs	r0, r3
 80095f0:	f000 fc47 	bl	8009e82 <USBD_LL_StallEP>
}
 80095f4:	46c0      	nop			@ (mov r8, r8)
 80095f6:	46bd      	mov	sp, r7
 80095f8:	b002      	add	sp, #8
 80095fa:	bd80      	pop	{r7, pc}

080095fc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80095fc:	b590      	push	{r4, r7, lr}
 80095fe:	b087      	sub	sp, #28
 8009600:	af00      	add	r7, sp, #0
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009608:	2417      	movs	r4, #23
 800960a:	193b      	adds	r3, r7, r4
 800960c:	2200      	movs	r2, #0
 800960e:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d03c      	beq.n	8009690 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	0018      	movs	r0, r3
 800961a:	f000 f83d 	bl	8009698 <USBD_GetLen>
 800961e:	0003      	movs	r3, r0
 8009620:	3301      	adds	r3, #1
 8009622:	b29b      	uxth	r3, r3
 8009624:	18db      	adds	r3, r3, r3
 8009626:	b29a      	uxth	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800962c:	193b      	adds	r3, r7, r4
 800962e:	781b      	ldrb	r3, [r3, #0]
 8009630:	193a      	adds	r2, r7, r4
 8009632:	1c59      	adds	r1, r3, #1
 8009634:	7011      	strb	r1, [r2, #0]
 8009636:	001a      	movs	r2, r3
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	189b      	adds	r3, r3, r2
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	7812      	ldrb	r2, [r2, #0]
 8009640:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009642:	193b      	adds	r3, r7, r4
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	193a      	adds	r2, r7, r4
 8009648:	1c59      	adds	r1, r3, #1
 800964a:	7011      	strb	r1, [r2, #0]
 800964c:	001a      	movs	r2, r3
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	189b      	adds	r3, r3, r2
 8009652:	2203      	movs	r2, #3
 8009654:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009656:	e017      	b.n	8009688 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	1c5a      	adds	r2, r3, #1
 800965c:	60fa      	str	r2, [r7, #12]
 800965e:	2417      	movs	r4, #23
 8009660:	193a      	adds	r2, r7, r4
 8009662:	7812      	ldrb	r2, [r2, #0]
 8009664:	1939      	adds	r1, r7, r4
 8009666:	1c50      	adds	r0, r2, #1
 8009668:	7008      	strb	r0, [r1, #0]
 800966a:	0011      	movs	r1, r2
 800966c:	68ba      	ldr	r2, [r7, #8]
 800966e:	1852      	adds	r2, r2, r1
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009674:	193b      	adds	r3, r7, r4
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	193a      	adds	r2, r7, r4
 800967a:	1c59      	adds	r1, r3, #1
 800967c:	7011      	strb	r1, [r2, #0]
 800967e:	001a      	movs	r2, r3
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	189b      	adds	r3, r3, r2
 8009684:	2200      	movs	r2, #0
 8009686:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e3      	bne.n	8009658 <USBD_GetString+0x5c>
    }
  }
}
 8009690:	46c0      	nop			@ (mov r8, r8)
 8009692:	46bd      	mov	sp, r7
 8009694:	b007      	add	sp, #28
 8009696:	bd90      	pop	{r4, r7, pc}

08009698 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80096a0:	230f      	movs	r3, #15
 80096a2:	18fb      	adds	r3, r7, r3
 80096a4:	2200      	movs	r2, #0
 80096a6:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 80096a8:	e008      	b.n	80096bc <USBD_GetLen+0x24>
  {
    len++;
 80096aa:	210f      	movs	r1, #15
 80096ac:	187b      	adds	r3, r7, r1
 80096ae:	781a      	ldrb	r2, [r3, #0]
 80096b0:	187b      	adds	r3, r7, r1
 80096b2:	3201      	adds	r2, #1
 80096b4:	701a      	strb	r2, [r3, #0]
    buf++;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	3301      	adds	r3, #1
 80096ba:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1f2      	bne.n	80096aa <USBD_GetLen+0x12>
  }

  return len;
 80096c4:	230f      	movs	r3, #15
 80096c6:	18fb      	adds	r3, r7, r3
 80096c8:	781b      	ldrb	r3, [r3, #0]
}
 80096ca:	0018      	movs	r0, r3
 80096cc:	46bd      	mov	sp, r7
 80096ce:	b004      	add	sp, #16
 80096d0:	bd80      	pop	{r7, pc}

080096d2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80096d2:	b580      	push	{r7, lr}
 80096d4:	b084      	sub	sp, #16
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	60f8      	str	r0, [r7, #12]
 80096da:	60b9      	str	r1, [r7, #8]
 80096dc:	1dbb      	adds	r3, r7, #6
 80096de:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80096e0:	68fa      	ldr	r2, [r7, #12]
 80096e2:	23a5      	movs	r3, #165	@ 0xa5
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	2102      	movs	r1, #2
 80096e8:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 80096ea:	1dbb      	adds	r3, r7, #6
 80096ec:	881a      	ldrh	r2, [r3, #0]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80096f2:	1dbb      	adds	r3, r7, #6
 80096f4:	881a      	ldrh	r2, [r3, #0]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80096fa:	1dbb      	adds	r3, r7, #6
 80096fc:	881b      	ldrh	r3, [r3, #0]
 80096fe:	68ba      	ldr	r2, [r7, #8]
 8009700:	68f8      	ldr	r0, [r7, #12]
 8009702:	2100      	movs	r1, #0
 8009704:	f000 fc6e 	bl	8009fe4 <USBD_LL_Transmit>

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	0018      	movs	r0, r3
 800970c:	46bd      	mov	sp, r7
 800970e:	b004      	add	sp, #16
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b084      	sub	sp, #16
 8009716:	af00      	add	r7, sp, #0
 8009718:	60f8      	str	r0, [r7, #12]
 800971a:	60b9      	str	r1, [r7, #8]
 800971c:	1dbb      	adds	r3, r7, #6
 800971e:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009720:	1dbb      	adds	r3, r7, #6
 8009722:	881b      	ldrh	r3, [r3, #0]
 8009724:	68ba      	ldr	r2, [r7, #8]
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	2100      	movs	r1, #0
 800972a:	f000 fc5b 	bl	8009fe4 <USBD_LL_Transmit>

  return USBD_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	0018      	movs	r0, r3
 8009732:	46bd      	mov	sp, r7
 8009734:	b004      	add	sp, #16
 8009736:	bd80      	pop	{r7, pc}

08009738 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	1dbb      	adds	r3, r7, #6
 8009744:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	23a5      	movs	r3, #165	@ 0xa5
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	2103      	movs	r1, #3
 800974e:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 8009750:	1dbb      	adds	r3, r7, #6
 8009752:	8819      	ldrh	r1, [r3, #0]
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	23ae      	movs	r3, #174	@ 0xae
 8009758:	005b      	lsls	r3, r3, #1
 800975a:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800975c:	1dbb      	adds	r3, r7, #6
 800975e:	8819      	ldrh	r1, [r3, #0]
 8009760:	68fa      	ldr	r2, [r7, #12]
 8009762:	23b0      	movs	r3, #176	@ 0xb0
 8009764:	005b      	lsls	r3, r3, #1
 8009766:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009768:	1dbb      	adds	r3, r7, #6
 800976a:	881b      	ldrh	r3, [r3, #0]
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	68f8      	ldr	r0, [r7, #12]
 8009770:	2100      	movs	r1, #0
 8009772:	f000 fc6e 	bl	800a052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	0018      	movs	r0, r3
 800977a:	46bd      	mov	sp, r7
 800977c:	b004      	add	sp, #16
 800977e:	bd80      	pop	{r7, pc}

08009780 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b084      	sub	sp, #16
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	1dbb      	adds	r3, r7, #6
 800978c:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800978e:	1dbb      	adds	r3, r7, #6
 8009790:	881b      	ldrh	r3, [r3, #0]
 8009792:	68ba      	ldr	r2, [r7, #8]
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	2100      	movs	r1, #0
 8009798:	f000 fc5b 	bl	800a052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800979c:	2300      	movs	r3, #0
}
 800979e:	0018      	movs	r0, r3
 80097a0:	46bd      	mov	sp, r7
 80097a2:	b004      	add	sp, #16
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b082      	sub	sp, #8
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	23a5      	movs	r3, #165	@ 0xa5
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	2104      	movs	r1, #4
 80097b6:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	2300      	movs	r3, #0
 80097bc:	2200      	movs	r2, #0
 80097be:	2100      	movs	r1, #0
 80097c0:	f000 fc10 	bl	8009fe4 <USBD_LL_Transmit>

  return USBD_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	0018      	movs	r0, r3
 80097c8:	46bd      	mov	sp, r7
 80097ca:	b002      	add	sp, #8
 80097cc:	bd80      	pop	{r7, pc}

080097ce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b082      	sub	sp, #8
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	23a5      	movs	r3, #165	@ 0xa5
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	2105      	movs	r1, #5
 80097de:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	2300      	movs	r3, #0
 80097e4:	2200      	movs	r2, #0
 80097e6:	2100      	movs	r1, #0
 80097e8:	f000 fc33 	bl	800a052 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	0018      	movs	r0, r3
 80097f0:	46bd      	mov	sp, r7
 80097f2:	b002      	add	sp, #8
 80097f4:	bd80      	pop	{r7, pc}
	...

080097f8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80097fc:	4914      	ldr	r1, [pc, #80]	@ (8009850 <MX_USB_DEVICE_Init+0x58>)
 80097fe:	4b15      	ldr	r3, [pc, #84]	@ (8009854 <MX_USB_DEVICE_Init+0x5c>)
 8009800:	2200      	movs	r2, #0
 8009802:	0018      	movs	r0, r3
 8009804:	f7fe fdeb 	bl	80083de <USBD_Init>
 8009808:	1e03      	subs	r3, r0, #0
 800980a:	d001      	beq.n	8009810 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800980c:	f7f7 fb0c 	bl	8000e28 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8009810:	4a11      	ldr	r2, [pc, #68]	@ (8009858 <MX_USB_DEVICE_Init+0x60>)
 8009812:	4b10      	ldr	r3, [pc, #64]	@ (8009854 <MX_USB_DEVICE_Init+0x5c>)
 8009814:	0011      	movs	r1, r2
 8009816:	0018      	movs	r0, r3
 8009818:	f7fe fe12 	bl	8008440 <USBD_RegisterClass>
 800981c:	1e03      	subs	r3, r0, #0
 800981e:	d001      	beq.n	8009824 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 8009820:	f7f7 fb02 	bl	8000e28 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8009824:	4a0d      	ldr	r2, [pc, #52]	@ (800985c <MX_USB_DEVICE_Init+0x64>)
 8009826:	4b0b      	ldr	r3, [pc, #44]	@ (8009854 <MX_USB_DEVICE_Init+0x5c>)
 8009828:	0011      	movs	r1, r2
 800982a:	0018      	movs	r0, r3
 800982c:	f7fe fdbc 	bl	80083a8 <USBD_CUSTOM_HID_RegisterInterface>
 8009830:	1e03      	subs	r3, r0, #0
 8009832:	d001      	beq.n	8009838 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 8009834:	f7f7 faf8 	bl	8000e28 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009838:	4b06      	ldr	r3, [pc, #24]	@ (8009854 <MX_USB_DEVICE_Init+0x5c>)
 800983a:	0018      	movs	r0, r3
 800983c:	f7fe fe20 	bl	8008480 <USBD_Start>
 8009840:	1e03      	subs	r3, r0, #0
 8009842:	d001      	beq.n	8009848 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 8009844:	f7f7 faf0 	bl	8000e28 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009848:	46c0      	nop			@ (mov r8, r8)
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	46c0      	nop			@ (mov r8, r8)
 8009850:	2000015c 	.word	0x2000015c
 8009854:	200004dc 	.word	0x200004dc
 8009858:	20000038 	.word	0x20000038
 800985c:	2000014c 	.word	0x2000014c

08009860 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009864:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009866:	0018      	movs	r0, r3
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8009870:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009872:	0018      	movs	r0, r3
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	0002      	movs	r2, r0
 8009880:	1dfb      	adds	r3, r7, #7
 8009882:	701a      	strb	r2, [r3, #0]
 8009884:	1dbb      	adds	r3, r7, #6
 8009886:	1c0a      	adds	r2, r1, #0
 8009888:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800988a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800988c:	0018      	movs	r0, r3
 800988e:	46bd      	mov	sp, r7
 8009890:	b002      	add	sp, #8
 8009892:	bd80      	pop	{r7, pc}

08009894 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	0002      	movs	r2, r0
 800989c:	6039      	str	r1, [r7, #0]
 800989e:	1dfb      	adds	r3, r7, #7
 80098a0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	2212      	movs	r2, #18
 80098a6:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80098a8:	4b02      	ldr	r3, [pc, #8]	@ (80098b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80098aa:	0018      	movs	r0, r3
 80098ac:	46bd      	mov	sp, r7
 80098ae:	b002      	add	sp, #8
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	46c0      	nop			@ (mov r8, r8)
 80098b4:	20000178 	.word	0x20000178

080098b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
 80098be:	0002      	movs	r2, r0
 80098c0:	6039      	str	r1, [r7, #0]
 80098c2:	1dfb      	adds	r3, r7, #7
 80098c4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	2204      	movs	r2, #4
 80098ca:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80098cc:	4b02      	ldr	r3, [pc, #8]	@ (80098d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80098ce:	0018      	movs	r0, r3
 80098d0:	46bd      	mov	sp, r7
 80098d2:	b002      	add	sp, #8
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	46c0      	nop			@ (mov r8, r8)
 80098d8:	2000018c 	.word	0x2000018c

080098dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	0002      	movs	r2, r0
 80098e4:	6039      	str	r1, [r7, #0]
 80098e6:	1dfb      	adds	r3, r7, #7
 80098e8:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 80098ea:	1dfb      	adds	r3, r7, #7
 80098ec:	781b      	ldrb	r3, [r3, #0]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d106      	bne.n	8009900 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80098f2:	683a      	ldr	r2, [r7, #0]
 80098f4:	4908      	ldr	r1, [pc, #32]	@ (8009918 <USBD_FS_ProductStrDescriptor+0x3c>)
 80098f6:	4b09      	ldr	r3, [pc, #36]	@ (800991c <USBD_FS_ProductStrDescriptor+0x40>)
 80098f8:	0018      	movs	r0, r3
 80098fa:	f7ff fe7f 	bl	80095fc <USBD_GetString>
 80098fe:	e005      	b.n	800990c <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	4905      	ldr	r1, [pc, #20]	@ (8009918 <USBD_FS_ProductStrDescriptor+0x3c>)
 8009904:	4b05      	ldr	r3, [pc, #20]	@ (800991c <USBD_FS_ProductStrDescriptor+0x40>)
 8009906:	0018      	movs	r0, r3
 8009908:	f7ff fe78 	bl	80095fc <USBD_GetString>
  }
  return USBD_StrDesc;
 800990c:	4b02      	ldr	r3, [pc, #8]	@ (8009918 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800990e:	0018      	movs	r0, r3
 8009910:	46bd      	mov	sp, r7
 8009912:	b002      	add	sp, #8
 8009914:	bd80      	pop	{r7, pc}
 8009916:	46c0      	nop			@ (mov r8, r8)
 8009918:	200007a0 	.word	0x200007a0
 800991c:	0800a1d4 	.word	0x0800a1d4

08009920 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b082      	sub	sp, #8
 8009924:	af00      	add	r7, sp, #0
 8009926:	0002      	movs	r2, r0
 8009928:	6039      	str	r1, [r7, #0]
 800992a:	1dfb      	adds	r3, r7, #7
 800992c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800992e:	683a      	ldr	r2, [r7, #0]
 8009930:	4904      	ldr	r1, [pc, #16]	@ (8009944 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009932:	4b05      	ldr	r3, [pc, #20]	@ (8009948 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 8009934:	0018      	movs	r0, r3
 8009936:	f7ff fe61 	bl	80095fc <USBD_GetString>
  return USBD_StrDesc;
 800993a:	4b02      	ldr	r3, [pc, #8]	@ (8009944 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800993c:	0018      	movs	r0, r3
 800993e:	46bd      	mov	sp, r7
 8009940:	b002      	add	sp, #8
 8009942:	bd80      	pop	{r7, pc}
 8009944:	200007a0 	.word	0x200007a0
 8009948:	0800a1e4 	.word	0x0800a1e4

0800994c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	0002      	movs	r2, r0
 8009954:	6039      	str	r1, [r7, #0]
 8009956:	1dfb      	adds	r3, r7, #7
 8009958:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	221a      	movs	r2, #26
 800995e:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009960:	f000 f84c 	bl	80099fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009964:	4b02      	ldr	r3, [pc, #8]	@ (8009970 <USBD_FS_SerialStrDescriptor+0x24>)
}
 8009966:	0018      	movs	r0, r3
 8009968:	46bd      	mov	sp, r7
 800996a:	b002      	add	sp, #8
 800996c:	bd80      	pop	{r7, pc}
 800996e:	46c0      	nop			@ (mov r8, r8)
 8009970:	20000190 	.word	0x20000190

08009974 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	0002      	movs	r2, r0
 800997c:	6039      	str	r1, [r7, #0]
 800997e:	1dfb      	adds	r3, r7, #7
 8009980:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8009982:	1dfb      	adds	r3, r7, #7
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d106      	bne.n	8009998 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800998a:	683a      	ldr	r2, [r7, #0]
 800998c:	4908      	ldr	r1, [pc, #32]	@ (80099b0 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800998e:	4b09      	ldr	r3, [pc, #36]	@ (80099b4 <USBD_FS_ConfigStrDescriptor+0x40>)
 8009990:	0018      	movs	r0, r3
 8009992:	f7ff fe33 	bl	80095fc <USBD_GetString>
 8009996:	e005      	b.n	80099a4 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009998:	683a      	ldr	r2, [r7, #0]
 800999a:	4905      	ldr	r1, [pc, #20]	@ (80099b0 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800999c:	4b05      	ldr	r3, [pc, #20]	@ (80099b4 <USBD_FS_ConfigStrDescriptor+0x40>)
 800999e:	0018      	movs	r0, r3
 80099a0:	f7ff fe2c 	bl	80095fc <USBD_GetString>
  }
  return USBD_StrDesc;
 80099a4:	4b02      	ldr	r3, [pc, #8]	@ (80099b0 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 80099a6:	0018      	movs	r0, r3
 80099a8:	46bd      	mov	sp, r7
 80099aa:	b002      	add	sp, #8
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	46c0      	nop			@ (mov r8, r8)
 80099b0:	200007a0 	.word	0x200007a0
 80099b4:	0800a1f8 	.word	0x0800a1f8

080099b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	0002      	movs	r2, r0
 80099c0:	6039      	str	r1, [r7, #0]
 80099c2:	1dfb      	adds	r3, r7, #7
 80099c4:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 80099c6:	1dfb      	adds	r3, r7, #7
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d106      	bne.n	80099dc <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099ce:	683a      	ldr	r2, [r7, #0]
 80099d0:	4908      	ldr	r1, [pc, #32]	@ (80099f4 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 80099d2:	4b09      	ldr	r3, [pc, #36]	@ (80099f8 <USBD_FS_InterfaceStrDescriptor+0x40>)
 80099d4:	0018      	movs	r0, r3
 80099d6:	f7ff fe11 	bl	80095fc <USBD_GetString>
 80099da:	e005      	b.n	80099e8 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	4905      	ldr	r1, [pc, #20]	@ (80099f4 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 80099e0:	4b05      	ldr	r3, [pc, #20]	@ (80099f8 <USBD_FS_InterfaceStrDescriptor+0x40>)
 80099e2:	0018      	movs	r0, r3
 80099e4:	f7ff fe0a 	bl	80095fc <USBD_GetString>
  }
  return USBD_StrDesc;
 80099e8:	4b02      	ldr	r3, [pc, #8]	@ (80099f4 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 80099ea:	0018      	movs	r0, r3
 80099ec:	46bd      	mov	sp, r7
 80099ee:	b002      	add	sp, #8
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	46c0      	nop			@ (mov r8, r8)
 80099f4:	200007a0 	.word	0x200007a0
 80099f8:	0800a20c 	.word	0x0800a20c

080099fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009a02:	4b10      	ldr	r3, [pc, #64]	@ (8009a44 <Get_SerialNum+0x48>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009a08:	4b0f      	ldr	r3, [pc, #60]	@ (8009a48 <Get_SerialNum+0x4c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8009a4c <Get_SerialNum+0x50>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a14:	68fa      	ldr	r2, [r7, #12]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	18d3      	adds	r3, r2, r3
 8009a1a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00b      	beq.n	8009a3a <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a22:	490b      	ldr	r1, [pc, #44]	@ (8009a50 <Get_SerialNum+0x54>)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	2208      	movs	r2, #8
 8009a28:	0018      	movs	r0, r3
 8009a2a:	f000 f815 	bl	8009a58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a2e:	4909      	ldr	r1, [pc, #36]	@ (8009a54 <Get_SerialNum+0x58>)
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	2204      	movs	r2, #4
 8009a34:	0018      	movs	r0, r3
 8009a36:	f000 f80f 	bl	8009a58 <IntToUnicode>
  }
}
 8009a3a:	46c0      	nop			@ (mov r8, r8)
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	b004      	add	sp, #16
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	46c0      	nop			@ (mov r8, r8)
 8009a44:	1ffff7ac 	.word	0x1ffff7ac
 8009a48:	1ffff7b0 	.word	0x1ffff7b0
 8009a4c:	1ffff7b4 	.word	0x1ffff7b4
 8009a50:	20000192 	.word	0x20000192
 8009a54:	200001a2 	.word	0x200001a2

08009a58 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b086      	sub	sp, #24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	1dfb      	adds	r3, r7, #7
 8009a64:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8009a66:	2117      	movs	r1, #23
 8009a68:	187b      	adds	r3, r7, r1
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8009a6e:	187b      	adds	r3, r7, r1
 8009a70:	2200      	movs	r2, #0
 8009a72:	701a      	strb	r2, [r3, #0]
 8009a74:	e02f      	b.n	8009ad6 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	0f1b      	lsrs	r3, r3, #28
 8009a7a:	2b09      	cmp	r3, #9
 8009a7c:	d80d      	bhi.n	8009a9a <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	0f1b      	lsrs	r3, r3, #28
 8009a82:	b2da      	uxtb	r2, r3
 8009a84:	2317      	movs	r3, #23
 8009a86:	18fb      	adds	r3, r7, r3
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	005b      	lsls	r3, r3, #1
 8009a8c:	0019      	movs	r1, r3
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	185b      	adds	r3, r3, r1
 8009a92:	3230      	adds	r2, #48	@ 0x30
 8009a94:	b2d2      	uxtb	r2, r2
 8009a96:	701a      	strb	r2, [r3, #0]
 8009a98:	e00c      	b.n	8009ab4 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	0f1b      	lsrs	r3, r3, #28
 8009a9e:	b2da      	uxtb	r2, r3
 8009aa0:	2317      	movs	r3, #23
 8009aa2:	18fb      	adds	r3, r7, r3
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	005b      	lsls	r3, r3, #1
 8009aa8:	0019      	movs	r1, r3
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	185b      	adds	r3, r3, r1
 8009aae:	3237      	adds	r2, #55	@ 0x37
 8009ab0:	b2d2      	uxtb	r2, r2
 8009ab2:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	011b      	lsls	r3, r3, #4
 8009ab8:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009aba:	2117      	movs	r1, #23
 8009abc:	187b      	adds	r3, r7, r1
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	005b      	lsls	r3, r3, #1
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	68ba      	ldr	r2, [r7, #8]
 8009ac6:	18d3      	adds	r3, r2, r3
 8009ac8:	2200      	movs	r2, #0
 8009aca:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009acc:	187b      	adds	r3, r7, r1
 8009ace:	781a      	ldrb	r2, [r3, #0]
 8009ad0:	187b      	adds	r3, r7, r1
 8009ad2:	3201      	adds	r2, #1
 8009ad4:	701a      	strb	r2, [r3, #0]
 8009ad6:	2317      	movs	r3, #23
 8009ad8:	18fa      	adds	r2, r7, r3
 8009ada:	1dfb      	adds	r3, r7, #7
 8009adc:	7812      	ldrb	r2, [r2, #0]
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d3c8      	bcc.n	8009a76 <IntToUnicode+0x1e>
  }
}
 8009ae4:	46c0      	nop			@ (mov r8, r8)
 8009ae6:	46c0      	nop			@ (mov r8, r8)
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	b006      	add	sp, #24
 8009aec:	bd80      	pop	{r7, pc}
	...

08009af0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a0e      	ldr	r2, [pc, #56]	@ (8009b38 <HAL_PCD_MspInit+0x48>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d115      	bne.n	8009b2e <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009b02:	4b0e      	ldr	r3, [pc, #56]	@ (8009b3c <HAL_PCD_MspInit+0x4c>)
 8009b04:	69da      	ldr	r2, [r3, #28]
 8009b06:	4b0d      	ldr	r3, [pc, #52]	@ (8009b3c <HAL_PCD_MspInit+0x4c>)
 8009b08:	2180      	movs	r1, #128	@ 0x80
 8009b0a:	0409      	lsls	r1, r1, #16
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	61da      	str	r2, [r3, #28]
 8009b10:	4b0a      	ldr	r3, [pc, #40]	@ (8009b3c <HAL_PCD_MspInit+0x4c>)
 8009b12:	69da      	ldr	r2, [r3, #28]
 8009b14:	2380      	movs	r3, #128	@ 0x80
 8009b16:	041b      	lsls	r3, r3, #16
 8009b18:	4013      	ands	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
 8009b1c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8009b1e:	2200      	movs	r2, #0
 8009b20:	2100      	movs	r1, #0
 8009b22:	201f      	movs	r0, #31
 8009b24:	f7f7 feec 	bl	8001900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8009b28:	201f      	movs	r0, #31
 8009b2a:	f7f7 fefe 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009b2e:	46c0      	nop			@ (mov r8, r8)
 8009b30:	46bd      	mov	sp, r7
 8009b32:	b004      	add	sp, #16
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	46c0      	nop			@ (mov r8, r8)
 8009b38:	40005c00 	.word	0x40005c00
 8009b3c:	40021000 	.word	0x40021000

08009b40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	23b6      	movs	r3, #182	@ 0xb6
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	58d2      	ldr	r2, [r2, r3]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	21a6      	movs	r1, #166	@ 0xa6
 8009b54:	0089      	lsls	r1, r1, #2
 8009b56:	468c      	mov	ip, r1
 8009b58:	4463      	add	r3, ip
 8009b5a:	0019      	movs	r1, r3
 8009b5c:	0010      	movs	r0, r2
 8009b5e:	f7fe fce3 	bl	8008528 <USBD_LL_SetupStage>
}
 8009b62:	46c0      	nop			@ (mov r8, r8)
 8009b64:	46bd      	mov	sp, r7
 8009b66:	b002      	add	sp, #8
 8009b68:	bd80      	pop	{r7, pc}

08009b6a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b6a:	b590      	push	{r4, r7, lr}
 8009b6c:	b083      	sub	sp, #12
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
 8009b72:	000a      	movs	r2, r1
 8009b74:	1cfb      	adds	r3, r7, #3
 8009b76:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	23b6      	movs	r3, #182	@ 0xb6
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	58d4      	ldr	r4, [r2, r3]
 8009b80:	1cfb      	adds	r3, r7, #3
 8009b82:	781a      	ldrb	r2, [r3, #0]
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	23b2      	movs	r3, #178	@ 0xb2
 8009b88:	0059      	lsls	r1, r3, #1
 8009b8a:	0013      	movs	r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	189b      	adds	r3, r3, r2
 8009b90:	00db      	lsls	r3, r3, #3
 8009b92:	18c3      	adds	r3, r0, r3
 8009b94:	185b      	adds	r3, r3, r1
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	1cfb      	adds	r3, r7, #3
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	0019      	movs	r1, r3
 8009b9e:	0020      	movs	r0, r4
 8009ba0:	f7fe fd20 	bl	80085e4 <USBD_LL_DataOutStage>
}
 8009ba4:	46c0      	nop			@ (mov r8, r8)
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	b003      	add	sp, #12
 8009baa:	bd90      	pop	{r4, r7, pc}

08009bac <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b082      	sub	sp, #8
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	000a      	movs	r2, r1
 8009bb6:	1cfb      	adds	r3, r7, #3
 8009bb8:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	23b6      	movs	r3, #182	@ 0xb6
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	58d0      	ldr	r0, [r2, r3]
 8009bc2:	1cfb      	adds	r3, r7, #3
 8009bc4:	781a      	ldrb	r2, [r3, #0]
 8009bc6:	6879      	ldr	r1, [r7, #4]
 8009bc8:	0013      	movs	r3, r2
 8009bca:	009b      	lsls	r3, r3, #2
 8009bcc:	189b      	adds	r3, r3, r2
 8009bce:	00db      	lsls	r3, r3, #3
 8009bd0:	18cb      	adds	r3, r1, r3
 8009bd2:	3324      	adds	r3, #36	@ 0x24
 8009bd4:	681a      	ldr	r2, [r3, #0]
 8009bd6:	1cfb      	adds	r3, r7, #3
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	0019      	movs	r1, r3
 8009bdc:	f7fe fd84 	bl	80086e8 <USBD_LL_DataInStage>
}
 8009be0:	46c0      	nop			@ (mov r8, r8)
 8009be2:	46bd      	mov	sp, r7
 8009be4:	b002      	add	sp, #8
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b082      	sub	sp, #8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009bf0:	687a      	ldr	r2, [r7, #4]
 8009bf2:	23b6      	movs	r3, #182	@ 0xb6
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	58d3      	ldr	r3, [r2, r3]
 8009bf8:	0018      	movs	r0, r3
 8009bfa:	f7fe febb 	bl	8008974 <USBD_LL_SOF>
}
 8009bfe:	46c0      	nop			@ (mov r8, r8)
 8009c00:	46bd      	mov	sp, r7
 8009c02:	b002      	add	sp, #8
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c0e:	230f      	movs	r3, #15
 8009c10:	18fb      	adds	r3, r7, r3
 8009c12:	2201      	movs	r2, #1
 8009c14:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	795b      	ldrb	r3, [r3, #5]
 8009c1a:	2b02      	cmp	r3, #2
 8009c1c:	d001      	beq.n	8009c22 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8009c1e:	f7f7 f903 	bl	8000e28 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	23b6      	movs	r3, #182	@ 0xb6
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	58d2      	ldr	r2, [r2, r3]
 8009c2a:	230f      	movs	r3, #15
 8009c2c:	18fb      	adds	r3, r7, r3
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	0019      	movs	r1, r3
 8009c32:	0010      	movs	r0, r2
 8009c34:	f7fe fe5d 	bl	80088f2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	23b6      	movs	r3, #182	@ 0xb6
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	58d3      	ldr	r3, [r2, r3]
 8009c40:	0018      	movs	r0, r3
 8009c42:	f7fe fe0e 	bl	8008862 <USBD_LL_Reset>
}
 8009c46:	46c0      	nop			@ (mov r8, r8)
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	b004      	add	sp, #16
 8009c4c:	bd80      	pop	{r7, pc}
	...

08009c50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c58:	687a      	ldr	r2, [r7, #4]
 8009c5a:	23b6      	movs	r3, #182	@ 0xb6
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	58d3      	ldr	r3, [r2, r3]
 8009c60:	0018      	movs	r0, r3
 8009c62:	f7fe fe57 	bl	8008914 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	7a5b      	ldrb	r3, [r3, #9]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d005      	beq.n	8009c7a <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c6e:	4b05      	ldr	r3, [pc, #20]	@ (8009c84 <HAL_PCD_SuspendCallback+0x34>)
 8009c70:	691a      	ldr	r2, [r3, #16]
 8009c72:	4b04      	ldr	r3, [pc, #16]	@ (8009c84 <HAL_PCD_SuspendCallback+0x34>)
 8009c74:	2106      	movs	r1, #6
 8009c76:	430a      	orrs	r2, r1
 8009c78:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8009c7a:	46c0      	nop			@ (mov r8, r8)
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	b002      	add	sp, #8
 8009c80:	bd80      	pop	{r7, pc}
 8009c82:	46c0      	nop			@ (mov r8, r8)
 8009c84:	e000ed00 	.word	0xe000ed00

08009c88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	7a5b      	ldrb	r3, [r3, #9]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d007      	beq.n	8009ca8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c98:	4b09      	ldr	r3, [pc, #36]	@ (8009cc0 <HAL_PCD_ResumeCallback+0x38>)
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	4b08      	ldr	r3, [pc, #32]	@ (8009cc0 <HAL_PCD_ResumeCallback+0x38>)
 8009c9e:	2106      	movs	r1, #6
 8009ca0:	438a      	bics	r2, r1
 8009ca2:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8009ca4:	f000 fa20 	bl	800a0e8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009ca8:	687a      	ldr	r2, [r7, #4]
 8009caa:	23b6      	movs	r3, #182	@ 0xb6
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	58d3      	ldr	r3, [r2, r3]
 8009cb0:	0018      	movs	r0, r3
 8009cb2:	f7fe fe47 	bl	8008944 <USBD_LL_Resume>
}
 8009cb6:	46c0      	nop			@ (mov r8, r8)
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	b002      	add	sp, #8
 8009cbc:	bd80      	pop	{r7, pc}
 8009cbe:	46c0      	nop			@ (mov r8, r8)
 8009cc0:	e000ed00 	.word	0xe000ed00

08009cc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009ccc:	4a27      	ldr	r2, [pc, #156]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009cce:	23b6      	movs	r3, #182	@ 0xb6
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	6879      	ldr	r1, [r7, #4]
 8009cd4:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	23b0      	movs	r3, #176	@ 0xb0
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4923      	ldr	r1, [pc, #140]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009cde:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 8009ce0:	4b22      	ldr	r3, [pc, #136]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009ce2:	4a23      	ldr	r2, [pc, #140]	@ (8009d70 <USBD_LL_Init+0xac>)
 8009ce4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009ce6:	4b21      	ldr	r3, [pc, #132]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009ce8:	2208      	movs	r2, #8
 8009cea:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009cec:	4b1f      	ldr	r3, [pc, #124]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009cee:	2202      	movs	r2, #2
 8009cf0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009cf4:	2202      	movs	r2, #2
 8009cf6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009d04:	4b19      	ldr	r3, [pc, #100]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009d06:	2200      	movs	r2, #0
 8009d08:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009d0a:	4b18      	ldr	r3, [pc, #96]	@ (8009d6c <USBD_LL_Init+0xa8>)
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f7f8 f9b9 	bl	8002084 <HAL_PCD_Init>
 8009d12:	1e03      	subs	r3, r0, #0
 8009d14:	d001      	beq.n	8009d1a <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 8009d16:	f7f7 f887 	bl	8000e28 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	23b0      	movs	r3, #176	@ 0xb0
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	58d0      	ldr	r0, [r2, r3]
 8009d22:	2318      	movs	r3, #24
 8009d24:	2200      	movs	r2, #0
 8009d26:	2100      	movs	r1, #0
 8009d28:	f7f9 ff52 	bl	8003bd0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009d2c:	687a      	ldr	r2, [r7, #4]
 8009d2e:	23b0      	movs	r3, #176	@ 0xb0
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	58d0      	ldr	r0, [r2, r3]
 8009d34:	2358      	movs	r3, #88	@ 0x58
 8009d36:	2200      	movs	r2, #0
 8009d38:	2180      	movs	r1, #128	@ 0x80
 8009d3a:	f7f9 ff49 	bl	8003bd0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8009d3e:	687a      	ldr	r2, [r7, #4]
 8009d40:	23b0      	movs	r3, #176	@ 0xb0
 8009d42:	009b      	lsls	r3, r3, #2
 8009d44:	58d0      	ldr	r0, [r2, r3]
 8009d46:	2398      	movs	r3, #152	@ 0x98
 8009d48:	2200      	movs	r2, #0
 8009d4a:	2181      	movs	r1, #129	@ 0x81
 8009d4c:	f7f9 ff40 	bl	8003bd0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	23b0      	movs	r3, #176	@ 0xb0
 8009d54:	009b      	lsls	r3, r3, #2
 8009d56:	58d0      	ldr	r0, [r2, r3]
 8009d58:	23d8      	movs	r3, #216	@ 0xd8
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	2101      	movs	r1, #1
 8009d5e:	f7f9 ff37 	bl	8003bd0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8009d62:	2300      	movs	r3, #0
}
 8009d64:	0018      	movs	r0, r3
 8009d66:	46bd      	mov	sp, r7
 8009d68:	b002      	add	sp, #8
 8009d6a:	bd80      	pop	{r7, pc}
 8009d6c:	200009a0 	.word	0x200009a0
 8009d70:	40005c00 	.word	0x40005c00

08009d74 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d7c:	210f      	movs	r1, #15
 8009d7e:	187b      	adds	r3, r7, r1
 8009d80:	2200      	movs	r2, #0
 8009d82:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d84:	260e      	movs	r6, #14
 8009d86:	19bb      	adds	r3, r7, r6
 8009d88:	2200      	movs	r2, #0
 8009d8a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	23b0      	movs	r3, #176	@ 0xb0
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	58d3      	ldr	r3, [r2, r3]
 8009d94:	000d      	movs	r5, r1
 8009d96:	187c      	adds	r4, r7, r1
 8009d98:	0018      	movs	r0, r3
 8009d9a:	f7f8 fa67 	bl	800226c <HAL_PCD_Start>
 8009d9e:	0003      	movs	r3, r0
 8009da0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009da2:	19bc      	adds	r4, r7, r6
 8009da4:	197b      	adds	r3, r7, r5
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	0018      	movs	r0, r3
 8009daa:	f000 f9a4 	bl	800a0f6 <USBD_Get_USB_Status>
 8009dae:	0003      	movs	r3, r0
 8009db0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009db2:	19bb      	adds	r3, r7, r6
 8009db4:	781b      	ldrb	r3, [r3, #0]
}
 8009db6:	0018      	movs	r0, r3
 8009db8:	46bd      	mov	sp, r7
 8009dba:	b005      	add	sp, #20
 8009dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009dbe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009dbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
 8009dc6:	000c      	movs	r4, r1
 8009dc8:	0010      	movs	r0, r2
 8009dca:	0019      	movs	r1, r3
 8009dcc:	1cfb      	adds	r3, r7, #3
 8009dce:	1c22      	adds	r2, r4, #0
 8009dd0:	701a      	strb	r2, [r3, #0]
 8009dd2:	1cbb      	adds	r3, r7, #2
 8009dd4:	1c02      	adds	r2, r0, #0
 8009dd6:	701a      	strb	r2, [r3, #0]
 8009dd8:	003b      	movs	r3, r7
 8009dda:	1c0a      	adds	r2, r1, #0
 8009ddc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dde:	260f      	movs	r6, #15
 8009de0:	19bb      	adds	r3, r7, r6
 8009de2:	2200      	movs	r2, #0
 8009de4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009de6:	250e      	movs	r5, #14
 8009de8:	197b      	adds	r3, r7, r5
 8009dea:	2200      	movs	r2, #0
 8009dec:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	23b0      	movs	r3, #176	@ 0xb0
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	58d0      	ldr	r0, [r2, r3]
 8009df6:	19bc      	adds	r4, r7, r6
 8009df8:	1cbb      	adds	r3, r7, #2
 8009dfa:	781d      	ldrb	r5, [r3, #0]
 8009dfc:	003b      	movs	r3, r7
 8009dfe:	881a      	ldrh	r2, [r3, #0]
 8009e00:	1cfb      	adds	r3, r7, #3
 8009e02:	7819      	ldrb	r1, [r3, #0]
 8009e04:	002b      	movs	r3, r5
 8009e06:	f7f8 fbc5 	bl	8002594 <HAL_PCD_EP_Open>
 8009e0a:	0003      	movs	r3, r0
 8009e0c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e0e:	250e      	movs	r5, #14
 8009e10:	197c      	adds	r4, r7, r5
 8009e12:	19bb      	adds	r3, r7, r6
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	0018      	movs	r0, r3
 8009e18:	f000 f96d 	bl	800a0f6 <USBD_Get_USB_Status>
 8009e1c:	0003      	movs	r3, r0
 8009e1e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009e20:	197b      	adds	r3, r7, r5
 8009e22:	781b      	ldrb	r3, [r3, #0]
}
 8009e24:	0018      	movs	r0, r3
 8009e26:	46bd      	mov	sp, r7
 8009e28:	b005      	add	sp, #20
 8009e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e2c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	000a      	movs	r2, r1
 8009e36:	1cfb      	adds	r3, r7, #3
 8009e38:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e3a:	210f      	movs	r1, #15
 8009e3c:	187b      	adds	r3, r7, r1
 8009e3e:	2200      	movs	r2, #0
 8009e40:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e42:	260e      	movs	r6, #14
 8009e44:	19bb      	adds	r3, r7, r6
 8009e46:	2200      	movs	r2, #0
 8009e48:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	23b0      	movs	r3, #176	@ 0xb0
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	58d2      	ldr	r2, [r2, r3]
 8009e52:	000d      	movs	r5, r1
 8009e54:	187c      	adds	r4, r7, r1
 8009e56:	1cfb      	adds	r3, r7, #3
 8009e58:	781b      	ldrb	r3, [r3, #0]
 8009e5a:	0019      	movs	r1, r3
 8009e5c:	0010      	movs	r0, r2
 8009e5e:	f7f8 fc08 	bl	8002672 <HAL_PCD_EP_Close>
 8009e62:	0003      	movs	r3, r0
 8009e64:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e66:	19bc      	adds	r4, r7, r6
 8009e68:	197b      	adds	r3, r7, r5
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	0018      	movs	r0, r3
 8009e6e:	f000 f942 	bl	800a0f6 <USBD_Get_USB_Status>
 8009e72:	0003      	movs	r3, r0
 8009e74:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009e76:	19bb      	adds	r3, r7, r6
 8009e78:	781b      	ldrb	r3, [r3, #0]
}
 8009e7a:	0018      	movs	r0, r3
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	b005      	add	sp, #20
 8009e80:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e82 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e84:	b085      	sub	sp, #20
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	6078      	str	r0, [r7, #4]
 8009e8a:	000a      	movs	r2, r1
 8009e8c:	1cfb      	adds	r3, r7, #3
 8009e8e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e90:	210f      	movs	r1, #15
 8009e92:	187b      	adds	r3, r7, r1
 8009e94:	2200      	movs	r2, #0
 8009e96:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e98:	260e      	movs	r6, #14
 8009e9a:	19bb      	adds	r3, r7, r6
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009ea0:	687a      	ldr	r2, [r7, #4]
 8009ea2:	23b0      	movs	r3, #176	@ 0xb0
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	58d2      	ldr	r2, [r2, r3]
 8009ea8:	000d      	movs	r5, r1
 8009eaa:	187c      	adds	r4, r7, r1
 8009eac:	1cfb      	adds	r3, r7, #3
 8009eae:	781b      	ldrb	r3, [r3, #0]
 8009eb0:	0019      	movs	r1, r3
 8009eb2:	0010      	movs	r0, r2
 8009eb4:	f7f8 fca1 	bl	80027fa <HAL_PCD_EP_SetStall>
 8009eb8:	0003      	movs	r3, r0
 8009eba:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ebc:	19bc      	adds	r4, r7, r6
 8009ebe:	197b      	adds	r3, r7, r5
 8009ec0:	781b      	ldrb	r3, [r3, #0]
 8009ec2:	0018      	movs	r0, r3
 8009ec4:	f000 f917 	bl	800a0f6 <USBD_Get_USB_Status>
 8009ec8:	0003      	movs	r3, r0
 8009eca:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009ecc:	19bb      	adds	r3, r7, r6
 8009ece:	781b      	ldrb	r3, [r3, #0]
}
 8009ed0:	0018      	movs	r0, r3
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	b005      	add	sp, #20
 8009ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009ed8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eda:	b085      	sub	sp, #20
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	000a      	movs	r2, r1
 8009ee2:	1cfb      	adds	r3, r7, #3
 8009ee4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ee6:	210f      	movs	r1, #15
 8009ee8:	187b      	adds	r3, r7, r1
 8009eea:	2200      	movs	r2, #0
 8009eec:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eee:	260e      	movs	r6, #14
 8009ef0:	19bb      	adds	r3, r7, r6
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	23b0      	movs	r3, #176	@ 0xb0
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	58d2      	ldr	r2, [r2, r3]
 8009efe:	000d      	movs	r5, r1
 8009f00:	187c      	adds	r4, r7, r1
 8009f02:	1cfb      	adds	r3, r7, #3
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	0019      	movs	r1, r3
 8009f08:	0010      	movs	r0, r2
 8009f0a:	f7f8 fcd2 	bl	80028b2 <HAL_PCD_EP_ClrStall>
 8009f0e:	0003      	movs	r3, r0
 8009f10:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f12:	19bc      	adds	r4, r7, r6
 8009f14:	197b      	adds	r3, r7, r5
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	0018      	movs	r0, r3
 8009f1a:	f000 f8ec 	bl	800a0f6 <USBD_Get_USB_Status>
 8009f1e:	0003      	movs	r3, r0
 8009f20:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009f22:	19bb      	adds	r3, r7, r6
 8009f24:	781b      	ldrb	r3, [r3, #0]
}
 8009f26:	0018      	movs	r0, r3
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	b005      	add	sp, #20
 8009f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009f2e <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f2e:	b580      	push	{r7, lr}
 8009f30:	b084      	sub	sp, #16
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	6078      	str	r0, [r7, #4]
 8009f36:	000a      	movs	r2, r1
 8009f38:	1cfb      	adds	r3, r7, #3
 8009f3a:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	23b0      	movs	r3, #176	@ 0xb0
 8009f40:	009b      	lsls	r3, r3, #2
 8009f42:	58d3      	ldr	r3, [r2, r3]
 8009f44:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009f46:	1cfb      	adds	r3, r7, #3
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	b25b      	sxtb	r3, r3
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	da0c      	bge.n	8009f6a <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009f50:	1cfb      	adds	r3, r7, #3
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	227f      	movs	r2, #127	@ 0x7f
 8009f56:	401a      	ands	r2, r3
 8009f58:	68f9      	ldr	r1, [r7, #12]
 8009f5a:	0013      	movs	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	189b      	adds	r3, r3, r2
 8009f60:	00db      	lsls	r3, r3, #3
 8009f62:	18cb      	adds	r3, r1, r3
 8009f64:	3312      	adds	r3, #18
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	e00d      	b.n	8009f86 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009f6a:	1cfb      	adds	r3, r7, #3
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	227f      	movs	r2, #127	@ 0x7f
 8009f70:	401a      	ands	r2, r3
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	23a9      	movs	r3, #169	@ 0xa9
 8009f76:	0059      	lsls	r1, r3, #1
 8009f78:	0013      	movs	r3, r2
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	189b      	adds	r3, r3, r2
 8009f7e:	00db      	lsls	r3, r3, #3
 8009f80:	18c3      	adds	r3, r0, r3
 8009f82:	185b      	adds	r3, r3, r1
 8009f84:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009f86:	0018      	movs	r0, r3
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	b004      	add	sp, #16
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009f8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f90:	b085      	sub	sp, #20
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
 8009f96:	000a      	movs	r2, r1
 8009f98:	1cfb      	adds	r3, r7, #3
 8009f9a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f9c:	210f      	movs	r1, #15
 8009f9e:	187b      	adds	r3, r7, r1
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fa4:	260e      	movs	r6, #14
 8009fa6:	19bb      	adds	r3, r7, r6
 8009fa8:	2200      	movs	r2, #0
 8009faa:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	23b0      	movs	r3, #176	@ 0xb0
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	58d2      	ldr	r2, [r2, r3]
 8009fb4:	000d      	movs	r5, r1
 8009fb6:	187c      	adds	r4, r7, r1
 8009fb8:	1cfb      	adds	r3, r7, #3
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	0019      	movs	r1, r3
 8009fbe:	0010      	movs	r0, r2
 8009fc0:	f7f8 fabe 	bl	8002540 <HAL_PCD_SetAddress>
 8009fc4:	0003      	movs	r3, r0
 8009fc6:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fc8:	19bc      	adds	r4, r7, r6
 8009fca:	197b      	adds	r3, r7, r5
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	0018      	movs	r0, r3
 8009fd0:	f000 f891 	bl	800a0f6 <USBD_Get_USB_Status>
 8009fd4:	0003      	movs	r3, r0
 8009fd6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009fd8:	19bb      	adds	r3, r7, r6
 8009fda:	781b      	ldrb	r3, [r3, #0]
}
 8009fdc:	0018      	movs	r0, r3
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	b005      	add	sp, #20
 8009fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009fe4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fe6:	b087      	sub	sp, #28
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	0008      	movs	r0, r1
 8009fee:	607a      	str	r2, [r7, #4]
 8009ff0:	0019      	movs	r1, r3
 8009ff2:	230b      	movs	r3, #11
 8009ff4:	18fb      	adds	r3, r7, r3
 8009ff6:	1c02      	adds	r2, r0, #0
 8009ff8:	701a      	strb	r2, [r3, #0]
 8009ffa:	2408      	movs	r4, #8
 8009ffc:	193b      	adds	r3, r7, r4
 8009ffe:	1c0a      	adds	r2, r1, #0
 800a000:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a002:	2117      	movs	r1, #23
 800a004:	187b      	adds	r3, r7, r1
 800a006:	2200      	movs	r2, #0
 800a008:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a00a:	2516      	movs	r5, #22
 800a00c:	197b      	adds	r3, r7, r5
 800a00e:	2200      	movs	r2, #0
 800a010:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	23b0      	movs	r3, #176	@ 0xb0
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	58d0      	ldr	r0, [r2, r3]
 800a01a:	193b      	adds	r3, r7, r4
 800a01c:	881d      	ldrh	r5, [r3, #0]
 800a01e:	000e      	movs	r6, r1
 800a020:	187c      	adds	r4, r7, r1
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	230b      	movs	r3, #11
 800a026:	18fb      	adds	r3, r7, r3
 800a028:	7819      	ldrb	r1, [r3, #0]
 800a02a:	002b      	movs	r3, r5
 800a02c:	f7f8 fba9 	bl	8002782 <HAL_PCD_EP_Transmit>
 800a030:	0003      	movs	r3, r0
 800a032:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a034:	2516      	movs	r5, #22
 800a036:	197c      	adds	r4, r7, r5
 800a038:	19bb      	adds	r3, r7, r6
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	0018      	movs	r0, r3
 800a03e:	f000 f85a 	bl	800a0f6 <USBD_Get_USB_Status>
 800a042:	0003      	movs	r3, r0
 800a044:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a046:	197b      	adds	r3, r7, r5
 800a048:	781b      	ldrb	r3, [r3, #0]
}
 800a04a:	0018      	movs	r0, r3
 800a04c:	46bd      	mov	sp, r7
 800a04e:	b007      	add	sp, #28
 800a050:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a052 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a052:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a054:	b087      	sub	sp, #28
 800a056:	af00      	add	r7, sp, #0
 800a058:	60f8      	str	r0, [r7, #12]
 800a05a:	0008      	movs	r0, r1
 800a05c:	607a      	str	r2, [r7, #4]
 800a05e:	0019      	movs	r1, r3
 800a060:	230b      	movs	r3, #11
 800a062:	18fb      	adds	r3, r7, r3
 800a064:	1c02      	adds	r2, r0, #0
 800a066:	701a      	strb	r2, [r3, #0]
 800a068:	2408      	movs	r4, #8
 800a06a:	193b      	adds	r3, r7, r4
 800a06c:	1c0a      	adds	r2, r1, #0
 800a06e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a070:	2117      	movs	r1, #23
 800a072:	187b      	adds	r3, r7, r1
 800a074:	2200      	movs	r2, #0
 800a076:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a078:	2516      	movs	r5, #22
 800a07a:	197b      	adds	r3, r7, r5
 800a07c:	2200      	movs	r2, #0
 800a07e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	23b0      	movs	r3, #176	@ 0xb0
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	58d0      	ldr	r0, [r2, r3]
 800a088:	193b      	adds	r3, r7, r4
 800a08a:	881d      	ldrh	r5, [r3, #0]
 800a08c:	000e      	movs	r6, r1
 800a08e:	187c      	adds	r4, r7, r1
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	230b      	movs	r3, #11
 800a094:	18fb      	adds	r3, r7, r3
 800a096:	7819      	ldrb	r1, [r3, #0]
 800a098:	002b      	movs	r3, r5
 800a09a:	f7f8 fb3b 	bl	8002714 <HAL_PCD_EP_Receive>
 800a09e:	0003      	movs	r3, r0
 800a0a0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0a2:	2516      	movs	r5, #22
 800a0a4:	197c      	adds	r4, r7, r5
 800a0a6:	19bb      	adds	r3, r7, r6
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	0018      	movs	r0, r3
 800a0ac:	f000 f823 	bl	800a0f6 <USBD_Get_USB_Status>
 800a0b0:	0003      	movs	r3, r0
 800a0b2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a0b4:	197b      	adds	r3, r7, r5
 800a0b6:	781b      	ldrb	r3, [r3, #0]
}
 800a0b8:	0018      	movs	r0, r3
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	b007      	add	sp, #28
 800a0be:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a0c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800a0c8:	4b02      	ldr	r3, [pc, #8]	@ (800a0d4 <USBD_static_malloc+0x14>)
}
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	b002      	add	sp, #8
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	46c0      	nop			@ (mov r8, r8)
 800a0d4:	20000c7c 	.word	0x20000c7c

0800a0d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]

}
 800a0e0:	46c0      	nop			@ (mov r8, r8)
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	b002      	add	sp, #8
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a0ec:	f7f6 fcc4 	bl	8000a78 <SystemClock_Config>
}
 800a0f0:	46c0      	nop			@ (mov r8, r8)
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}

0800a0f6 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b084      	sub	sp, #16
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	0002      	movs	r2, r0
 800a0fe:	1dfb      	adds	r3, r7, #7
 800a100:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a102:	230f      	movs	r3, #15
 800a104:	18fb      	adds	r3, r7, r3
 800a106:	2200      	movs	r2, #0
 800a108:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800a10a:	1dfb      	adds	r3, r7, #7
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d017      	beq.n	800a142 <USBD_Get_USB_Status+0x4c>
 800a112:	dc1b      	bgt.n	800a14c <USBD_Get_USB_Status+0x56>
 800a114:	2b02      	cmp	r3, #2
 800a116:	d00f      	beq.n	800a138 <USBD_Get_USB_Status+0x42>
 800a118:	dc18      	bgt.n	800a14c <USBD_Get_USB_Status+0x56>
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d002      	beq.n	800a124 <USBD_Get_USB_Status+0x2e>
 800a11e:	2b01      	cmp	r3, #1
 800a120:	d005      	beq.n	800a12e <USBD_Get_USB_Status+0x38>
 800a122:	e013      	b.n	800a14c <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a124:	230f      	movs	r3, #15
 800a126:	18fb      	adds	r3, r7, r3
 800a128:	2200      	movs	r2, #0
 800a12a:	701a      	strb	r2, [r3, #0]
    break;
 800a12c:	e013      	b.n	800a156 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a12e:	230f      	movs	r3, #15
 800a130:	18fb      	adds	r3, r7, r3
 800a132:	2202      	movs	r2, #2
 800a134:	701a      	strb	r2, [r3, #0]
    break;
 800a136:	e00e      	b.n	800a156 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a138:	230f      	movs	r3, #15
 800a13a:	18fb      	adds	r3, r7, r3
 800a13c:	2201      	movs	r2, #1
 800a13e:	701a      	strb	r2, [r3, #0]
    break;
 800a140:	e009      	b.n	800a156 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a142:	230f      	movs	r3, #15
 800a144:	18fb      	adds	r3, r7, r3
 800a146:	2202      	movs	r2, #2
 800a148:	701a      	strb	r2, [r3, #0]
    break;
 800a14a:	e004      	b.n	800a156 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800a14c:	230f      	movs	r3, #15
 800a14e:	18fb      	adds	r3, r7, r3
 800a150:	2202      	movs	r2, #2
 800a152:	701a      	strb	r2, [r3, #0]
    break;
 800a154:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800a156:	230f      	movs	r3, #15
 800a158:	18fb      	adds	r3, r7, r3
 800a15a:	781b      	ldrb	r3, [r3, #0]
}
 800a15c:	0018      	movs	r0, r3
 800a15e:	46bd      	mov	sp, r7
 800a160:	b004      	add	sp, #16
 800a162:	bd80      	pop	{r7, pc}

0800a164 <memset>:
 800a164:	0003      	movs	r3, r0
 800a166:	1882      	adds	r2, r0, r2
 800a168:	4293      	cmp	r3, r2
 800a16a:	d100      	bne.n	800a16e <memset+0xa>
 800a16c:	4770      	bx	lr
 800a16e:	7019      	strb	r1, [r3, #0]
 800a170:	3301      	adds	r3, #1
 800a172:	e7f9      	b.n	800a168 <memset+0x4>

0800a174 <__libc_init_array>:
 800a174:	b570      	push	{r4, r5, r6, lr}
 800a176:	2600      	movs	r6, #0
 800a178:	4c0c      	ldr	r4, [pc, #48]	@ (800a1ac <__libc_init_array+0x38>)
 800a17a:	4d0d      	ldr	r5, [pc, #52]	@ (800a1b0 <__libc_init_array+0x3c>)
 800a17c:	1b64      	subs	r4, r4, r5
 800a17e:	10a4      	asrs	r4, r4, #2
 800a180:	42a6      	cmp	r6, r4
 800a182:	d109      	bne.n	800a198 <__libc_init_array+0x24>
 800a184:	2600      	movs	r6, #0
 800a186:	f000 f819 	bl	800a1bc <_init>
 800a18a:	4c0a      	ldr	r4, [pc, #40]	@ (800a1b4 <__libc_init_array+0x40>)
 800a18c:	4d0a      	ldr	r5, [pc, #40]	@ (800a1b8 <__libc_init_array+0x44>)
 800a18e:	1b64      	subs	r4, r4, r5
 800a190:	10a4      	asrs	r4, r4, #2
 800a192:	42a6      	cmp	r6, r4
 800a194:	d105      	bne.n	800a1a2 <__libc_init_array+0x2e>
 800a196:	bd70      	pop	{r4, r5, r6, pc}
 800a198:	00b3      	lsls	r3, r6, #2
 800a19a:	58eb      	ldr	r3, [r5, r3]
 800a19c:	4798      	blx	r3
 800a19e:	3601      	adds	r6, #1
 800a1a0:	e7ee      	b.n	800a180 <__libc_init_array+0xc>
 800a1a2:	00b3      	lsls	r3, r6, #2
 800a1a4:	58eb      	ldr	r3, [r5, r3]
 800a1a6:	4798      	blx	r3
 800a1a8:	3601      	adds	r6, #1
 800a1aa:	e7f2      	b.n	800a192 <__libc_init_array+0x1e>
 800a1ac:	0800a338 	.word	0x0800a338
 800a1b0:	0800a338 	.word	0x0800a338
 800a1b4:	0800a33c 	.word	0x0800a33c
 800a1b8:	0800a338 	.word	0x0800a338

0800a1bc <_init>:
 800a1bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1be:	46c0      	nop			@ (mov r8, r8)
 800a1c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1c2:	bc08      	pop	{r3}
 800a1c4:	469e      	mov	lr, r3
 800a1c6:	4770      	bx	lr

0800a1c8 <_fini>:
 800a1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ca:	46c0      	nop			@ (mov r8, r8)
 800a1cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ce:	bc08      	pop	{r3}
 800a1d0:	469e      	mov	lr, r3
 800a1d2:	4770      	bx	lr
