

<!DOCTYPE html>


<html >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Struct dma &#8212; hal-rp2040 1.1.0 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1dma';</script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct i2c0" href="structRP2040_1_1i2c0.html" />
    <link rel="prev" title="Struct clocks" href="structRP2040_1_1clocks.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="None"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    <p class="title logo__title">hal-rp2040 1.1.0 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" type="checkbox"/><label class="toctree-toggle" for="toctree-checkbox-1"><i class="fa-solid fa-chevron-down"></i></label><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c0.html">Struct i2c0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank0.html">Struct io_bank0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank0.html">Struct pads_bank0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio0.html">Struct pio0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi0.html">Struct spi0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart0.html">Struct uart0</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ac277eefaab69ab78e6ba1fe57377f559.html">Enum BUSCTRL_PERFSEL0_PERFSEL0</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ad0c8d47fbe04c26bdd8a1d8cc9de37c4.html">Enum BUSCTRL_PERFSEL1_PERFSEL1</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a9ff69388eb45ea7608a874433db59268.html">Enum BUSCTRL_PERFSEL2_PERFSEL2</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a09a48fd570e0068cf82bf87abd6aa8e5.html">Enum BUSCTRL_PERFSEL3_PERFSEL3</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html">Enum DMA_CH0_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html">Enum DMA_CH0_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html">Enum DMA_CH0_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html">Enum DMA_CH10_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html">Enum DMA_CH10_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html">Enum DMA_CH10_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html">Enum DMA_CH11_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html">Enum DMA_CH11_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html">Enum DMA_CH11_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html">Enum DMA_CH1_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html">Enum DMA_CH1_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html">Enum DMA_CH1_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html">Enum DMA_CH2_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html">Enum DMA_CH2_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html">Enum DMA_CH2_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html">Enum DMA_CH3_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html">Enum DMA_CH3_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html">Enum DMA_CH3_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html">Enum DMA_CH4_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html">Enum DMA_CH4_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html">Enum DMA_CH4_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html">Enum DMA_CH5_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html">Enum DMA_CH5_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html">Enum DMA_CH5_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html">Enum DMA_CH6_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html">Enum DMA_CH6_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html">Enum DMA_CH6_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html">Enum DMA_CH7_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html">Enum DMA_CH7_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html">Enum DMA_CH7_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html">Enum DMA_CH8_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html">Enum DMA_CH8_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html">Enum DMA_CH8_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html">Enum DMA_CH9_CTRL_TRIG_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html">Enum DMA_CH9_CTRL_TRIG_RING_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html">Enum DMA_CH9_CTRL_TRIG_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C0__IC__CON__SPEED_8h_1a6c7a1393cd969e5ac462e886b2102f60.html">Enum I2C0_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a3d4278c93b49f13295ac35371a510d5c.html">Enum IO_BANK0_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ad2001e7940019429755ebcdbc1830f9c.html">Enum IO_BANK0_GPIO0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a3809b3e0017ebe4c626ae0c0769b5343.html">Enum IO_BANK0_GPIO0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a7a66be67e0cdcb7aee5a378ce08ab541.html">Enum IO_BANK0_GPIO0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1abc98ca8853de02909a0d09fb48d27d26.html">Enum IO_BANK0_GPIO0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6a4d818de589e74c4c92a823ee68712e.html">Enum IO_BANK0_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a83f6a45345a9ab6a358579508b429d91.html">Enum IO_BANK0_GPIO10_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1acd7ff9762cb8a1d915b503d48b8bb021.html">Enum IO_BANK0_GPIO10_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a5dafcfb54e46936988fc3e2df028d653.html">Enum IO_BANK0_GPIO10_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1aaf910f7468e3c30dbebf7f1097ed167a.html">Enum IO_BANK0_GPIO10_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1abe4366386deac65e998c77cd57f337af.html">Enum IO_BANK0_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a276b82e0d93fab09295914afa8b877e8.html">Enum IO_BANK0_GPIO11_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a2664e82ad5090f45a39af419f6129062.html">Enum IO_BANK0_GPIO11_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1afceb10400b7461565f6bc9ef313d1a3e.html">Enum IO_BANK0_GPIO11_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a2537bcdfbdbe83e2c82e624ca145eee4.html">Enum IO_BANK0_GPIO11_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f80eaf17f92dcd1ee469c55a63d044c.html">Enum IO_BANK0_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__INOVER_8h_1ae34ad1092e358616326bde3a51c7c0e3.html">Enum IO_BANK0_GPIO12_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1acd318002096edfc1c84cb953618f81ae.html">Enum IO_BANK0_GPIO12_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a4a6c2dc8a849dbd7dda20b007623478f.html">Enum IO_BANK0_GPIO12_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1ad2bb371be2adc2db9ee74e7d5976c988.html">Enum IO_BANK0_GPIO12_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a6a8791758b8ac00bb394f6edfe48c1ad.html">Enum IO_BANK0_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a4c9a4d81bb8c2bb2fd15e4561abc837e.html">Enum IO_BANK0_GPIO13_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a0a64e22a366ea85182d05b8a19d9293f.html">Enum IO_BANK0_GPIO13_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a711f277ae32cce8bde7c456d6f605717.html">Enum IO_BANK0_GPIO13_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a07946c02ee9d950a7ef2eed105c4fad1.html">Enum IO_BANK0_GPIO13_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1aba678c0eb58513f27d9dda0d331024a8.html">Enum IO_BANK0_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__INOVER_8h_1ac1fadd637ce703f312a3f2c2d0b330f7.html">Enum IO_BANK0_GPIO14_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1ad140339f697dad441d989f284f76bdd3.html">Enum IO_BANK0_GPIO14_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1adbd65881009a4c8032fbeb0488fecf1f.html">Enum IO_BANK0_GPIO14_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1ae05fbe7b056474f5f2b2cace1808bcf4.html">Enum IO_BANK0_GPIO14_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a360f1bcf37319c22c4178caefff6e398.html">Enum IO_BANK0_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__INOVER_8h_1ad7d92d9799388aa471c46dfce6bc6bc5.html">Enum IO_BANK0_GPIO15_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a31a52cf169596b2414de7d89160da360.html">Enum IO_BANK0_GPIO15_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a9a9f4efd6e16805548b93ce96ca6af60.html">Enum IO_BANK0_GPIO15_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1add2dd686fb8a3e8f69535beca7ec20e1.html">Enum IO_BANK0_GPIO15_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a50ae43c16b567ebacdd7fff4706650cc.html">Enum IO_BANK0_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__INOVER_8h_1aa16ac58c8c01e7d9657a00f71c696ccd.html">Enum IO_BANK0_GPIO16_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a00a7623006470174b45a1fcdc8e0d445.html">Enum IO_BANK0_GPIO16_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1aa85ef4ed68f06e22228756114901b3f1.html">Enum IO_BANK0_GPIO16_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1af4f0ff9665d06239f0ca619bad384fa6.html">Enum IO_BANK0_GPIO16_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a5cfcb81e0907bb18068ac3d6901ee143.html">Enum IO_BANK0_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a369daf50bef0770c247d0ec119ce2f91.html">Enum IO_BANK0_GPIO17_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1ff56842823cdb11166771fe650cd7d6.html">Enum IO_BANK0_GPIO17_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a15d3eec64fc240f201786526ba9c1f8d.html">Enum IO_BANK0_GPIO17_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1accee5b638e4d1233b07eb4830260a63f.html">Enum IO_BANK0_GPIO17_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a3cc422ab9315025cfe3ff536650d9456.html">Enum IO_BANK0_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7bd5e2d71d0644a810471ee26f2be022.html">Enum IO_BANK0_GPIO18_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a04a009e793167851088b1ba19c6a6d45.html">Enum IO_BANK0_GPIO18_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1aaf02a8993999cff970f0a20eff6c96a7.html">Enum IO_BANK0_GPIO18_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a81a7337ae6bc9801b75879f97cfd97b2.html">Enum IO_BANK0_GPIO18_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1a968a858d991b97e3e44070a9267965c3.html">Enum IO_BANK0_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a8a873d811ff0af54a1c4539d8c702273.html">Enum IO_BANK0_GPIO19_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ae8f0d1947ad1e0b9a244607136b9e52d.html">Enum IO_BANK0_GPIO19_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ad2afbf2aeef8e0666429dc5d64830ee6.html">Enum IO_BANK0_GPIO19_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a3796c1be9fa20e3c47d335acbf5a218e.html">Enum IO_BANK0_GPIO19_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1ad6941d1c8b8a5257010a0e6559d540de.html">Enum IO_BANK0_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__INOVER_8h_1a297d16ca3bb5bba638b9d8d9c28da5a4.html">Enum IO_BANK0_GPIO1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae50513db7ee24214651d7022e8141c59.html">Enum IO_BANK0_GPIO1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a6696e3b92617611e9587c5b2478b23ec.html">Enum IO_BANK0_GPIO1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1a2848c4c9f3adf771cce337b7a9b0899b.html">Enum IO_BANK0_GPIO1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1ad7daf682631529cb9b2a5f62368c02ad.html">Enum IO_BANK0_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__INOVER_8h_1af0689e2fbad80afc8af54b1df61f2fd6.html">Enum IO_BANK0_GPIO20_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1a36b8052ede4a54d7f77e5e9b6b8711db.html">Enum IO_BANK0_GPIO20_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a0511273256f591b65585c78dc5c5c151.html">Enum IO_BANK0_GPIO20_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a80c20bf4794b64f99e03c61edfedbff3.html">Enum IO_BANK0_GPIO20_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a04b045c28c3ac31336f40c684361e3cf.html">Enum IO_BANK0_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a93dc4657c590448c5fc59d541b9ec71e.html">Enum IO_BANK0_GPIO21_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1adc2ce444e3309e79008ee98edfda51f0.html">Enum IO_BANK0_GPIO21_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a49b7acc8d1c45a867fb6889a14d85f37.html">Enum IO_BANK0_GPIO21_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a87dcb6161abcf5765ad283218bac9289.html">Enum IO_BANK0_GPIO21_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a6e7950fd703eda82bf45b97a8a60e013.html">Enum IO_BANK0_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a824c5308b767d16798654d7aa31f7abb.html">Enum IO_BANK0_GPIO22_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a9683f5ad085a096ad2212b5cc43d1a41.html">Enum IO_BANK0_GPIO22_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a9118b2026ff677029ce68e8f761d4815.html">Enum IO_BANK0_GPIO22_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a3c3cfd08805e22842cd0c091c411a7f6.html">Enum IO_BANK0_GPIO22_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a973770b8c0c2b8aea3cfa33fed9a196b.html">Enum IO_BANK0_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a3460a4f516f51fe261dff2e153b5dbe0.html">Enum IO_BANK0_GPIO23_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1acd15321a39c21fa73aa997711e3b1c8a.html">Enum IO_BANK0_GPIO23_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9923394795fe2b901c3f55980e012c31.html">Enum IO_BANK0_GPIO23_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab79e76278fd561a128c3f443404ee359.html">Enum IO_BANK0_GPIO23_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a3b20e58d96a9fc12a6ba9db804cd3c76.html">Enum IO_BANK0_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a3e36619ca2e106dae915d60984e4b1c1.html">Enum IO_BANK0_GPIO24_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1ae8501d894988300cb362243641850546.html">Enum IO_BANK0_GPIO24_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a2c1f7ef1a80b92967ee8e03945d8c4be.html">Enum IO_BANK0_GPIO24_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1af7c37b523d86ae2f5dd24af46eb2ab81.html">Enum IO_BANK0_GPIO24_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a3e9ba339e52924094a179ab2110c4e83.html">Enum IO_BANK0_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__INOVER_8h_1ac46e1e78fda83f5299252130cb365c5d.html">Enum IO_BANK0_GPIO25_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a7b3d418357ad155ce7340007c8648653.html">Enum IO_BANK0_GPIO25_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1ad1dcdd7291a851208a938ee3cb4ab554.html">Enum IO_BANK0_GPIO25_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ad140b83b3453f7895adc78e4c00ca0ed.html">Enum IO_BANK0_GPIO25_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a7392c219c9e49e71195de77b47a49255.html">Enum IO_BANK0_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a0d10c5494ca44ca46a7891bf1b26dead.html">Enum IO_BANK0_GPIO26_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a00f8d90b2ea2a949e806ec101384a811.html">Enum IO_BANK0_GPIO26_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1ade9dc19b767752dd3b80829619d8e027.html">Enum IO_BANK0_GPIO26_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a69956f4a7fbf9497b4365a6ba6323ba7.html">Enum IO_BANK0_GPIO26_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a5b523495112c56f1f4536f2467d4c013.html">Enum IO_BANK0_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__INOVER_8h_1a12b2d4e8a220a55800161c48042139a6.html">Enum IO_BANK0_GPIO27_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1af8d088bb225124e2809ed4789cabdfb4.html">Enum IO_BANK0_GPIO27_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1a16b815c90da3342c9781d54602620f26.html">Enum IO_BANK0_GPIO27_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1a5bf74731914f9ad8fe121316843887e3.html">Enum IO_BANK0_GPIO27_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a6457bf0e33b761cd77d28f3cdd22b8bf.html">Enum IO_BANK0_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a677362a6be72c8b780a7c2cc95452595.html">Enum IO_BANK0_GPIO28_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a955fa42175f0eb85cff15ef695b15e0c.html">Enum IO_BANK0_GPIO28_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1adee129654d763a5f9644e25219576fef.html">Enum IO_BANK0_GPIO28_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a3fea211dfa27b25b3b83225acc8badb6.html">Enum IO_BANK0_GPIO28_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1a829622bcaf6a1bd1f543e532f4f85c42.html">Enum IO_BANK0_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a25286cf16141dd3668d1b8cdaf76496d.html">Enum IO_BANK0_GPIO29_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a30482c7394aef70abdd63050e15251fb.html">Enum IO_BANK0_GPIO29_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3d2f151c010a676cec6db6236c86958f.html">Enum IO_BANK0_GPIO29_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1a00b2df9e1dbabbcaab508a7a08ae204d.html">Enum IO_BANK0_GPIO29_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1a8276f1fe90f348b3a2324792fba4049a.html">Enum IO_BANK0_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__INOVER_8h_1ac53cde862e17d40c46c9667a875cbaaa.html">Enum IO_BANK0_GPIO2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a67b53dd4dd914329008d78d5a4268078.html">Enum IO_BANK0_GPIO2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1ac47e0c7a7a23b0973a6c44a00aa8d154.html">Enum IO_BANK0_GPIO2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a427ce7c2851f0252f9a7f716b524212c.html">Enum IO_BANK0_GPIO2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a67f025096ac0a27733ee1b8cee8d5c16.html">Enum IO_BANK0_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__INOVER_8h_1af8be8e434600ded1fff9e95488806bec.html">Enum IO_BANK0_GPIO3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a820da50737f5766c44b0f89175bfeadb.html">Enum IO_BANK0_GPIO3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1a482bcedfdf3cd25772ff4dd8ce434602.html">Enum IO_BANK0_GPIO3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1a3852a7d46e71472947732bbf79fc56f7.html">Enum IO_BANK0_GPIO3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a5ce3f5d8bea2c0452679d6c1852b596c.html">Enum IO_BANK0_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__INOVER_8h_1ade00ab3ec21cfd07ea43ef8cb611ea40.html">Enum IO_BANK0_GPIO4_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ad62613208b3df5f8f392515a0ae3db36.html">Enum IO_BANK0_GPIO4_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1ac60cf732b298079c5bff513d2980c627.html">Enum IO_BANK0_GPIO4_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1ac2dcebb1c8882abececa0e50276a8b2c.html">Enum IO_BANK0_GPIO4_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1af02fa967c0b4bb628de273fdb1b04d01.html">Enum IO_BANK0_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__INOVER_8h_1a772bf542588b8349ea7c0b1bda1bb016.html">Enum IO_BANK0_GPIO5_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a1d8041d8005a6cdc66e88e29271248b4.html">Enum IO_BANK0_GPIO5_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a6c39d635af3a4e3582c42487c1445552.html">Enum IO_BANK0_GPIO5_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a3ec863060ef4359a904981c621e7e040.html">Enum IO_BANK0_GPIO5_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1aad2d393074bca7bf8564cfd30da7bbe6.html">Enum IO_BANK0_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a3af0595633d47a36d85190558c583dbb.html">Enum IO_BANK0_GPIO6_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1ae8c96b0b1613e9f50e72563aafa42584.html">Enum IO_BANK0_GPIO6_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a3f61f535812d6402ea34dc1d37254199.html">Enum IO_BANK0_GPIO6_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a30ab6a94f0db8c810d0d7bbee55db9a5.html">Enum IO_BANK0_GPIO6_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0430610e9cec57675b54f7725445f98a.html">Enum IO_BANK0_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a6d9906dc294588fa18410f082494db2b.html">Enum IO_BANK0_GPIO7_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a03f1affdce299c981a0b1f83f90e0424.html">Enum IO_BANK0_GPIO7_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a5a0863e6446f795903f0e124932e3c50.html">Enum IO_BANK0_GPIO7_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a7fd49f8e11171e8a06f4fba1d25cc019.html">Enum IO_BANK0_GPIO7_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a4614cc16669c8c64895f47baa1b1306b.html">Enum IO_BANK0_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a892d08c5480f9e3c5f9bb7433a4af875.html">Enum IO_BANK0_GPIO8_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a51dcfea055ea049a672ecd075b7f753d.html">Enum IO_BANK0_GPIO8_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1affefe34b27c6ecac3813fbe88e3867c8.html">Enum IO_BANK0_GPIO8_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1abc75d245865e182857ccf54d4b3894e2.html">Enum IO_BANK0_GPIO8_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a1ef80260ca08df782c5bbd3b538aa239.html">Enum IO_BANK0_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a059fcd1827789770a7659ac7e580735e.html">Enum IO_BANK0_GPIO9_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1ab49b61c0f9bac01bfe14f5c2a04400c2.html">Enum IO_BANK0_GPIO9_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1afb8d26d873d79350a29a5443fe3d258b.html">Enum IO_BANK0_GPIO9_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a05bd9819707349cde109979765b674b9.html">Enum IO_BANK0_GPIO9_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a043503d88798e4194caae09fc3c9e8b0.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a3edbc3cd36d339c5433412e0701e68a6.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a3b68c07e2a248be4ddef394207aca151.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1a6a9c7d527a98e8327c2b039547f32926.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a9d799c9bc9569aa784191d779b333ad9.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a481fde51effda5a029571eeb4f428c4e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1afdf0ad72872a89814639c7317f86c61e.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a2ce74cda7d367c1259847f26e43c6de2.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab1e4e381a77bb90d8dd511999216d636.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2d0d455c989c7cec7e333a3ed0e6da70.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ab820040d487f67a318833dd2491bcd6a.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a7278d36bbdeeb895e9e0eac5afb239b0.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a94ecd6334647d6fb0256db664c445912.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a4646fafbe2a2764733bc4ac41df22c8e.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a07dbca45aa40621d0872caeb9dfcbca3.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ae9dc63d2cec6fe9b8d80bbd874656b64.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a0dca829ad1402d86c98afe59b377939e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a89c9747098c3d9e765e35ca37d58e31e.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ade442326473a9d7a81d9dba5c263663a.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a7171924886d6ea7c22c8f5061c5fcb84.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a56c049a0335382748ecfa0d6c19ef1f2.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a93d8938bc9aebe4c4d9e2596dd9a3c00.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1aa53b1bdf7e6fc3fd4f12769c6444ad20.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1ac7f684ed5607c8df090cf8a63e24e50d.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO0__DRIVE_8h_1a70465de5ebaf2c32a2e94ed3109e2d63.html">Enum PADS_BANK0_GPIO0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO10__DRIVE_8h_1a419c869dd0c66777d1f9f48ddca44c3e.html">Enum PADS_BANK0_GPIO10_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO11__DRIVE_8h_1a16d5ec91757a8c4048ff244654305663.html">Enum PADS_BANK0_GPIO11_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO12__DRIVE_8h_1a0591956a2437fdf221187374ebb2e2b3.html">Enum PADS_BANK0_GPIO12_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO13__DRIVE_8h_1aa8876cdfa296247566d15497e3cb6d63.html">Enum PADS_BANK0_GPIO13_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO14__DRIVE_8h_1a73eb6397972ce0a3ca306939a6de9259.html">Enum PADS_BANK0_GPIO14_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO15__DRIVE_8h_1a9281ad3edcc6acc7645cdca9c968dc05.html">Enum PADS_BANK0_GPIO15_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO16__DRIVE_8h_1ade7955067644f739e0f4d0e8ebdb65d8.html">Enum PADS_BANK0_GPIO16_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO17__DRIVE_8h_1a4dedb895281e172e5016c54ea59cf8f8.html">Enum PADS_BANK0_GPIO17_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO18__DRIVE_8h_1a495a3222ba58c0b16c8c053f9f53a765.html">Enum PADS_BANK0_GPIO18_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO19__DRIVE_8h_1a11fe285c7c91773fda4a05e64c78ed15.html">Enum PADS_BANK0_GPIO19_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO1__DRIVE_8h_1a14dfd17fcbcb9b7c15c89a70ca2224ff.html">Enum PADS_BANK0_GPIO1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO20__DRIVE_8h_1a28c3984e25b30bd765c47bbcea79c7e4.html">Enum PADS_BANK0_GPIO20_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO21__DRIVE_8h_1a95aa8bf4c2edeb7e0c9b689206b9c5f3.html">Enum PADS_BANK0_GPIO21_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO22__DRIVE_8h_1ada0d1231ad320848c7fafcac928ff647.html">Enum PADS_BANK0_GPIO22_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO23__DRIVE_8h_1aa68fcc6b7ffb54eaedd046fee2e70c1a.html">Enum PADS_BANK0_GPIO23_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO24__DRIVE_8h_1a023ab73641df00b024eb3a91b93a1495.html">Enum PADS_BANK0_GPIO24_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO25__DRIVE_8h_1a63ed6f118582e9d3a5114c9daaa7ffa5.html">Enum PADS_BANK0_GPIO25_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO26__DRIVE_8h_1ac29bea6a9235b241f70c3212f5abf7d5.html">Enum PADS_BANK0_GPIO26_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO27__DRIVE_8h_1ad480efcc1e0a134da7d33ae1b67faa3e.html">Enum PADS_BANK0_GPIO27_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO28__DRIVE_8h_1ab62ded465b083435637f5e033a050a5a.html">Enum PADS_BANK0_GPIO28_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO29__DRIVE_8h_1abf39ff40eb92db61b3089602e1a22a7e.html">Enum PADS_BANK0_GPIO29_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO2__DRIVE_8h_1a71611ac6772ced742b0bdc8aa4035efc.html">Enum PADS_BANK0_GPIO2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO3__DRIVE_8h_1a2fbe6e34534273f28739e4eccccc198c.html">Enum PADS_BANK0_GPIO3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO4__DRIVE_8h_1ad70c7d1b3ad0b5d9bd2397a939a5993a.html">Enum PADS_BANK0_GPIO4_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO5__DRIVE_8h_1ac6aeda1d7601130e6463dcdbc8115346.html">Enum PADS_BANK0_GPIO5_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO6__DRIVE_8h_1a32491598c40f159addaaa953aaea6b68.html">Enum PADS_BANK0_GPIO6_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO7__DRIVE_8h_1aff14b5860ff43eb9bc2bf5eacdb22458.html">Enum PADS_BANK0_GPIO7_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO8__DRIVE_8h_1af15906bb688aa57bd5dc38bed7bc6a89.html">Enum PADS_BANK0_GPIO8_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__GPIO9__DRIVE_8h_1ad3f2afc143853e35936d0e16493e9edc.html">Enum PADS_BANK0_GPIO9_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWCLK__DRIVE_8h_1a321817be0c3724a840af5e664d7f95de.html">Enum PADS_BANK0_SWCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK0__SWD__DRIVE_8h_1ad9afd354f7a30f8db19f9e9f6c52553f.html">Enum PADS_BANK0_SWD_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a62e057bec8e78824a2142737f060ae3b.html">Enum PADS_QSPI_GPIO_QSPI_SCLK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a60266233d7b2215b5c490f4d713eb8f9.html">Enum PADS_QSPI_GPIO_QSPI_SD0_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a121fa826dbabf375b7ab80bd33afd8b4.html">Enum PADS_QSPI_GPIO_QSPI_SD1_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1accdda19f750ea1f918d6fa5eb0b20918.html">Enum PADS_QSPI_GPIO_QSPI_SD2_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a1afcf22672ce7b4f1eab2a7f307d93c1.html">Enum PADS_QSPI_GPIO_QSPI_SD3_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a9fc566857f61778d37941299287cb330.html">Enum PADS_QSPI_GPIO_QSPI_SS_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH0__CSR__DIVMODE_8h_1a1b46b13f9686c620c9bd38fd8626a4e5.html">Enum PWM_CH0_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH1__CSR__DIVMODE_8h_1a66389a4af73684679a3a363a45315396.html">Enum PWM_CH1_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH2__CSR__DIVMODE_8h_1afa92a12ec839b6d7732c64415a01fa33.html">Enum PWM_CH2_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH3__CSR__DIVMODE_8h_1ac78eebed2301d1ea4fd840ed8043397b.html">Enum PWM_CH3_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH4__CSR__DIVMODE_8h_1a5a7119444f2f669758d3072698700d82.html">Enum PWM_CH4_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH5__CSR__DIVMODE_8h_1a71e9faebf3bdc2a9f66c2b57b93520a7.html">Enum PWM_CH5_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH6__CSR__DIVMODE_8h_1a7ebc437b7fa3b4e86b4c29824cbd3050.html">Enum PWM_CH6_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__CH7__CSR__DIVMODE_8h_1a78ef166eddfa7428658eee2e1af5adfa.html">Enum PWM_CH7_CSR_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae1dcde94a08be755836fe414b7c3895b.html">Enum USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a285cfe63af2e1e4a93496bb4d38d6078.html">Enum USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3eed1f4dbbb9abd1bb58327f27b8f593.html">Enum USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a3ed07d6d2209dbd3592b24f48b9b12ad.html">Enum USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a82ce804943d084c0dc895d42dcd515c0.html">Enum USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac2f26e08ac53a5c0302f35cb3fc99b38.html">Enum USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4e0a6a78096106688647c98f0906cc3d.html">Enum USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a87ffeaa5a6d1b38b4390ac1047a90450.html">Enum USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87ef599d615fefbf6b93e3ff22a23ce2.html">Enum USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1a010124997a2fb17db530f9a35d0d4994.html">Enum USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a399320ed6bfafca2364083e98c3f49ed.html">Enum USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1ae59080b6a00b86ab24f0af820062571b.html">Enum USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3651a51d518f6906eb53eb1629fa3475.html">Enum USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad8298ac0640f17a621c73cda2764ba82.html">Enum USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aed73d62540729622430336f15926b7c1.html">Enum USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a98480379fa9f28cb28c764ce51cef89e.html">Enum USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a87bddaebf644ab3b9abc99c4f9ad1d7f.html">Enum USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad88387bd1254b2921dc30a04a17f8368.html">Enum USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a80e5668b9ca0efccda9419bb6d51b618.html">Enum USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a05200ef99eeb46112af0c1fcc8bc4a90.html">Enum USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a62d939579ed4ac5d62366cf6390f2cbf.html">Enum USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a3938d48110119bb4ba7b975fc3486895.html">Enum USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a595bd7878cee65eaa09afeb020b8dfc3.html">Enum USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a1427f6efb1b68ed1cd6f2ecc382af3b2.html">Enum USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a156cd57e3de1f72262cef3fa9a79ce93.html">Enum USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1a041bc356c7d327a2996d1df4e11246fa.html">Enum USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0525fecb389be1f4049109add066939e.html">Enum USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a1e9d2e96d61b68b2290d1a3bbabf618c.html">Enum USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b45b5bbce51ad008b094e8cf4a8e187.html">Enum USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1af619e7f200eab6f3ba5f634f42618cc1.html">Enum USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae5811e6429ca627b2321e9654b63414e.html">Enum USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1acb0cd125b5aa7cc482bafee43b2aac5f.html">Enum USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a91f2ab8d1128c66e6a1f133040fd65c6.html">Enum USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a444e0c2036385155f7cc1062126a5557.html">Enum USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6b69bf0005c922eacd45eda6f87708a6.html">Enum USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1adaa0e041a2241eb6f0199ae9ca184dcb.html">Enum USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9d1a19d501e1fd747fa796d3ed18d58b.html">Enum USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af355d419587303c6a333f9527e080f1c.html">Enum USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae60e88ef76f44627d8147432f528f292.html">Enum USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1a1bcaa1550a484f53e40b8bc5286d7740.html">Enum USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3a33d213186b1d7bb970fe10a128164.html">Enum USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa258f536121737462732bbb1d5be746d.html">Enum USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af01839230baa0b03652af598f1f3f8dd.html">Enum USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1afea50e7769ed98a568f4380531a6eff7.html">Enum USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a77911f170e770d9fd401cd81fe5974b9.html">Enum USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aec8a5bd8d13101fae4680c2551a076a3.html">Enum USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a92548adf93f4bf4dfa4dc83156a40f39.html">Enum USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a4bd33cd65be5eee5c8c4231378d9904e.html">Enum USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7b84fb2d7bae9b7d17e72ab94c709a4e.html">Enum USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac3c7b5c0c093582b85749159c002ae5c.html">Enum USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aec4c45882811117fe58aa64e86615f46.html">Enum USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a550a0840fe29ad5663343c04c8273668.html">Enum USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7429bddb1b1b5843aad8236e7ecd916.html">Enum USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a8e887c69781a08eea732cc308ef5a152.html">Enum USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1ab50386d72b7ecee467d9fd16f8345e.html">Enum USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a9b118bf2b2bd8d298b7b48e5fcf42aed.html">Enum USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a840d50806f6ded5bdae809d19ef05956.html">Enum USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1afdece070c85912eb1f62e7e53262a473.html">Enum USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0e7b335ce3bd05c04291ff0d9e95e828.html">Enum USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a00b79986be53b363190a98e90168347f.html">Enum USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6f29448b26bb5840662e2172d27d1576.html">Enum USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a027b0a94b17ddfb47d7a5e8a0c245acc.html">Enum USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1a4fc8349eb321cc01786807cad0f85ba0.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL0_PERFSEL0&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1af2727dbc13a1bdb3bc53fbe37ad213b8.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL1_PERFSEL1&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a7c65ca51405eb557b7be857a2d52ffd7.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL2_PERFSEL2&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a277f7e689dc982c6408d8ddfb2687194.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL3_PERFSEL3&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1ab9b770118bef03a020915f343c588d57.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1adf8199bc983d09c7334cb7d4c9f5e87c.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a3db8285fe12d5201daafa2b084c26dce.html">Function RP2040::from_string(const char *, DMA_CH0_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab3c6a54d3e18239c41177df75f42ccc6.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1af094145551017d335f2f374eb6c4ca34.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a0284307cdf6c9f0baa53c7d2aec5c8a9.html">Function RP2040::from_string(const char *, DMA_CH10_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a02f40f365df7c02975c4025822421a2c.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a60598e500e2c3abe2e185058e99780b0.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a1d2ef1f1e8f769a094375b51e1a1ded9.html">Function RP2040::from_string(const char *, DMA_CH11_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a7d06cb942e45b8eeef8a2ad54eb3d837.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a52a89a5ab434fe02425850b254021d12.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a95a136ef134dbf7ebdd866a3be2e58fa.html">Function RP2040::from_string(const char *, DMA_CH1_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a27f80cf611120447d6ff5fad6cad2c4b.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1abed69fdb67d25da0dd7130b03dfdb883.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a69c9f46045dda727e9b0d0798a48a53a.html">Function RP2040::from_string(const char *, DMA_CH2_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a5e4ef7bca5369e96a1d6231c855428d3.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1a98bb78e697339c9685949786cc33d4a0.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1aa067cc8ca26cf5a6a14fe27b67784628.html">Function RP2040::from_string(const char *, DMA_CH3_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a752ac01fa4ab92d53564c5fad89e5c2e.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a5eec681f5002c3aba5abb0465e6f4f5b.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a95cad6869ee5b65e82c019afcfe10e4a.html">Function RP2040::from_string(const char *, DMA_CH4_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a294fb596f5ada3c7c54e29cb885fc38c.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a83be0f2d0b970bc4a8c0683b81d1c69a.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a47a83457c345ddf67df100a65f253df2.html">Function RP2040::from_string(const char *, DMA_CH5_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1abc6eef47e582b78289e13c5f8c1c0dc8.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1a755e4f0ba95b069ff9b6b1673ac548c3.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a196c0c4f60406cca7b963c2bffbe4164.html">Function RP2040::from_string(const char *, DMA_CH6_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a152021293d1dc79324f92792cf97db52.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a062e60c72d284c0a9c779de72fec3be9.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1ae8fb4c9f27aa7aad73fae3fe78344c8b.html">Function RP2040::from_string(const char *, DMA_CH7_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1aca2a757b703cd8e935488c77c695a838.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a9e19b692eed8a4e5d99977bb781326a6.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ae9d5a2c733dafae8dab0e42c296202f3.html">Function RP2040::from_string(const char *, DMA_CH8_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1ad187625e46e2ee09eb8807284e6d23ed.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1ad4dbed58bdee78cce4bca6b662fc2101.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_RING_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1a54d25eebcd2a82e85d7eda73d30b376d.html">Function RP2040::from_string(const char *, DMA_CH9_CTRL_TRIG_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a9ca11ea23e1f2b907ac5ca693a91c902.html">Function RP2040::from_string(const char *, I2C0_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a7e180d0cf1df3539d3624ba6e5a5ad0d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1a0f40cc2d08439bb6994154618b41db2a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1aa7a608b8d0ea0ef01a67f84d750fa07f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1a55a2ba9e579d18071914232a6200d7bd.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1aba394614f11967d772705adec965f368.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a1847f1b2e8fd5b84845bc261f1ecf3cf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1ac1ea2e598c3c6490bf693d28af04bbf4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1afabc04aaa873cd83c4b450dd9c9b2085.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a2607d2ac7d49df762d7ac941c0ea1c77.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a88c401351a824940e25456ab0f79ed5e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO10_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1afa611baaf2c81cf0a8fc34e4d1d78180.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a7631abce4436775e65713362d4a48e53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9f1699240ec41da8ce77b400168cf4b3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1aaffd8202382624d0b85c3921ea1f3df8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a47ccb28ee9a027022c6d00a03bdd6489.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO11_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a7f671e3497749bc4d56a808fbb47346f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a77e841419da8dae3d5d290e28639f2a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1a20555bfab0673e70a67c48d9d9edcf57.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a2a4262bcadee7bc8cf6a69b1107a9c87.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1af5a404e8a5536471c7d98296f4a788ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO12_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a047554dcb7c9567824d682eeaadf099d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1adfff630d764bcc40d465ed28cd20d8f8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a7b408b83ebbbbdb3997f7389acf79efc.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1a1307c60fa238580c2266facd8c08c31e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a06c252200a64ff376d394a4344210159.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO13_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a7331134a671c3681dd885781d65f903a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a78375b0296a680361d3001d4d1e0ba72.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1a2717ff681c31a486b7e3550526f5838f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a460b3fadd4f3b7ae129be0d5b3aff6e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a836cd04da92e158957690d9e2a1f7694.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO14_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a150f2d38f944e480c67129efe2639dc0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1aacff74ae753f22267dbaabb006ddc81e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a5a22046ca6a1423d5dea2591de33decf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1a89861382a3e1386a9b9823f380b54eab.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a82f11a147daba8de6c5afcc8e1c3e002.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO15_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a7b0bd67fff30e9dfcab1700622c84105.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1ace843d0854555c132f7b43dc51061d6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1a0b5b322048d665ae0d3ecc1c4404478f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a561511f8c8ce599ee6198bcf01165e59.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a7129627f7bba0fd5d3180455a522ede9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO16_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a003f590db96576b5d9bd69b0554cada4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a1a0841397bf78eb81493dcfe150b1c18.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a1950fe94447b66f0ab2230caf58411ea.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1ab00884b2b9abacf0f2d6abe6a5a403b2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a883d514f2e6825efe60242689602cf53.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO17_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1ac99b8bc4b14ec25c71c8e782440c76ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a9f7affbd406d773e7c3795ae542dc9aa.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a47fe3b6eade467ebb7f89f6b79cfded7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1a6400c1d56dd14e67b5e0eae76fc32a61.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1ac69a802872b8bcefce4e6e09abb1d475.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO18_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1aa937dd53df43d4eedca27da56b4fc1e5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1a1e42542fe712c6ce44b1498f51daa6d4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1a49de807083fe9cc74e56fe48409125ba.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1abd3be90a724b2911920f4e38a5ef942e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a73e7e1d5c872879e13c249a5dbfbbd31.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO19_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a81d32466bfbd15557e3fb4daf75c54c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1aa032092d09f7d8ac1eca54b8b62aaa5d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ab452ef6345ca885e9f9c4b87a9be1687.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1a01a6a91b309b645f177d0d89958af865.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1aa10fed0510d6a8285987d39e661a3357.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a18b2784130f82aed97ddda1629d9120b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1ada899c572bb82f4c21a81b4c3c8096c9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ad879fb72637f9e733f31f65cae249242.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1a3cf97b3507933117be3d8e121d0defc1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1a0d3d625e70bedb4f268c38cf45cc79a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO20_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a9c452d5dfa6e835a33cbbee11c828689.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a97b5d5070cb171ca07fb9efc98695314.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1ae2916e63c0f75d7587b0d507d71b3990.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1a544e6df1e671dabfdbdffac13e66b016.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1a10e7df091745aa17010819d72fe7fe4a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO21_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1a72dcd7429ccc8fd6d1276a337c3dce82.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a943bc02c08fb082fd7230be34946ee6a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1a5fa26bd3bc9d6806dc5f1b39e60705a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1afb3ef1db807c900967c80d2201b578d9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1a02fcbd5c18fbfe9ad02924934a5e78e7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO22_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a96105f033a82fa1851acf3f99c7bf6df.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a41c6de42e6aee24710db900e79d075c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a584486c6856afad3ca189cce9378443f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1ace89e5bece392f7cfcb6d607f6521f9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1a8af872de7f90ca24205e28e7d36ddcce.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO23_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1a2ff6ed52e0927336cba3827dbd8881a1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a1c28b6c2d4d699bdfbd38769c2df05c0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a6cfd1ca47e348881c879c542a0991ce9.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1a0795636432cb9e99ada76ff2ee66a9e8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a65ca768635380d5c35a44832b66fdecf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO24_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a374731d7334428696beb10792fa23276.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1a91c45f15d74c862912b93a65e7d1f37b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a491895acc90ff6c34d97880f49265355.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a288443b2bd0cfeea4b30007f29646398.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1ae4b1cc9eaf06114a3481e89158909d98.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO25_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1a3112cae4cf0004eff63036b75d0606c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1aa5fcf448f52436d0f6f33324cad8d2b8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a43168614c75faebcd08df874e33d5912.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1adea9795b089f0a24fa066408e8187e89.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a6091a92662454f10db3ea0fb8053274f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO26_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1a278d8863d3a90824969cbbc983404b6d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1add18bb18085afa285fcab62bfe4afe80.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afa7f3ba4c5dfb807ed33768093cfa2ef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1aa4e389ef132a39ae94934f9ddc965fbe.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ade7017b345fc69b73347b24e4656ba39.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO27_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1a5e430f2c6d71268ae7bfd5513f7e75a3.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1aef11c0599812da0835457dff727e2938.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a45a023d4271252c69cd8e75b02910287.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1abb7da41f651e84e19d1a4e32c18b48bf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a06e08c2f4ada876d9eda2a0152af439c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO28_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1aaf2a65e718aca5101dc45380b3cab7c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1af4144e656461f7c724d5a42e8379ab2e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a2602686e97bbfca68cda8dca8a0f4653.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1aba8ed50efe7698d4200b94f555f6909d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1abc5831809bc291e22234fd2eea33e2d5.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO29_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1af51d137dffadb6e880ca936c9a6c46a0.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1aa4201dcb7c8b7b7add20ff2a1be923f4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a7d2d611f96e7e6e406cadcd42cc769e6.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1acabd225063b7cb9a2271216d6ac5a47b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1abe7e94bf3ad51da491460b7ab1540e43.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a330dbe0d2e71a24fc2c13cd3108f42fb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a95099ebaa4ca9396c14001aff8452f95.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5b063d469319ec55b81f2a3c9abb3d66.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1af09fb5e521b2ce7ed89bb475569d4a32.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1abb5ba9ea5c16dc7f8d52fa5406309e01.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1abd72c7227442652a202be61d84fcbe9c.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1afb2709498edd7f66a4deb3aa68c63cf7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1ae265330e4dbf789214909f74a747d634.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a628640f0402594cfda13ea792599d77e.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a2b6d6a4b8e06d0350ffbfff9252a24ac.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO4_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1adc2dde1b492735ae6c135adc10d6be8a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1acb21f4d50d18c3954c5ccdeada0d2a11.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a33aabb946956a1dec601678411ecb139.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a725689fb5ba8db4c5e66aeadd5942aed.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1ab37949405945ed8f22e4683ada31380a.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO5_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1a7cd12683521ccb387b565842c8130804.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a017c692b600925d5a5674938f3f45582.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a4fd1abd51c5ba5f3385747b709b3d241.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1a472f30d82396e3675d65c88d9d26f063.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1a2b014e03ee487e973c28ea9596b5416f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO6_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1a0df7a9023c0977c461368fc4bc40d7c8.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1aa35d8da13bf6d5671e58119826fd93bb.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1a9067c36587fca9868d142612effd935f.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1ac48a6358e8b46b4277b928ba2f24a4a4.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a97958a96f76108fc968855acc23be627.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO7_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a2aaee69ff2d28889af53efd69def4b73.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1adc32b51af5d93c372dfbccf7d609a64d.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1a11d470f6f7c9d930662f9ad1dbb34dda.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1a6a02d21b818b49f5ea24ee6df31999c2.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a8fa4bc1898ee6aaf82703170040b8616.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO8_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a5c769508c805b3ad72d875da41beabdf.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1a8d5c1da5e6abb179ad3e8bb775921bef.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1a4f7c130105659fb8a70f332cd2247ff1.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1a70fdca804850b239ea9fa21a259533b7.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1ab1162ce7fdddf0df5099e576ab6e328b.html">Function RP2040::from_string(const char *, IO_BANK0_GPIO9_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1aa7c0d321d8e475eb856ac0daa5459be8.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a228b2e86cb7eac933a86656b9058f2f0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1a2bb1ba31a149b04cccdec0ae8f7e7ea1.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1acfffdd1335ff7d48455c71f30689b9d4.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a241d2b341fca375146fb2c4935c725e0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1a9bca98c3fef28e57c89e5860e71ae897.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1a42b9730c89a3e3ac44faa6cf02fab45c.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1ad333c6d513b6b7a16dac3ed812066dfd.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1ab083a4929ad12fad73639c768aacc373.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1afd80c41eb2fec5cb5975871756192764.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1ad9e4b81495530499314394ec0f6b34e3.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a79cc0947ca9b4c6c9ef07a1d1942a12f.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1a8a19f3a5f8ae9966ea175be88a9fda1e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a59aa1608f4a2a2f3623703d0a8191a01.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a14108d7510e33dea2abbc5bb6f159d4e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1ac0fd1e688c61dfc30579bd5161f3965b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1aa34a5b9d58b6c74181574b9fb417ebc9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1a147c791bc44555e1468d3be4d6da7922.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1ab80ccb93e50a2d8dd5742361fa4b46a9.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a931f7eb8c93d71837ab4c853e60ce29b.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a1b5259af3722897320fe47ab30f21a24.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a905d5ca858ebb7a6fe7f3aad41ba5eea.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1abd47d4c6f8a6a07c13df867f6fd80d9a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a82f2de81a4dd5e51468e78ff19aaeda0.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a55f43f1ec402f1884bb55ede4910734c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a54c3af09803ae15ca94de039cac43d38.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO10_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1adab1ce172f16067971dc93a15afacd41.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO11_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a43dcb0c9f9f392903c231faa9cd98979.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO12_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1a3b811633aee9fdd14f362ed101dd677e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO13_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1a92cf9189b8a26a43a9743cc68e3ddd5c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO14_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1aa6ca94655dadd21cd2e4307c2b066f4e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO15_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1a93cd1e38f184e81afe63ce50a6e843c5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO16_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1a36b4ec76bdf0158bb742945dcc42f761.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO17_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1a296028a8a62b8baa67588521e4158edd.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO18_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1a0ddd0055744b395b9e92851380a4dabb.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO19_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aa6c2abdadaf21d4bc85ec06d917c10f2.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a42b125000d0b6c712bbbd73f41a41956.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO20_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1aefe06db0f37298b2d9b724ebb7419b6c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO21_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1a25a3775ece8f24595c2da5b9e74acdf3.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO22_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a363d1879b26af2835def882d90ace2ff.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO23_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1a83633cc5b43eb2c6b02f997d9de57380.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO24_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ad5d4a555ee8879010387d6b7e2a66d9a.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO25_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1ace320916a4557438de4372bd9a9b8ae0.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO26_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1acff1aa93f30c0f500c1925bf33527e8f.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO27_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1aef72e5cf654537d371227e11b2dd1e8e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO28_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a224c9a48ddfbc3a0cfe7acf8292460b5.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO29_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1a5b99e0e2656185917d6ddd0e689c608c.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1a915d81ab6ef84842f4a670ffa603280e.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af5dcc1cba376941fd9a90fb968be7c73.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO4_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a7d6087c6ccd33e18b15b7d03fefd2505.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO5_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1aee88e8f8b4922275471d25c88b1a1a84.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO6_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a6a8ab58a83e9bac2106afe01d2aa48ca.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO7_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1aea0b0868f94454ea1ef4411f4ff2419b.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO8_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1a2c0862bee2228b78c7bebd11bba71f29.html">Function RP2040::from_string(const char *, PADS_BANK0_GPIO9_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a06220a61b8fe756d8f3533f353655fab.html">Function RP2040::from_string(const char *, PADS_BANK0_SWCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1a8350d3eadece080bc2854ebfd55483ff.html">Function RP2040::from_string(const char *, PADS_BANK0_SWD_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1aab4ca452a209fe3a2389f78d9d6f49a4.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SCLK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1a83b9f9425aace537dffa188a7a0f6fd6.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD0_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a219d61b4505c8d33c71a41b17ffbc908.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD1_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1aa0a257f25cab8a70c71a47a952a824c5.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD2_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1abfd0dd0248360ffd927340c29a8e50b8.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SD3_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1affe460cf0633024e18a6e0d57b1e9a0f.html">Function RP2040::from_string(const char *, PADS_QSPI_GPIO_QSPI_SS_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a64f641d09daa66adf37c69e07fb85abe.html">Function RP2040::from_string(const char *, PWM_CH0_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a0c9a5191e4be189c46a7513532d27628.html">Function RP2040::from_string(const char *, PWM_CH1_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1ae3e84d4a1747ee5f46da5c535ea85c63.html">Function RP2040::from_string(const char *, PWM_CH2_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a4847cdb4e18f7e10e0827ae67404ae11.html">Function RP2040::from_string(const char *, PWM_CH3_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1a6d3bc62f007258c42863ffd28c549aac.html">Function RP2040::from_string(const char *, PWM_CH4_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a383286e50888d0cdb96c6690132e8a18.html">Function RP2040::from_string(const char *, PWM_CH5_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a12ac5afba9436cc77fb2584f8abeeca8.html">Function RP2040::from_string(const char *, PWM_CH6_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1aa656a1c4385eb0e50d299ae3ce5bf302.html">Function RP2040::from_string(const char *, PWM_CH7_CSR_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab917e2b1ab804100f5a98d84b70ba71c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a49a2480ae5966d755ff3935aef9cffd2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab593190d6755d0692bad1efd974500fc.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1aa8c5230e4045cf785c8671c7dcc0ca37.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa98906ae7ff224d37afb4f8a8cafd7bd.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a6dda4c6b5c69294b8b9be872226fb0fe.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a716b440a4458ac1a689cb2da9f89115f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1a814c87f17e9402876139e1018a721497.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1abb1d98b010b6b17ba9c54802b9af32d5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1aad556ad7e2a97f13bd61f1a57eabd0b2.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7941c74af9f01ec3c2d2d0ac5de48383.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1acef8dfbc313139e20ccdda8d84a5b451.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a03c77fa13ccd43cbadaa38d62d88b752.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1a0efcf157a8cc27b3b902650bd04f6cc0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a1def06f1446998eeaab096c707088c5c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a3a9c12bdcddb26af09197e989423ba56.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a736418e8416e6f3d5d8bbee6cb458ebb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a36b75bdc969e9b3a15623dfde8545809.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae56a0144269e6012abef046bb7fed00c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1a700118bdd70cfc1174c4e590e55b42aa.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7c34df457e400bb7fd45298d551eda53.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1af05172ef4c16f6ab9106999ac11dfdc5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ddb378bba41c541f065864cc9613dbf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1ac6dc3ef7b3939c740cf2c3fbb95040b5.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a59e17c9bd4eeb1e3f7691051a2b15431.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aaecb480128387f033635520bb1ac3b4c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab1f73b372de69454eb6e63097d42bd80.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a3f8998e5b53b6f66cd2109fc49a2e888.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac75cac9e54c4f7088bd231c938cf9fcb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1a5fe3b31f0a6f9c3fbe0d4f7823c5eddb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad88f23993f5509259ca45c9085a7d2e0.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1a4dd68577c71bc921291597b807732f7b.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a13e73174a6263f91ebc12f3156a89b2f.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a794562a9a73377ec7a32a57debbc2eee.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7f60d78ae4029d86a5f2e43d9a550738.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a0b685fb5f2be76a462c1b8b7a17a6a41.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4bdd2df07720e7027adcfd5701606d39.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1af9c44f2b8f7d05182f4b1b760153712a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a47b62957f29ba5d4f83d350586e8507a.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1abae28dcc5bc39863932dc977cdc6f986.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a4ca96aa4374f5f99a54d9a66d5fa874d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad2c8d2eebd0d27ebf3bc7c78c405756d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a58cba5d4c0a4966adb32abb51ca7e926.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1a062e2560324cd6c37051981e7a285ca6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a30cb9cebf835593eb07af989447ddbc3.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1ac6595b9f76a3efd7b73ff6cb94f9eb6c.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5368cfdfff3cff0993e25dd444895f98.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1aedd860c418acbbd9e449c6e9a74d8b99.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a275c38af62fe1131475ecdbd650473ce.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1a9f42a61b8f5c591d34deedaf1c023532.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aaae93c5bbed7b37156617b34be88a693.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1ada175f177993c2ccc909c722b7ea47b1.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1afac01b49553a3659685eb00b3f521ef7.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1ae3c789da97707bd48b4c4af4a45fb2bf.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a37c38ecc759afa1b159980570d4d6eda.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1ae2300f97c71f3847b067ab552f92f481.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a745889f1904c713bc0009a638323c96d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1a68eab41cc66d4d18f0a17b0b9130c0cb.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a3279215d8deb91bf24c88a94f549dc5d.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a9a7c2f8485711d7c9c4c6630676858c6.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a214b263bbc138e43c8ae852673ae1212.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1a81bd5c1795f906d7fd03cd507e7e80c4.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL0__PERFSEL0_8h_1ae3e2a552c85cf208b87cc14fbde6144a.html">Function RP2040::to_string(BUSCTRL_PERFSEL0_PERFSEL0)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL1__PERFSEL1_8h_1ace02c88ad397372b89d10caa0b073f20.html">Function RP2040::to_string(BUSCTRL_PERFSEL1_PERFSEL1)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL2__PERFSEL2_8h_1a05482481c737ce2aab56c46df4f3b67d.html">Function RP2040::to_string(BUSCTRL_PERFSEL2_PERFSEL2)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL3__PERFSEL3_8h_1a2ade387caa1fa09bcc8f9c4641f378ea.html">Function RP2040::to_string(BUSCTRL_PERFSEL3_PERFSEL3)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1a445cb4d7e2340df7c9b3e12942af16ae.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1ab5a14544dce0075ac25400d2afafbafe.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a4d9ab80e80522d5289af994b17e410b9.html">Function RP2040::to_string(DMA_CH0_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1a1c4d2aae108662e237cb00cc706c7e39.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ae4f1c7e17ce38cd22a923e189db8da85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a1d2f0f1480df71c3d983025f16f16f85.html">Function RP2040::to_string(DMA_CH10_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a6302c5d773449d2612221ea9289aecae.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a3ed55d8f6a127742f0865cd10d6966cb.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a59678ef66f527c4b60f18be737eec585.html">Function RP2040::to_string(DMA_CH11_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a6836d21c706bd8a0640cdd6a8db62489.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a4f9b05db65b40576b33df4c7eea7d846.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a2ff31ed774398f83be15b665aa7b9a8d.html">Function RP2040::to_string(DMA_CH1_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1ac6061b126e2f6076b0335731265b51cf.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ad386681e2832c9d9f692f15939bccda9.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1aed7a2d0500a3339972042fc03a38a09d.html">Function RP2040::to_string(DMA_CH2_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a0eeb68f79aeaf7ce872a019e5d8bba29.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1af2c9bda644687cef82f84ee8ac39a40c.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a01668ac7a16e61ecdb97ddb54ae9cb63.html">Function RP2040::to_string(DMA_CH3_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a24b5c6d2db29216d9be3194b4987e616.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a97290a71aa75512985d450f4b6b8cf96.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1a03026d40edc2c71d6c8f87bf60b3a17b.html">Function RP2040::to_string(DMA_CH4_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a9b5e77bd23d44e60ea761358c5b5a015.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a7e3d94e40786eba7f958964e906c273e.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1acb58a4e6997f22606620408d8a143e33.html">Function RP2040::to_string(DMA_CH5_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1ae77f1334aedf1323be9cb63601ee9fd6.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1aeaa48d86a68578a1d69d3a4791e1032b.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1aa352fe3eca70e5755f7239d25dfd9cdb.html">Function RP2040::to_string(DMA_CH6_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a77476a0e1bf107058530ad06474a209a.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1a6bfba0983612234115d7fc59b2a3c407.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a17d909e224a0a5d3e4abab29efe8ce63.html">Function RP2040::to_string(DMA_CH7_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1ab4ce1076159b192a3d8ca3bdba00e7a5.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1a55745879efe0b8af26c3bd71e23f7637.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1a82e02a22bc56af027a0e722292cf46e8.html">Function RP2040::to_string(DMA_CH8_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1aee1dfcea251a5ffdb1cfddbf12fd0e63.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a7d5ca8358d32b8a7b3fdbe06646eec45.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_RING_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1aa1bae3840a52aaa1b8f580e1fef59eba.html">Function RP2040::to_string(DMA_CH9_CTRL_TRIG_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C0__IC__CON__SPEED_8h_1a473991e78fea74c814577d2f97f6ee05.html">Function RP2040::to_string(I2C0_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__FUNCSEL_8h_1a08c26e268e711206eb0450292bc6379c.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__INOVER_8h_1ac2c42c5fd075d231fe7dfd0e86587feb.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__IRQOVER_8h_1a5bdc709e477790034b93b5231ce023d5.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OEOVER_8h_1acb976e7789651b420b8c4c39217f1848.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO0__CTRL__OUTOVER_8h_1a5184f2a6ecce6401ef5d02837d27a82f.html">Function RP2040::to_string(IO_BANK0_GPIO0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__FUNCSEL_8h_1a6e2678e61bf02ffcb2e7fe9218027a14.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__INOVER_8h_1a7d965007a4a064266f16b1d5a5d8b51f.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__IRQOVER_8h_1a04ffb94b2f6a0718f54267c251fabd9e.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OEOVER_8h_1a698447559fddf78bdd7c6a6745d19ee9.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO10__CTRL__OUTOVER_8h_1a74e1b25d9a5c26df6c2bd9abfc9563d8.html">Function RP2040::to_string(IO_BANK0_GPIO10_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__FUNCSEL_8h_1a9002b716042d8ba57227b71527dbb2a2.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__INOVER_8h_1a68f1bc9ac7f96eca7d783072e39f2a6b.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__IRQOVER_8h_1a9649e72dd9fa69881ac282395b5a3348.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OEOVER_8h_1af0484d5af52954162122b6e64cf06edf.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO11__CTRL__OUTOVER_8h_1a4ff91cf5b660f1b178d2a99dcb78af20.html">Function RP2040::to_string(IO_BANK0_GPIO11_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__FUNCSEL_8h_1a2febf84aa40f342b45f2eb9a995d6f84.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__INOVER_8h_1a08748e5e3d8b30bac920ba19c6629751.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__IRQOVER_8h_1af61e468692aff25c5fcd65bc0e24451d.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OEOVER_8h_1a8a547c3938603c379fa5721bed64c048.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO12__CTRL__OUTOVER_8h_1a22bf32ed1ee0d9ad2dfd14250e37ff7a.html">Function RP2040::to_string(IO_BANK0_GPIO12_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__FUNCSEL_8h_1a45cbe479f879e962508412829230d4ea.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__INOVER_8h_1a70643e94e1e085e92a403563a357f398.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__IRQOVER_8h_1a3f49f87522acc124fd0faf113d6386c9.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OEOVER_8h_1aa05e1a63d0279fd176c2a74f602ec2d3.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO13__CTRL__OUTOVER_8h_1a8915770d8ab9221dc5e263574084a858.html">Function RP2040::to_string(IO_BANK0_GPIO13_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__FUNCSEL_8h_1a391b133f6b0960b1e64c46ea114f6363.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__INOVER_8h_1a11a5004fa1828d06521a3a8ad3f27344.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__IRQOVER_8h_1aa6bc8a8624eff04c912fb660da7d88d5.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OEOVER_8h_1a0b349ac2d5d741cc0634bed4e36016d7.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO14__CTRL__OUTOVER_8h_1a2d4383874fbd8b7e78df9e0aa7e6697b.html">Function RP2040::to_string(IO_BANK0_GPIO14_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__FUNCSEL_8h_1a5a250fbc5b32499a90c1f050f50a2e7b.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__INOVER_8h_1a8e5dbedb1a40fc7cd7592f1fd3a34864.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__IRQOVER_8h_1a3ae059853a20cb7dfdd803946d23c247.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OEOVER_8h_1aab2b655897ca3267a0321e9a9bd9b2bc.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO15__CTRL__OUTOVER_8h_1a52ff0f27ae0192cc674944a7f1921ac5.html">Function RP2040::to_string(IO_BANK0_GPIO15_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__FUNCSEL_8h_1a96c557a886d9d0ad82a431ec519f6b0b.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__INOVER_8h_1a58224678e0ea9640c5bb9aadcbdc152a.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__IRQOVER_8h_1aa752285ce9ddbde219d3d72a5bb3b169.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OEOVER_8h_1a85d85de4048a05e24f7a3e75316b7621.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO16__CTRL__OUTOVER_8h_1a712671c448fde6a17aefce9936233314.html">Function RP2040::to_string(IO_BANK0_GPIO16_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__FUNCSEL_8h_1a78dc7f846f964e72a34a4681d5aeda90.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__INOVER_8h_1a045a6b729b8e92b16d504ee561edf4f6.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__IRQOVER_8h_1a6114791857f6de83858c059e07e7ffd5.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OEOVER_8h_1a187a6ac6be70c26d06701f607b535ec1.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO17__CTRL__OUTOVER_8h_1a60d4431ee229685922a87c5611ff0cd0.html">Function RP2040::to_string(IO_BANK0_GPIO17_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__FUNCSEL_8h_1a0fda287f2546e61dd86a6086c1d4484b.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__INOVER_8h_1a7e778e8a1800246abf8a76c3dd255363.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__IRQOVER_8h_1a6d9d926b73d74051e70e834025b0a291.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OEOVER_8h_1ae20aa85908be2a314ae017f03e5c5136.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO18__CTRL__OUTOVER_8h_1a5bcbf5f53e5817495d3f72824478c2b2.html">Function RP2040::to_string(IO_BANK0_GPIO18_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__FUNCSEL_8h_1acea5c5f3c36419a06ef8f2e4d19ad8b1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__INOVER_8h_1abaafebbad9209ae1d6cbe63a93a01599.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__IRQOVER_8h_1ac03ce850ad1ceeb2ddf3348136941484.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OEOVER_8h_1ab37f8d3b7873f783554339f83c3af0fb.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO19__CTRL__OUTOVER_8h_1a2a1be8619856c062fd7d29e8ac3b9be1.html">Function RP2040::to_string(IO_BANK0_GPIO19_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__FUNCSEL_8h_1a0f8fb02f79e64beb8c4fea92fec42f0d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__INOVER_8h_1afb778c17a133897a4cd662a271f2b46f.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__IRQOVER_8h_1ae7b96064581ed7db8bc58a1f7c72998d.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OEOVER_8h_1aa476f86c2ae3ac2e91cd18d24b2082e9.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO1__CTRL__OUTOVER_8h_1ae0661df4e4f47b152605a091ac5bf1bc.html">Function RP2040::to_string(IO_BANK0_GPIO1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__FUNCSEL_8h_1a5041e03eb1b126e418522c097ad5b6f2.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__INOVER_8h_1a7af39354eb59d22065ab4cb7f6ea612f.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__IRQOVER_8h_1ae539f9febdabb223d6fb47196e669523.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OEOVER_8h_1acd76f55debbf5edc21ea0a2fa6948e74.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO20__CTRL__OUTOVER_8h_1ad41e90097595aa3d30ad66e73bd44d6c.html">Function RP2040::to_string(IO_BANK0_GPIO20_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__FUNCSEL_8h_1a53c2214253de4c204cd70a9fffbd9914.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__INOVER_8h_1a502e16d53fa3420c0a0e740cf3ad347c.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__IRQOVER_8h_1a7e2d1190a815d51e6f02ff4ad14b62b6.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OEOVER_8h_1ab1890637f9231ddde0ceb7ddb404d20e.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO21__CTRL__OUTOVER_8h_1aef117aa85ad8a0c8616844d7118833bc.html">Function RP2040::to_string(IO_BANK0_GPIO21_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__FUNCSEL_8h_1aec75e6910ad199267239d392f185e725.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__INOVER_8h_1a65c386899f0f72aa37b98f8119d3dc28.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__IRQOVER_8h_1ab8a0fab85491725a73f7214ecded7951.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OEOVER_8h_1a3adf98ce0977970a697ceb18893c2fb0.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO22__CTRL__OUTOVER_8h_1ab790a34e39d4453483767385b98d9df3.html">Function RP2040::to_string(IO_BANK0_GPIO22_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__FUNCSEL_8h_1a3d0cad47b722cf5ff370251f1bb27dc7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__INOVER_8h_1a36c68a343d79316bcfd550f0b89a45d7.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__IRQOVER_8h_1a97912749c6ade0bf8708054bc09c82ef.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OEOVER_8h_1a9aeef7b18d057337274178f592dd7344.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO23__CTRL__OUTOVER_8h_1ab4ed26468495b80877189e25186f48ab.html">Function RP2040::to_string(IO_BANK0_GPIO23_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__FUNCSEL_8h_1ab0809ac55831810c5ae9c357b906f01f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__INOVER_8h_1a830cb245af3e570a795452f0534fc881.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__IRQOVER_8h_1a69dd3b9d4a72ed20b62f0e36377c1f2f.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OEOVER_8h_1ae8e53e72467fc0077058e67bce18c9b6.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO24__CTRL__OUTOVER_8h_1a38f6925ae6df1fe796b564bea11c2874.html">Function RP2040::to_string(IO_BANK0_GPIO24_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__FUNCSEL_8h_1a2f8faa7de48b7cd89c76639618dfd895.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__INOVER_8h_1aa97b6baef4ae0e4b762ea0b962291fbd.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__IRQOVER_8h_1a88368ca637cd62b9b7fd4e38cff830e7.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OEOVER_8h_1a400df1bb3f8baad1b57c4527d61cab28.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO25__CTRL__OUTOVER_8h_1a7d0d9c8c779fd8385a5eea48958fd4ea.html">Function RP2040::to_string(IO_BANK0_GPIO25_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__FUNCSEL_8h_1adf10ba20c24fe75f2b84494cba17856c.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__INOVER_8h_1a3abd28aee9dbeb5e0ba8564e2d044066.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__IRQOVER_8h_1a5c3f353e3dc6aa6a7bcd2c4fe58bce62.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OEOVER_8h_1a63c78502967b660498538cf33442ae3a.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO26__CTRL__OUTOVER_8h_1a5107106e9c6209e365ad1a90db970728.html">Function RP2040::to_string(IO_BANK0_GPIO26_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__FUNCSEL_8h_1ad59fc61f1bdb8351f3367433a03f653f.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__INOVER_8h_1ae38e0dec211ca3080428796c2c9ae1ce.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__IRQOVER_8h_1afdaf5b0c1ed9463a8583d52c17852942.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OEOVER_8h_1ab8b362089e76b705f35846261d5cc4d3.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO27__CTRL__OUTOVER_8h_1ac3e6457c5526de66415fd6dbe7811f06.html">Function RP2040::to_string(IO_BANK0_GPIO27_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__FUNCSEL_8h_1adefd6a3643dd2dd07f44b1438828bb3e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__INOVER_8h_1a2ad666f5dd6996dfbba2abf9a89d336f.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__IRQOVER_8h_1a36c98bc65a3ea767d0d4011ad568f32e.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OEOVER_8h_1ad2467c11855407ee2637cc8811125d5b.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO28__CTRL__OUTOVER_8h_1a8c2cb3646b4b26a93a70d690608f92b0.html">Function RP2040::to_string(IO_BANK0_GPIO28_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__FUNCSEL_8h_1ae7b78652b53a0f1b0203a4071c5b8b4f.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__INOVER_8h_1a2e1a6c3153dd577ffeb650161fb025df.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__IRQOVER_8h_1a9a8a25ff7c983018181da9d2adcf3576.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OEOVER_8h_1a3b612bf52eab6f55d6c342c9767ccc76.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO29__CTRL__OUTOVER_8h_1af2ae016c9ae3a3b4c0802eb01bae82cf.html">Function RP2040::to_string(IO_BANK0_GPIO29_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__FUNCSEL_8h_1ae704106571dd3dd4b6ac7f2b1b97ada9.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__INOVER_8h_1a42adaae640a7c7220243f55868c919f5.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__IRQOVER_8h_1a25f4039d5d52634f77161c3c8c950f94.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OEOVER_8h_1aa7909ef985bfa5609e11725f2f1e0b20.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO2__CTRL__OUTOVER_8h_1a88a21c7858197369f8c21e3d570baaed.html">Function RP2040::to_string(IO_BANK0_GPIO2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__FUNCSEL_8h_1a022e43393375297815f8d35f2645f43a.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__INOVER_8h_1a9f68b2b8f7eabe6b45a940554ea21e71.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__IRQOVER_8h_1a5380837f030e7b219cef673dc3ff3e18.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OEOVER_8h_1aa471c6900b9105de299868b7b4262690.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO3__CTRL__OUTOVER_8h_1aba30425ecc1ba327bd694a0bdc9cca0b.html">Function RP2040::to_string(IO_BANK0_GPIO3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__FUNCSEL_8h_1a18795124dd1f06797093a2ed6099672d.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__INOVER_8h_1a74dcc1b85760850b21cf225f60b3056c.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__IRQOVER_8h_1a69177d82fc658ecdd4497a175d665fac.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OEOVER_8h_1a6d8c92f52b65cdf14d9b84fa86a276e7.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO4__CTRL__OUTOVER_8h_1a9ce7d04934b88d9c665e26bc52ba1e12.html">Function RP2040::to_string(IO_BANK0_GPIO4_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__FUNCSEL_8h_1a5f560f49803dbaea67632360c5cc4463.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__INOVER_8h_1ae5842100f5d8f046b2fa8ff4f21b0b7c.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__IRQOVER_8h_1a87af62b85b780f8152dfc72944b0d6fb.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OEOVER_8h_1a857b3c1151a6da2643de7fbf3528f860.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO5__CTRL__OUTOVER_8h_1a211f968220cb08ae16909cc12222bc31.html">Function RP2040::to_string(IO_BANK0_GPIO5_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__FUNCSEL_8h_1afe48ecd0eb698c3eee3a05a5e1112862.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__INOVER_8h_1a0f3ede0d740408282d20ce9a3a777026.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__IRQOVER_8h_1a22693ec0792dedbab9304692febb1642.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OEOVER_8h_1ae43b39b5e1e50179559e917f116a21b5.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO6__CTRL__OUTOVER_8h_1aa4d5c1b9fdb25a14a28b761e349f3618.html">Function RP2040::to_string(IO_BANK0_GPIO6_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__FUNCSEL_8h_1aa0dc3d1e7b9773ae2c50f7ec8fe9707b.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__INOVER_8h_1a00b47a9e617fbd8d8f4781ea6c789b76.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__IRQOVER_8h_1ad60e4db7d15ed8dbbb2c15237fd35b7a.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OEOVER_8h_1a217a937791d13b17161358f9d3bb260e.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO7__CTRL__OUTOVER_8h_1a59ba9bd87a7a5b7121f9b64e7915b334.html">Function RP2040::to_string(IO_BANK0_GPIO7_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__FUNCSEL_8h_1a320b61423911fde8f2f1b605468b5d2a.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__INOVER_8h_1a14d5386acf083759cef5c98dc2b0d28c.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__IRQOVER_8h_1aa7b9b2b7b42a4e9d77371576f3c26097.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OEOVER_8h_1aeb6efbb46c8438ba812cc52cd1713a84.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO8__CTRL__OUTOVER_8h_1a47f7d8bd44f9c2b6558e2e7b62620326.html">Function RP2040::to_string(IO_BANK0_GPIO8_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__FUNCSEL_8h_1a26067e1aebb79a2d56464708fe311818.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__INOVER_8h_1aa38d0ba9b02ca490c95355217192b2bb.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__IRQOVER_8h_1affee589640df09763ce75ca49c50eea2.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OEOVER_8h_1ac02279a72c399d21f391f5f63350b924.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK0__GPIO9__CTRL__OUTOVER_8h_1a2d42f87bcd36ca539af5c5c9800bfbc5.html">Function RP2040::to_string(IO_BANK0_GPIO9_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__INOVER_8h_1a48a82819fc7fd136dafb9761e317a72d.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__IRQOVER_8h_1a7f1cf09d4f52141be55c3c3b07e14668.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OEOVER_8h_1aab7dca478e8c1d81295814aa75191dad.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__OUTOVER_8h_1ae22a355f1e258a94c8f2b94668b03171.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__INOVER_8h_1a5818ac5663e5d224ff0e963d06381a31.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__IRQOVER_8h_1af1cb069436f5cdeb31af471812e2dfd2.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OEOVER_8h_1aa2d0f513ecfa95db82df9363c86a10f6.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__OUTOVER_8h_1a0fa0ca6f2f2fb59137a7e1005a104500.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__INOVER_8h_1a2dff5cb7922db00328ee6916ae143c67.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__IRQOVER_8h_1a2fdcb30dce27428ecd637dca8d890c49.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OEOVER_8h_1a0d0ba1022f6d913dbfec68d20b46b3cc.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__OUTOVER_8h_1a9b2dfaa1daec7bdf31c56005eecf6ed5.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__INOVER_8h_1aaad4135028b26e19cb01d133ba5566a9.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__IRQOVER_8h_1a1cdaa5fe591325c9803eb5f01cb42b33.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OEOVER_8h_1a9333ff5693995cb7d911af46a1ac7eae.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__OUTOVER_8h_1a72ef153a0ecebcd4c7fbf637333ad5e7.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__INOVER_8h_1a6b9faf802b41f65dcf1dc40898a09f06.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__IRQOVER_8h_1ab4dc6210df60451ac58255e76a9fb611.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OEOVER_8h_1a429ebcebf814101b3c4df2867d47a136.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__OUTOVER_8h_1a1b596187166a360c12b0c9f3ab0418c3.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__INOVER_8h_1a69ac4c6e8a49d0a3417fa0a2915c4e77.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__IRQOVER_8h_1a912d71a65a4177d2db945648cf98a115.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OEOVER_8h_1acf048008fb2d73a43389494b399a650a.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__OUTOVER_8h_1a65e3bc188c879f3db849b37f7533023f.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO0__DRIVE_8h_1a2678f03155e0a24bd3f60375877cce1b.html">Function RP2040::to_string(PADS_BANK0_GPIO0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO10__DRIVE_8h_1a3f1dc407bd954512a3ac9135380a0fbe.html">Function RP2040::to_string(PADS_BANK0_GPIO10_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO11__DRIVE_8h_1ad8c360e10ad1e56c21584d47f007a223.html">Function RP2040::to_string(PADS_BANK0_GPIO11_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO12__DRIVE_8h_1a32c751fa998ef0a2d5e7a971889ac966.html">Function RP2040::to_string(PADS_BANK0_GPIO12_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO13__DRIVE_8h_1adeaaaef166a341d293c623fa748c2078.html">Function RP2040::to_string(PADS_BANK0_GPIO13_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO14__DRIVE_8h_1acc0f8c58b9312176ae26308a7edaa62a.html">Function RP2040::to_string(PADS_BANK0_GPIO14_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO15__DRIVE_8h_1a0b7568d6481d34788e28f6598cc140f0.html">Function RP2040::to_string(PADS_BANK0_GPIO15_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO16__DRIVE_8h_1aed3670423b4bd02b9b434b78203b1d39.html">Function RP2040::to_string(PADS_BANK0_GPIO16_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO17__DRIVE_8h_1aec722c1761d0802e439f021a143c5f16.html">Function RP2040::to_string(PADS_BANK0_GPIO17_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO18__DRIVE_8h_1ac8d783a13a701cd00b1cc8780decb29d.html">Function RP2040::to_string(PADS_BANK0_GPIO18_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO19__DRIVE_8h_1ac3b254b3e1fd68df8ac2290d0298445a.html">Function RP2040::to_string(PADS_BANK0_GPIO19_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO1__DRIVE_8h_1aad4a2d752c8afd3a3f3f304488b6f9e6.html">Function RP2040::to_string(PADS_BANK0_GPIO1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO20__DRIVE_8h_1a1f3e26317746caa734ad5f02fec99a7c.html">Function RP2040::to_string(PADS_BANK0_GPIO20_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO21__DRIVE_8h_1ab0e148a0e73d0f41f53016d4d5bd8920.html">Function RP2040::to_string(PADS_BANK0_GPIO21_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO22__DRIVE_8h_1ae1eaf0ee2a9552b6eaf8f89a514ccad8.html">Function RP2040::to_string(PADS_BANK0_GPIO22_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO23__DRIVE_8h_1a35726aa12388327dbc3378cd5d4448d6.html">Function RP2040::to_string(PADS_BANK0_GPIO23_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO24__DRIVE_8h_1aa4d621259fd5d6820efeee7766c19d91.html">Function RP2040::to_string(PADS_BANK0_GPIO24_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO25__DRIVE_8h_1ae1640ed122c67ae7b91d7a03b0edbf36.html">Function RP2040::to_string(PADS_BANK0_GPIO25_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO26__DRIVE_8h_1a08193d8f3c03d93f9ad2d73a8f69d02a.html">Function RP2040::to_string(PADS_BANK0_GPIO26_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO27__DRIVE_8h_1afe484f5f0434258dd0749cf188bcd7db.html">Function RP2040::to_string(PADS_BANK0_GPIO27_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO28__DRIVE_8h_1acedd99e4e2a363e7bd1b0b249e7c8893.html">Function RP2040::to_string(PADS_BANK0_GPIO28_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO29__DRIVE_8h_1a5e84c6f8639ac5181b2841cf6cc265de.html">Function RP2040::to_string(PADS_BANK0_GPIO29_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO2__DRIVE_8h_1aae0e4d62d451aa59af2a97716f5477fa.html">Function RP2040::to_string(PADS_BANK0_GPIO2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO3__DRIVE_8h_1ad976e420b927f102fd49f393f395317e.html">Function RP2040::to_string(PADS_BANK0_GPIO3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO4__DRIVE_8h_1af93dacb85c1b864f24aed04b4f32159e.html">Function RP2040::to_string(PADS_BANK0_GPIO4_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO5__DRIVE_8h_1a40e0bd34fa68f177b46109d225ede0a8.html">Function RP2040::to_string(PADS_BANK0_GPIO5_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO6__DRIVE_8h_1afcb3146e51791845a127dfc36b669c59.html">Function RP2040::to_string(PADS_BANK0_GPIO6_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO7__DRIVE_8h_1a5f5b49eea49c4b3af5ecfe852d5a22de.html">Function RP2040::to_string(PADS_BANK0_GPIO7_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO8__DRIVE_8h_1afd2aefbc974c016963cba382e38171b1.html">Function RP2040::to_string(PADS_BANK0_GPIO8_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__GPIO9__DRIVE_8h_1afcad9459086740af4d3118e494461ef7.html">Function RP2040::to_string(PADS_BANK0_GPIO9_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWCLK__DRIVE_8h_1a8cdfb757ef34c02b68e7abe56a02c352.html">Function RP2040::to_string(PADS_BANK0_SWCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK0__SWD__DRIVE_8h_1ad95af9758bf3aededd735795f693218c.html">Function RP2040::to_string(PADS_BANK0_SWD_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SCLK__DRIVE_8h_1a51779116a81f8f340288805811426fa7.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SCLK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD0__DRIVE_8h_1af5a1633437094727305e2caccc9ad2a6.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD0_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD1__DRIVE_8h_1a1d2fe99f38a5791b8672c3ccf32d0868.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD1_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD2__DRIVE_8h_1af94a9572789550c94c09ae3aa6b398c1.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD2_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SD3__DRIVE_8h_1a8519c6ba831ada70bf51fcf20ed9c51a.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SD3_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__GPIO__QSPI__SS__DRIVE_8h_1a12b93649df9f025fd3104513a75c1451.html">Function RP2040::to_string(PADS_QSPI_GPIO_QSPI_SS_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH0__CSR__DIVMODE_8h_1a4ef002798e870ae30be0d63dc778963e.html">Function RP2040::to_string(PWM_CH0_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH1__CSR__DIVMODE_8h_1a31526358cce5e7064adc1f1b6d5422c5.html">Function RP2040::to_string(PWM_CH1_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH2__CSR__DIVMODE_8h_1a7de609df86d67646b8aab733c2af325a.html">Function RP2040::to_string(PWM_CH2_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH3__CSR__DIVMODE_8h_1a12296ac9fe00cf96e827344e621f1b64.html">Function RP2040::to_string(PWM_CH3_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH4__CSR__DIVMODE_8h_1ae2e7b7e82ac70dd22031d50c303cecfa.html">Function RP2040::to_string(PWM_CH4_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH5__CSR__DIVMODE_8h_1a40bd0403ed6ef9916841dc5c0d9d0cac.html">Function RP2040::to_string(PWM_CH5_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH6__CSR__DIVMODE_8h_1a1b7df6456d6d55dd99c832af395f7b0e.html">Function RP2040::to_string(PWM_CH6_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__CH7__CSR__DIVMODE_8h_1ab0459a5b1a3bfd28fe1a6f263bc33d35.html">Function RP2040::to_string(PWM_CH7_CSR_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a9bbd09f136b241e6486f223846804d68.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP0__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0f5920223335d9b6c6e168ef239cf863.html">Function RP2040::to_string(USBCTRL_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c94b1a08f6c2cc6f5f2ea11f83c99cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__IN__CONTROL__ENDPOINT__TYPE_8h_1a24983afb3a7deba66758279f7e187330.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6394870bf36980b0dd01a211ab5e69ec.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP10__OUT__CONTROL__ENDPOINT__TYPE_8h_1a51bc23a3e1c021223a77fb12e062590a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a752a990258b3ffa298ff9a1c1aaadddb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__IN__CONTROL__ENDPOINT__TYPE_8h_1ab944e0bdefb0840d8bdb1738fd54291c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab8b0030dd28184bd97dd23ac12355baf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP11__OUT__CONTROL__ENDPOINT__TYPE_8h_1afea14c1232e96d968320a0390f79f38c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5ab8cf77610a82425e78af26b78eb26d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__IN__CONTROL__ENDPOINT__TYPE_8h_1a01f41ac4e65981aafd8dd5843c8916e2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab214650e9f112db3de1a4bd3e28f8918.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP12__OUT__CONTROL__ENDPOINT__TYPE_8h_1ad5a451315a446d11aec1fbee90cb5298.html">Function RP2040::to_string(USBCTRL_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab2c1cf18d7f45ee18ae07731d0614c64.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__IN__CONTROL__ENDPOINT__TYPE_8h_1a04b546fd29af5eb442fcc0456f192b8b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af66aa260d42db3a43efe7e4a7d33f599.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP13__OUT__CONTROL__ENDPOINT__TYPE_8h_1a190c415f86300606158430fe2a869ef8.html">Function RP2040::to_string(USBCTRL_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a7ff5513c875472c9ae7e044f60b3f5f3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__IN__CONTROL__ENDPOINT__TYPE_8h_1aec1554a273769f9a0ac59339e9cb40ce.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad13c84cde75080c37ac67cffcac79a4d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP14__OUT__CONTROL__ENDPOINT__TYPE_8h_1a47864fefcfdf0598bbea39e8bfd3c8cf.html">Function RP2040::to_string(USBCTRL_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a8d3fbb445ae7cc3db4b9f0a0a924ed6f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__IN__CONTROL__ENDPOINT__TYPE_8h_1a134729f19c8facd6078ef0a2f7a5a9f2.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa21cf8b206a114a6a259b33d8a435bb6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP15__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeca4882b21550042243a882e994bbed9.html">Function RP2040::to_string(USBCTRL_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aa3f39cb0e240e45c273798b646620f21.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__IN__CONTROL__ENDPOINT__TYPE_8h_1a7e725d7b791aab4fac6e24f0e010777d.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a521e844971aa60ad6718b819ebb09f28.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP1__OUT__CONTROL__ENDPOINT__TYPE_8h_1acac0ba32bdf3c8bafd8700de6b8422e5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a76e1f7b0088a78133e5950b21c3e553f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__IN__CONTROL__ENDPOINT__TYPE_8h_1ac356d4f26b749e01d91708e16475ff93.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a0ec7586a00aba50bd695d79a07a70f46.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP2__OUT__CONTROL__ENDPOINT__TYPE_8h_1a76711027a53eaf23e0ddbc1c2da48903.html">Function RP2040::to_string(USBCTRL_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c70fc7c4982dc8de1b03b4f8be3d115.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__IN__CONTROL__ENDPOINT__TYPE_8h_1a812d720ab12c29aa617693a063f2a98f.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6eff69013c13a30d118a2bc5d321bedb.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP3__OUT__CONTROL__ENDPOINT__TYPE_8h_1a283de7b5a3818c61a0b486325ef05085.html">Function RP2040::to_string(USBCTRL_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1acc827c457bba807de0bd7c4a6a860a3c.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__IN__CONTROL__ENDPOINT__TYPE_8h_1ad5cf008d83850db235eed26b09f06829.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab35fcf9a09632cc30f4238e9a9fa0e31.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP4__OUT__CONTROL__ENDPOINT__TYPE_8h_1aa84a2df9b332258cb3446300dfb8d9e6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a776a4a24535f97d56e41c644e6d61151.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__IN__CONTROL__ENDPOINT__TYPE_8h_1af425f234b94fedf23d380a278bc1f067.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ae8d024b5e0e294103c8e45fe34f75f42.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP5__OUT__CONTROL__ENDPOINT__TYPE_8h_1aba5d0a5068327f80828ed40b6057b8c4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ad760fc3221dbf740d11963335d040526.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__IN__CONTROL__ENDPOINT__TYPE_8h_1a695adf41639eb4c184930dced618d019.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a5bf8b3ff947c2f5aa5d4e41d6c714cb0.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP6__OUT__CONTROL__ENDPOINT__TYPE_8h_1aeb14c46309ff339dbbf0be77e6171ca3.html">Function RP2040::to_string(USBCTRL_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1aeef48ff6c9efd44b80132032e6fc6765.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__IN__CONTROL__ENDPOINT__TYPE_8h_1a9d5a1a8c5d0ab2d824596dcec7a5baf4.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ab40330f0596898fc8cbd6ebb0f34381a.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP7__OUT__CONTROL__ENDPOINT__TYPE_8h_1a30d9737dca658b4325f08fa7326fee53.html">Function RP2040::to_string(USBCTRL_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a6c892af7ab6fbb468c713468a867323b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__IN__CONTROL__ENDPOINT__TYPE_8h_1a80c9f8dc0b76fd251496afeebae7d9b1.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1ac7db27ed1b81400f7205d5ee539e427b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP8__OUT__CONTROL__ENDPOINT__TYPE_8h_1aadca9d84c7790fcf95affdb81170825b.html">Function RP2040::to_string(USBCTRL_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1a66a0ffe3a7bade161e40314f0d8aeb86.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__IN__CONTROL__ENDPOINT__TYPE_8h_1a51bd11add46e4d1365cd8db5843e39d5.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__BUFFER__CONTROL__DOUBLE__BUFFER__ISO__OFFSET_8h_1af78d7d877580401c0bfdb98fb4593d94.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__EP9__OUT__CONTROL__ENDPOINT__TYPE_8h_1adbf5be3bad57ea33a52d79b9e902c5d6.html">Function RP2040::to_string(USBCTRL_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1af5eeb86f61c7e29616c45ecfb56bb7fd.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c0_8h_1a53042ce2527d6166a4438ec7bbac5e3d.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank0_8h_1ae2f90a6ca266de82dadf0691fa714dc6.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank0_8h_1a285973dfe266fffe0701d41f84d049d8.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1aea963fba5059ce1d7e0cde23daf81c48.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio0_8h_1a5dded31cbe3b29ddfd4b706c5e721fea.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a2129afee86f2a72d21a6a259a2b1c4a0.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi0_8h_1a96f1d3514cd3886d4fb013c96510e912.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aa69c84f31571e585394bb62254b01b96.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart0_8h_1aca88fe221455091cffdb2bf9bb768559.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
</ul>
</li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1dma.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct dma</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="struct-dma">
<span id="exhale-struct-structrp2040-1-1dma"></span><h1>Struct dma<a class="headerlink" href="#struct-dma" title="Permalink to this headline">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_dma.h.html#file-src-generated-structs-dma-h"><span class="std std-ref">File dma.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Permalink to this headline">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dmaE">
<span id="_CPPv3N6RP20403dmaE"></span><span id="_CPPv2N6RP20403dmaE"></span><span id="RP2040::dma"></span><span class="target" id="structRP2040_1_1dma"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dma</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dmaE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>DMA with separate read and write masters </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH0_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH0_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH0_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1afaa019553e43a68631e5122e886d6b74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH0_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH0_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH0_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH0_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a5768ee914566462350ae2c4f383e2915"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH0_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH0_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH0_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH0_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aca9740c7385fe1a207d7dbfd199fce8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH0_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH0_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH0_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH0_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ab6e8fc1cf7551624c4668408b56bdab3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH0_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH0_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a222db7620ac3659136afa340c097da26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH0_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH0_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ac15e9201c435eb347952f34ecff88063"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH0_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH0_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1abbc1e044d818478eee3d50ccffe6511c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH0_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH0_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH0_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a50d96d8a3631952a261a69e88ea1c6a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH0_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH0_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH0_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ab2f00dc70c8d8ffa0aba687005e3f001"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_DATA_SIZEE27DMA_CH0_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH0_CTRL_TRIG_DATA_SIZEE27DMA_CH0_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH0_CTRL_TRIG_DATA_SIZEE27DMA_CH0_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_DATA_SIZE__DMA_CH0_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aa2909e1eaeabd2ce007ca1e87772b6e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_DATA_SIZEE27DMA_CH0_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH0_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH0_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1afa97ea31d0eb2960ee5d10e1152021c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH0_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH0_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a9208a05f05be72ffcf0efecaae9155ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH0_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH0_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH0_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aa29259a787bdae8f07a6b9195f8569d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH0_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH0_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH0_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH0_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a46279215a619037e5c44205fafa8aacb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH0_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH0_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a6f7e8d33bd3a088ce10bedd43354f4e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH0_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH0_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a37dae6e2ac84be2e2a7d22fc2c320239"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH0_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH0_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a8b35e2fac78e2136b9673a5a0ce0dfa8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH0_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH0_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH0_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ad600130fd1a94c2deced7d2b76eba796"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH0_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH0_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH0_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ae111472b089f0cbee37c337e68f364ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_RING_SIZEE27DMA_CH0_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH0_CTRL_TRIG_RING_SIZEE27DMA_CH0_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH0_CTRL_TRIG_RING_SIZEE27DMA_CH0_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_RING_SIZE__DMA_CH0_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a8d58258424b0473082059c6c15fc9533"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_RING_SIZEE27DMA_CH0_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH0_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH0_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a0c5e8ddde20f96bd633faa67f2704a0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH0_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH0_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ab70fe4c34ec99ab792ea543f5cc5fd83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH0_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH0_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH0_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a5ddfc67c3f8327e5102748a19a8a79c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH0_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH0_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH0_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH0_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a6dbf7b788c60816a03567e2cafbcedb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH0_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH0_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH0_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a85e2c5140b09e3528f050492819b6b40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH0_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH0_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a5e77ae2c3bf9069ce94b35669d47c7ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH0_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH0_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1aa241c3d32237e55e20b6e89a0a755e9d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html#_CPPv4N6RP204026DMA_CH0_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH0_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_TREQ_SELE26DMA_CH0_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH0_CTRL_TRIG_TREQ_SELE26DMA_CH0_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH0_CTRL_TRIG_TREQ_SELE26DMA_CH0_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_TREQ_SEL__DMA_CH0_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a1c7ab7adb2a6a8d94875bfe3fff5e5be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html#_CPPv4N6RP204026DMA_CH0_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH0_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_TREQ_SELE26DMA_CH0_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a2b1b3040d4f3dd4403050ae8fa0fbc2b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a7da30ab77673b45f7eff4b3a17a4fa4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH0_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH0_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a9e4f5a98cb033b7897ba9769196e4e53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH0_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH0_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH0_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a846441e7a13bde382485cc8f77fb2d04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH0_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH0_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH0_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH0_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a4585e30d6fd6d458f3de545b1e49756e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH0_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH0_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH0_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH0_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a30f51ea170364378ae304eb228059430"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH0_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH0_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH0_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH0_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1acda7364abcb44d3f6337d91499a584ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH0_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH0_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH0_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH0_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a3d356da985145cecbe66e00d96a7ccb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH0_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a9f51f4efd3910739c021bf0f2103a902"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH0_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ab504a435b2cd5c11dcd90ad1eb12f6e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH0_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH0_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a382cf3bd36b7d97fb3861138e388f50a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH0_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH0_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH0_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a8d42d88b982f2ca4072d45df6d17f655"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH0_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH0_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH0_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH0_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a5a6fc70f993b7c4e7c150996b9efe5e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH0_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH0_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a140e210f7e4b18dff7c57f3fb67e0b8b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH0_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH0_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a6a98cd0f59ef917555d63ed119a1a16c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH0_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH0_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a56e419c567c62cf51cd5eb9448d4dab9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH0_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH0_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH0_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ab326da8979ad38fed98e27b39d583824"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH0_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH0_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a7908d35fe521f678a5beaa6ec831c684"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH0_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH0_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a7068353a2ae9649a51e39eeacc286a62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH0_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH0_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH0_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a32494b45377cc1d67199b7644ddf9143"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH0_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH0_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH0_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH0_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH0_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH0_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a3c495ff82866c851de085a45733ae2c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH0_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH0_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH0_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH0_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH0_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aeb4239be0c7fb9362b688675f819f258"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH0_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH0_CTRL_TRIGERbRbR27DMA_CH0_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH0_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH0_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH0_CTRL_TRIGERbRbR27DMA_CH0_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH0_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH0_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH0_CTRL_TRIGERbRbR27DMA_CH0_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH0_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH0_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH0_CTRL_TRIG__bR.bR.DMA_CH0_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH0_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH0_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a042d9c3f6761d827c2442ad3159e12f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html#_CPPv4N6RP204026DMA_CH0_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH0_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH0_CTRL_TRIGERbRbR27DMA_CH0_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH0_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH0_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH0_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 0 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH0_CTRL_TRIGEbb27DMA_CH0_CTRL_TRIG_DATA_SIZEbb27DMA_CH0_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH0_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH0_CTRL_TRIGEbb27DMA_CH0_CTRL_TRIG_DATA_SIZEbb27DMA_CH0_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH0_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH0_CTRL_TRIGEbb27DMA_CH0_CTRL_TRIG_DATA_SIZEbb27DMA_CH0_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH0_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH0_CTRL_TRIG__b.b.DMA_CH0_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH0_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH0_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a5ffc49e54ae38bd8a008bdd6f417fbd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__DATA__SIZE_8h_1abcd2c38655b2d10b6713c21a45665bc4.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__RING__SIZE_8h_1abed3344cdd2bd3a9b2f9ed4fe83e4ef1.html#_CPPv4N6RP204027DMA_CH0_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH0_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH0__CTRL__TRIG__TREQ__SEL_8h_1a81d4e7d340b07b4ae3edb29eac6fcebc.html#_CPPv4N6RP204026DMA_CH0_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH0_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH0_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH0_CTRL_TRIGEbb27DMA_CH0_CTRL_TRIG_DATA_SIZEbb27DMA_CH0_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH0_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH0_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 0 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH1_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH1_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH1_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a864344e1e691c4eb18effec036526877"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH1_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH1_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH1_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH1_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ae2c1989b7b93e8a24030733d08a7d010"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH1_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH1_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH1_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH1_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1af9ee000f596729426b36936dad755eef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH1_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH1_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH1_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH1_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1af1965869aaea59144b5c1bd2bae53db5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH1_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH1_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1afbc0728ace6432a5a886e92b43a54d7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH1_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH1_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1af866bc6cf7e18bc1942ed9dbd728dad5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH1_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH1_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1af74c410a5fe08992f5c59b7714037a9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH1_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH1_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH1_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ac187d12f7faf988f0ff812f759f62cd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH1_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH1_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH1_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a486dc8bf798f5ca06ac1f8336b74ee90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_DATA_SIZEE27DMA_CH1_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH1_CTRL_TRIG_DATA_SIZEE27DMA_CH1_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH1_CTRL_TRIG_DATA_SIZEE27DMA_CH1_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_DATA_SIZE__DMA_CH1_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aa4097761259fdd8148c36f56ea1b6c4e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_DATA_SIZEE27DMA_CH1_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH1_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH1_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aa922a9719e719e3d99ffa01df37e46d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH1_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH1_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aeb8ee0a5d906191c4e975dc7351abb21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH1_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH1_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH1_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a38ca22098983fe6f7852f68e0927b56e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH1_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH1_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH1_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH1_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a92e1f5838286b70a9f457c6447928dcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH1_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH1_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a81a9c70732072bedd7eedf4c9156caff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH1_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH1_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ac9a7f6add1a569468b77fad785e790de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH1_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH1_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a6bea71741e97112ab078ea0bd854da5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH1_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH1_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH1_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a841f260fb0873b737d0a3465680f8c5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH1_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH1_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH1_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a7e45dcec0b16272fde18c1c5e656177e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_RING_SIZEE27DMA_CH1_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH1_CTRL_TRIG_RING_SIZEE27DMA_CH1_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH1_CTRL_TRIG_RING_SIZEE27DMA_CH1_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_RING_SIZE__DMA_CH1_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a878e1e837442440a7993eacbff7f8b5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_RING_SIZEE27DMA_CH1_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH1_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH1_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a5272bde7cd1be6aebd4263589a7db945"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH1_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH1_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a25331fdb2ba5593e3ca7981ff2fda5cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH1_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH1_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH1_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac84a1e6b962afce78bfb221d2a92c6da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH1_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH1_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH1_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH1_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a6e21acd7c57afdf96e5322d956d1262e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH1_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH1_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH1_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a1bd7ee5050a8d0c6c293903d945b9f74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH1_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH1_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1ae4410eb81ea8179d3732c668eb07d5ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH1_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH1_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a0f9507cff5a99f98e6fa41e24dba05bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html#_CPPv4N6RP204026DMA_CH1_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH1_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_TREQ_SELE26DMA_CH1_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH1_CTRL_TRIG_TREQ_SELE26DMA_CH1_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH1_CTRL_TRIG_TREQ_SELE26DMA_CH1_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_TREQ_SEL__DMA_CH1_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a425c5d578231683efcc1d23aa1650790"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html#_CPPv4N6RP204026DMA_CH1_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH1_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_TREQ_SELE26DMA_CH1_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a56ea0f37cc0cae0c97df21ab0d314b98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a68d8b3374893459d832d6e17a9b69115"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH1_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH1_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a89653b4aa731870eecc3a403b130a58b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH1_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH1_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH1_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a0f2755bcfc022c2b9ffafeade5868669"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH1_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH1_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH1_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH1_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a8f906447dc46bb57abfb32731a09016e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH1_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH1_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH1_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH1_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a2f78f7c0507ff235786d983e8cc9ddd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH1_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH1_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH1_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH1_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a5da21c30c35e70d6032d57dd44b5a402"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH1_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH1_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH1_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH1_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ad5cd0ffe53ebb1e746fa7caf5d07e6a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH1_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a3003682f4043aad65b9c1305a6281fb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH1_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a83a22351a29016c355b528729182af5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH1_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH1_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a695edd605038e4301695a8f1b4a2edfd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH1_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH1_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH1_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a2ad327b8c3c3576b94be4b633c585ea9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH1_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH1_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH1_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH1_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a3269fa39aecb9da12c624181589e10b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH1_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH1_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a754c93e36fcbfca153ec78531abc1927"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH1_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH1_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1abda2990f4ffe3446d616b2e769a78c13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH1_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH1_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a9b7204c467ff940b52bf8f7cc8fbf9b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH1_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH1_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH1_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a04533a325a6112bdf4d2708720f388ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH1_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH1_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a8382efc4c10b60a29bd23853d091877d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH1_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH1_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aefdea6067f5b119ab391f738bd9840ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH1_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH1_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH1_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1afb16d052cffa54d44b1afcf27956e34d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH1_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH1_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH1_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH1_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH1_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH1_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a6da7f8fbef9f6266ca425f8b94828d11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH1_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH1_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH1_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH1_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH1_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a90957272af23aaed883744d35c843823"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH1_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH1_CTRL_TRIGERbRbR27DMA_CH1_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH1_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH1_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH1_CTRL_TRIGERbRbR27DMA_CH1_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH1_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH1_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH1_CTRL_TRIGERbRbR27DMA_CH1_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH1_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH1_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH1_CTRL_TRIG__bR.bR.DMA_CH1_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH1_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH1_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a4d06ffd7248060d0aece7dd7cb287c3c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html#_CPPv4N6RP204026DMA_CH1_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH1_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH1_CTRL_TRIGERbRbR27DMA_CH1_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH1_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH1_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH1_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 1 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH1_CTRL_TRIGEbb27DMA_CH1_CTRL_TRIG_DATA_SIZEbb27DMA_CH1_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH1_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH1_CTRL_TRIGEbb27DMA_CH1_CTRL_TRIG_DATA_SIZEbb27DMA_CH1_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH1_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH1_CTRL_TRIGEbb27DMA_CH1_CTRL_TRIG_DATA_SIZEbb27DMA_CH1_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH1_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH1_CTRL_TRIG__b.b.DMA_CH1_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH1_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH1_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a2f82c13a80c132c98eb8c53e4ca3339f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__DATA__SIZE_8h_1a43ce52026dc818883f6102b31b814419.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__RING__SIZE_8h_1a81876d1c59561ef2cf4d3fa1ef62d999.html#_CPPv4N6RP204027DMA_CH1_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH1_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH1__CTRL__TRIG__TREQ__SEL_8h_1a42624920161a413f0191bfd1da298da3.html#_CPPv4N6RP204026DMA_CH1_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH1_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH1_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH1_CTRL_TRIGEbb27DMA_CH1_CTRL_TRIG_DATA_SIZEbb27DMA_CH1_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH1_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH1_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 1 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH2_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH2_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH2_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a8db35b5b986e5f5cb78239f0087ad731"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH2_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH2_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH2_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH2_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a89d771cd0a1c9cc7aa89251b06c53a5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH2_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH2_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH2_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH2_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aeebfb77df52ed779bb220628a405417a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH2_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH2_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH2_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH2_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aa4f3c15cf253ed6306505f89777f9d15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH2_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH2_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ab1f3889dbe398cb0ae2a146bd7021aa0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH2_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH2_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a5cb4a7811f60a5a516b4a3729fbd096e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH2_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH2_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aeebcb9e0bd62e627dbb547729be98544"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH2_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH2_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH2_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1adce644c092b221d00b25af11ddd134b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH2_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH2_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH2_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1af4f810712e43efd65f7faf8a7cc75ec2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_DATA_SIZEE27DMA_CH2_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH2_CTRL_TRIG_DATA_SIZEE27DMA_CH2_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH2_CTRL_TRIG_DATA_SIZEE27DMA_CH2_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_DATA_SIZE__DMA_CH2_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1adcd924f6dc44b44c2283cfcfa579d348"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_DATA_SIZEE27DMA_CH2_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH2_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH2_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1adf0efce44cc021bf65a5f38e8c72cf5a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH2_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH2_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1addc068bb032b7a560057d642480a0e07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH2_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH2_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH2_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a0c028e1e0526444c413ab421cfd4632f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH2_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH2_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH2_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH2_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a588842ec2ab8a8b40afc2b60935d9a9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH2_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH2_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1acf2024ab5932b7d59316d3ee64a87dbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH2_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH2_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1aa724b7f33c2741ec03b202da9471028b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH2_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH2_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a23575ed18dbba0511dc270b6d4bca38e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH2_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH2_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH2_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a3ffaf25dfcd4157643007bcf0bba06ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH2_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH2_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH2_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a811f528af3d65a6c2f6075d7ad47a6f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_RING_SIZEE27DMA_CH2_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH2_CTRL_TRIG_RING_SIZEE27DMA_CH2_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH2_CTRL_TRIG_RING_SIZEE27DMA_CH2_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_RING_SIZE__DMA_CH2_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aa0f07b98b06cd7558189d2a45f53132b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_RING_SIZEE27DMA_CH2_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH2_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH2_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a7cf44bd82b4493dccc6f831ce13714a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH2_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH2_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac2963085b7eb3011f6d443e8e5ad12c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH2_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH2_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH2_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a3b7fbf7e6401eacf1a9e4f5ec1113fcd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH2_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH2_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH2_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH2_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a527acc46d6c26861dbd8143550d1e608"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH2_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH2_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH2_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1ac13426794b56964f519258e34e478d3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH2_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH2_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1adc424f832b33405b541c01bcbc8e7e83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH2_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH2_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a11462b26053a5cec8f8102e2d3776e00"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html#_CPPv4N6RP204026DMA_CH2_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH2_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_TREQ_SELE26DMA_CH2_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH2_CTRL_TRIG_TREQ_SELE26DMA_CH2_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH2_CTRL_TRIG_TREQ_SELE26DMA_CH2_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_TREQ_SEL__DMA_CH2_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1ab2d93aa066ab961515381ce445bcb7f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html#_CPPv4N6RP204026DMA_CH2_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH2_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_TREQ_SELE26DMA_CH2_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a11cf3de1a3885d53bc5c859383a029d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a64a3ddbbaaa39097f539c41ef8386412"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH2_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH2_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a4d0f5bde1bc6d7c80dd71cd242f90f96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH2_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH2_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH2_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a582f0025aae80f805aa9917923110b1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH2_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH2_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH2_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH2_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a7884246c6bb307ee223a1cb620d112a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH2_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH2_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH2_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH2_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ac99b5d4c4c89a0d396b34bcfff571eb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH2_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH2_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH2_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH2_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1abff9d9e00272380cd0ae7d8fbbfea7ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH2_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH2_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH2_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH2_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a95517cbb5f286e1ce42992b8aa8fd61f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH2_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a149a4f336d2df517f57be5a472f49aec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH2_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1aa2e1241c0b2bfaf1789bb5380e93dfe2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH2_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH2_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1adc3dc842048d3868b8990ae3f7c15cc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH2_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH2_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH2_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a3c93c3dae36f5881cee23662670fe907"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH2_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH2_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH2_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH2_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1abd0395a01369aca6fff6b9345a6fd270"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH2_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH2_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a083dd7adbebe82e6e172eef557a9552c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH2_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH2_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a70b00feea97ffcbc23b814bc350918b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH2_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH2_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ab82b66405f5ac501373f51d123fafe5d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH2_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH2_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH2_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a02eeee78763a41fa3de67233807ee5fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH2_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH2_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af5ca334f7b7d215526a7ab919df557c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH2_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH2_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a32d8048fe80e8de7c3b7b082d65b2b36"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH2_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH2_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH2_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1abe3009e48e5ebc2bc52c09fc69344d7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH2_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH2_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH2_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH2_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH2_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH2_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af3c2ee6b8a24bb168c9db97b4c7e248d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH2_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH2_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH2_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH2_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH2_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af77d5e55da914f6daea95406839c8d8c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH2_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH2_CTRL_TRIGERbRbR27DMA_CH2_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH2_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH2_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH2_CTRL_TRIGERbRbR27DMA_CH2_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH2_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH2_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH2_CTRL_TRIGERbRbR27DMA_CH2_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH2_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH2_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH2_CTRL_TRIG__bR.bR.DMA_CH2_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH2_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH2_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a1bca125e793f3391272f1724a282982f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html#_CPPv4N6RP204026DMA_CH2_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH2_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH2_CTRL_TRIGERbRbR27DMA_CH2_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH2_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH2_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH2_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 2 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH2_CTRL_TRIGEbb27DMA_CH2_CTRL_TRIG_DATA_SIZEbb27DMA_CH2_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH2_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH2_CTRL_TRIGEbb27DMA_CH2_CTRL_TRIG_DATA_SIZEbb27DMA_CH2_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH2_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH2_CTRL_TRIGEbb27DMA_CH2_CTRL_TRIG_DATA_SIZEbb27DMA_CH2_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH2_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH2_CTRL_TRIG__b.b.DMA_CH2_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH2_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH2_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a7119b657da8763666f7a7a1dd354a213"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__DATA__SIZE_8h_1a5dec9993c910044bf8675243b3056288.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__RING__SIZE_8h_1ab2ddcf7bce7788fa492eac9aebb8e63f.html#_CPPv4N6RP204027DMA_CH2_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH2_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH2__CTRL__TRIG__TREQ__SEL_8h_1a7abfbff6ae17016cc265322b9a161edc.html#_CPPv4N6RP204026DMA_CH2_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH2_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH2_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH2_CTRL_TRIGEbb27DMA_CH2_CTRL_TRIG_DATA_SIZEbb27DMA_CH2_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH2_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH2_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 2 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH3_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH3_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH3_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1abcdda70654e192044d62a9cd313546bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH3_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH3_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH3_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH3_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aaf1ea20839484344d41040eb18ef3349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH3_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH3_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH3_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH3_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a3600b895bac92721e25d93b48daf91fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH3_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH3_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH3_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH3_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a6aacd0fd82d3f793a68b6dc7608b65c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH3_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH3_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a2cb957179ce4f552ff54fe8121a574fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH3_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH3_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aad8650cd44c1dc7c846f394e365c95a7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH3_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH3_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aa176ca99780338d7f4e4f9e3a205c8b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH3_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH3_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH3_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a5937bb87853a7339f26167cc3fed39b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH3_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH3_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH3_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ace65a09ac5a1211db3373cda88b9bef9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_DATA_SIZEE27DMA_CH3_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH3_CTRL_TRIG_DATA_SIZEE27DMA_CH3_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH3_CTRL_TRIG_DATA_SIZEE27DMA_CH3_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_DATA_SIZE__DMA_CH3_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ab82bc041b5be914e4e61bafb3bbcea0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_DATA_SIZEE27DMA_CH3_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH3_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH3_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a2fce507563ca3ed9e1ffdf0023ec2547"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH3_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH3_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a08f35be78b4e7e6c9927687ce313462c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH3_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH3_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH3_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ac94c4247109342e3c056ac4b278f82af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH3_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH3_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH3_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH3_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a56763a5da457de1143a88ad8eca65ba1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH3_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH3_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a2af8d7ecc788173c68ef4428736ae78c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH3_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH3_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a1e84801bf720a0aea3b663f8ef4904e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH3_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH3_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ae5084cd18cb0c8de175553ff74243455"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH3_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH3_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH3_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ae8abb52036e7cb589b84744eeffc479d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH3_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH3_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH3_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a6058e0c34bf69ef8af76fef7683c71f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_RING_SIZEE27DMA_CH3_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH3_CTRL_TRIG_RING_SIZEE27DMA_CH3_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH3_CTRL_TRIG_RING_SIZEE27DMA_CH3_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_RING_SIZE__DMA_CH3_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a4b6ad6a6f35f93455c62f05531060992"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_RING_SIZEE27DMA_CH3_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH3_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH3_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a4c8132553fbdc0486e627a4b6381b422"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH3_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH3_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a5528d9bddb3e4a548a8b449946414aa2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH3_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH3_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH3_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ad051e27eea075ce0ced102a055967ee5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH3_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH3_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH3_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH3_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aedfbcb35cab9a507dffaeb54a6b1c9df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH3_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH3_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH3_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a85022f5116c858a136cb7979264170e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH3_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH3_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a630ab872b04b7f42b89af0459c1cdd6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH3_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH3_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1ae85f4dacb75e12ae4ba52e2c7969aeba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html#_CPPv4N6RP204026DMA_CH3_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH3_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_TREQ_SELE26DMA_CH3_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH3_CTRL_TRIG_TREQ_SELE26DMA_CH3_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH3_CTRL_TRIG_TREQ_SELE26DMA_CH3_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_TREQ_SEL__DMA_CH3_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a9c41f492f2a8d93fb73f3e06c5ed7f01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html#_CPPv4N6RP204026DMA_CH3_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH3_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_TREQ_SELE26DMA_CH3_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a9761d7487baf150ddd29734d94b47c9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a47681422cf390dd24e58f9a8e9a2b40a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH3_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH3_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1af2b412013b2f2af892d1ef921e30c699"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH3_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH3_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH3_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1ab0856dc2762c346ccf0187335ec2f535"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH3_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH3_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH3_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH3_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1af1253f7a824eb75934ac7156d0740082"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH3_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH3_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH3_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH3_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ac7e347bff726d05ab2034defcf3bcef8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH3_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH3_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH3_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH3_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a8387df2ad48672d6441e769ffec8c107"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH3_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH3_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH3_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH3_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a24c9c13ab145be0e321c5fbcdec8ecb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH3_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1af25618e8ccd1be5ef5fac6fccf1b2f2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH3_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a085954303a612a8e28aed7ca24577a04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH3_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH3_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1aa1ee6579f5fa1464292d1b2b10d7a979"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH3_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH3_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH3_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a80dbd3307065be36b45f62b27e48444a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH3_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH3_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH3_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH3_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a3ea5f2f804b6a281c9571da6017ffead"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH3_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH3_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aa4f428eb58a2a7c494c499dc47b80728"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH3_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH3_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a90d6b9ecc9a82811a7f22f4d3453ed7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH3_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH3_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a62c37b70ccc082d2a293ca5177adc708"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH3_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH3_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH3_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a74e0821bdc522e4d1de8ba9b61abac20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH3_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH3_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1abb4ac5502957068b1e0ec54a6ca7b1bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH3_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH3_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a0fc5288fd5baacb8aaa40429957b5369"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH3_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH3_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH3_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a11557068b8d30e40e9ad9e96ef53fcd4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH3_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH3_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH3_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH3_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH3_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH3_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aa89c121df37d66a64b7a9988a7f5f342"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH3_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH3_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH3_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH3_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH3_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a771abd089bde666396fe29aa5f771525"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH3_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH3_CTRL_TRIGERbRbR27DMA_CH3_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH3_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH3_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH3_CTRL_TRIGERbRbR27DMA_CH3_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH3_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH3_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH3_CTRL_TRIGERbRbR27DMA_CH3_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH3_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH3_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH3_CTRL_TRIG__bR.bR.DMA_CH3_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH3_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH3_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a7f765bb014832c9695cd780a81197452"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html#_CPPv4N6RP204026DMA_CH3_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH3_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH3_CTRL_TRIGERbRbR27DMA_CH3_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH3_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH3_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH3_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 3 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH3_CTRL_TRIGEbb27DMA_CH3_CTRL_TRIG_DATA_SIZEbb27DMA_CH3_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH3_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH3_CTRL_TRIGEbb27DMA_CH3_CTRL_TRIG_DATA_SIZEbb27DMA_CH3_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH3_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH3_CTRL_TRIGEbb27DMA_CH3_CTRL_TRIG_DATA_SIZEbb27DMA_CH3_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH3_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH3_CTRL_TRIG__b.b.DMA_CH3_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH3_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH3_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1ac46c1eb465d8de2bdc8814e09fa9cbdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__DATA__SIZE_8h_1a8a4b438d6032955bf933d6c8a9dfb331.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__RING__SIZE_8h_1ad06ede27a7e07b11e46cca676ac6da8a.html#_CPPv4N6RP204027DMA_CH3_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH3_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH3__CTRL__TRIG__TREQ__SEL_8h_1a7c5c31c150f2e1a8db89ed8d48600302.html#_CPPv4N6RP204026DMA_CH3_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH3_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH3_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH3_CTRL_TRIGEbb27DMA_CH3_CTRL_TRIG_DATA_SIZEbb27DMA_CH3_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH3_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH3_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 3 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH4_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH4_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH4_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a22c6bef2fcfc83bf05b57f1cafd475a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH4_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH4_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH4_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH4_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1adef2fed06b4adde50a4f5d6285ea8b1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH4_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH4_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH4_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH4_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aa3051d34c6ca72a603e9d7f85ac81b7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH4_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH4_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH4_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH4_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a0d1c13fbe8caf88af18b1624e4e1bf90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH4_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH4_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ac625c9b21dbad9b71ead435cdf1d55b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH4_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH4_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a3e11eb1fc8eeccc007aeb030ddcf66c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH4_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH4_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a707edb33dc50f569a48cbc0868d7fa6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH4_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH4_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH4_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ab58cf89479c5933a908787d973d73938"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH4_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH4_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH4_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aa1ed55b57759a06ac4a45468285e1577"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_DATA_SIZEE27DMA_CH4_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH4_CTRL_TRIG_DATA_SIZEE27DMA_CH4_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH4_CTRL_TRIG_DATA_SIZEE27DMA_CH4_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_DATA_SIZE__DMA_CH4_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ac6ab7e3c45d32da1bb9f71280f4a2381"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_DATA_SIZEE27DMA_CH4_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH4_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH4_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a5df7e70fc4ed8a492babdcef00a8c2d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH4_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH4_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1abde7266f7fcff3a4417dae31171edca2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH4_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH4_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH4_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a2d11b823ddf2e5c9ae62b1c80131e516"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH4_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH4_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH4_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH4_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a96f1636da174c879607cdd8158e42321"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH4_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH4_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a9e58aaeec8beab2624fcc5c036977e48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH4_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH4_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a0d22ca1eb277435137f1385ef7049a40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH4_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH4_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1abf999cabd9b87a77109ae62364bbcb1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH4_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH4_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH4_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a032f8805dba900bea33310ac74dd450d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH4_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH4_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH4_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a28ea0cd11929d82cc866778dbbc1b3bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_RING_SIZEE27DMA_CH4_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH4_CTRL_TRIG_RING_SIZEE27DMA_CH4_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH4_CTRL_TRIG_RING_SIZEE27DMA_CH4_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_RING_SIZE__DMA_CH4_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a109641c9917e3b85df4bdab4b3578a34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_RING_SIZEE27DMA_CH4_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH4_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH4_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a85237ad36b947d69be370446071b9e28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH4_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH4_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ab20b9ec01ebe8ae9b0598fd9240059c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH4_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH4_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH4_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a53eaa09193ded065bbbaaa481b2fd826"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH4_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH4_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH4_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH4_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a467cc5a45e54152264e9769c3e93a2da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH4_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH4_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH4_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1abaebac1bf700908c6c50fb8c48781d68"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH4_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH4_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a22d0a1cbfe6d2c6864467794bef22138"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH4_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH4_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a26275b31a4b49f1868591e0171d42751"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html#_CPPv4N6RP204026DMA_CH4_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH4_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_TREQ_SELE26DMA_CH4_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH4_CTRL_TRIG_TREQ_SELE26DMA_CH4_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH4_CTRL_TRIG_TREQ_SELE26DMA_CH4_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_TREQ_SEL__DMA_CH4_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a59e340108c9a0b22b6943cc85a22ed09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html#_CPPv4N6RP204026DMA_CH4_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH4_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_TREQ_SELE26DMA_CH4_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1afe38c5c523f9ed0d6daccc5a70c4935f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a12397b5f1333ce22ae176bc458bc27c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH4_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH4_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1aa04f09285a20194dd9c90777f7b9b4fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH4_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH4_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH4_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1ac21611a7e74162c815db795834620d45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH4_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH4_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH4_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH4_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a046dda0803c8bbfac2fb033eadbd2b8e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH4_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH4_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH4_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH4_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a03ae6b6df229978df4c11dc65d8e3cd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH4_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH4_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH4_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH4_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a8a6faa24e5670e794a54b98b6d319629"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH4_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH4_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH4_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH4_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ae216ebd571995b1af129741aadc349ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH4_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ab19cf264eeea706896e0740c6b90f251"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH4_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ae0647d317362bad61bd48104c01a1214"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH4_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH4_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a9ba1b47ade8103d25cc3810f205546e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH4_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH4_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH4_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1adea16618f64ee67a002a6a35cdaebf34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH4_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH4_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH4_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH4_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1ac15f887ae1b3d9470054b835d8156e13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH4_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH4_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a6c49cb9f541bbe5dfdf248d444b162bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH4_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH4_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a2eb156dbac866beb7eff525bef209105"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH4_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH4_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a77e8527a8056f92fe152d8ea14aaeb5b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH4_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH4_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH4_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aef3a2ae7b1afa0606f6c9b4855bcd89c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH4_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH4_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ad0f39d037dac60d4f76817afbf6805c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH4_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH4_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a844f5db68974b46bacc7fcbec68200b2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH4_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH4_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH4_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a084423e04c2e2785243ab1411c960aa0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH4_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH4_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH4_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH4_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH4_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH4_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a46f62d6c6530a86bd7aa6f7c71d24191"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH4_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH4_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH4_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH4_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH4_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a1520f1c798822db3f8358d1b6fa58e58"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH4_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH4_CTRL_TRIGERbRbR27DMA_CH4_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH4_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH4_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH4_CTRL_TRIGERbRbR27DMA_CH4_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH4_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH4_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH4_CTRL_TRIGERbRbR27DMA_CH4_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH4_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH4_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH4_CTRL_TRIG__bR.bR.DMA_CH4_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH4_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH4_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a3cfafceb64066170d5291d0f8c8993fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html#_CPPv4N6RP204026DMA_CH4_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH4_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH4_CTRL_TRIGERbRbR27DMA_CH4_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH4_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH4_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH4_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 4 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH4_CTRL_TRIGEbb27DMA_CH4_CTRL_TRIG_DATA_SIZEbb27DMA_CH4_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH4_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH4_CTRL_TRIGEbb27DMA_CH4_CTRL_TRIG_DATA_SIZEbb27DMA_CH4_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH4_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH4_CTRL_TRIGEbb27DMA_CH4_CTRL_TRIG_DATA_SIZEbb27DMA_CH4_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH4_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH4_CTRL_TRIG__b.b.DMA_CH4_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH4_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH4_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1af7d904fa8724471841e60bb4085cf3cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__DATA__SIZE_8h_1a893e3e85d8c65973d1d25d63011b94a9.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__RING__SIZE_8h_1a20841ee4c6a0b6ddb51481e03f7988bd.html#_CPPv4N6RP204027DMA_CH4_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH4_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH4__CTRL__TRIG__TREQ__SEL_8h_1af070eed24ca2f85c7f9bd7bf97a127cd.html#_CPPv4N6RP204026DMA_CH4_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH4_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH4_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH4_CTRL_TRIGEbb27DMA_CH4_CTRL_TRIG_DATA_SIZEbb27DMA_CH4_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH4_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH4_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 4 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH5_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH5_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH5_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a8bf9ceb2575326a615ff2ee7df954b53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH5_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH5_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH5_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH5_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad80ed6837ec962d2e76b8c8f7df0e1dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH5_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH5_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH5_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH5_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a467bdfb5955746dca9824c102964c91e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH5_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH5_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH5_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH5_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1abd0562f1716d73cd95f353bf31543817"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH5_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH5_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ab99d1e385d13663f1567e4d4ffe13a24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH5_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH5_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ae4d39bbb3a0f76584a6a69fe8ca79af4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH5_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH5_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1afa27d9154787b1307d10c315a549dc05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH5_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH5_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH5_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a3eb5a05234d94ce0e24c65a0cc13db31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH5_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH5_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH5_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a5bb55f53039ba645ded38df31baa67ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_DATA_SIZEE27DMA_CH5_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH5_CTRL_TRIG_DATA_SIZEE27DMA_CH5_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH5_CTRL_TRIG_DATA_SIZEE27DMA_CH5_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_DATA_SIZE__DMA_CH5_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a222e2f75779abac91b7d2565a8e84eeb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_DATA_SIZEE27DMA_CH5_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH5_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH5_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a1f9380e4083d8e10193820f274327afa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH5_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH5_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ac5c714645e271006dce170c4efafb3a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH5_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH5_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH5_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aa69bb3d2fe4f7bf47324354b21d9fddd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH5_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH5_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH5_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH5_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a4c5757ea33a803563dce610044135269"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH5_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH5_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1aedb33694c075c3a19f6159a377a199ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH5_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH5_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1acfd70fb63d9ae3274b2790ed51bec360"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH5_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH5_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a12a77a27a6da50e442d486ae4f846a5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH5_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH5_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH5_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a7c1c0dc52c4e8d0f479727f236ad26fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH5_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH5_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH5_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a71cde689ba96f25aefc1e9b692cba30b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_RING_SIZEE27DMA_CH5_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH5_CTRL_TRIG_RING_SIZEE27DMA_CH5_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH5_CTRL_TRIG_RING_SIZEE27DMA_CH5_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_RING_SIZE__DMA_CH5_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ad72b6d926ca3a10f55c2165efc970ecd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_RING_SIZEE27DMA_CH5_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH5_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH5_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a0dda80f796f616fa9aea2d87ab99fc39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH5_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH5_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a196c0fbd1568f5b00a7001e870e15d12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH5_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH5_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH5_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a74ee615089eaf30bd8542df6a9fc4ed2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH5_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH5_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH5_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH5_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1acfb0c1c16c6e6ea1bb11e44402a95355"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH5_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH5_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH5_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a093959b63c39d4e27709017d6484899b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH5_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH5_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1ab5b9046721e2131184ec086a4824e30d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH5_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH5_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a2dbb77152b0bbf664a2bd188d6b46351"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html#_CPPv4N6RP204026DMA_CH5_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH5_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_TREQ_SELE26DMA_CH5_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH5_CTRL_TRIG_TREQ_SELE26DMA_CH5_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH5_CTRL_TRIG_TREQ_SELE26DMA_CH5_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_TREQ_SEL__DMA_CH5_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1ae28cee0571918337262aed9420a8e585"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html#_CPPv4N6RP204026DMA_CH5_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH5_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_TREQ_SELE26DMA_CH5_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a191dfd1c0ee4bb8381fcd9b1fc80ca71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a630897b03582249ecc1b29496acf0ca4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH5_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH5_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1af94c7dc559c64d3912d8c7b6397c2d8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH5_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH5_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH5_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a8d769e235ac9bfb311ae32906925f426"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH5_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH5_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH5_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH5_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a888555f2c5594089c33ebe14e30b1856"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH5_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH5_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH5_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH5_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a0efc6f68ef7fae6166703bad2ce0f269"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH5_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH5_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH5_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH5_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a53d8c1c044f5376d593f0212eae55963"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH5_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH5_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH5_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH5_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1abec5e9348b604ed5deb3268de5cd3fed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH5_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1aeb850d856a8421b5091d6348911974f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH5_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a52c89f718c04488bd16a6a5eef43eae1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH5_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH5_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1aafddecc936ca8bb7cbfeb0f0c1878e37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH5_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH5_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH5_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a238c80bb46dfbce9dee9939185330c2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH5_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH5_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH5_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH5_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a542dc72a733797ebe5f46c7b0744bf1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH5_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH5_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a99ae238c8c125487146b56e3c06784c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH5_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH5_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af03365f71afea72263f595ef065170ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH5_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH5_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ad21acb97cc2591bab22c602285daea3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH5_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH5_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH5_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a5a3cdbf6b71abc9a7dfa85d344c500a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH5_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH5_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a67991b62a7e233a5bb93c79deaa5f24a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH5_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH5_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aacb1a423692397566421e0803e3b84b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH5_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH5_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH5_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ab8ac9227f28548262a0f7ec13f55a8e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH5_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH5_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH5_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH5_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH5_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH5_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a8bd2cce091374d298ffacaacafbb80ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH5_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH5_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH5_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH5_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH5_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af545d7484b9dd1536f54c03db3771b94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH5_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH5_CTRL_TRIGERbRbR27DMA_CH5_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH5_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH5_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH5_CTRL_TRIGERbRbR27DMA_CH5_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH5_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH5_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH5_CTRL_TRIGERbRbR27DMA_CH5_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH5_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH5_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH5_CTRL_TRIG__bR.bR.DMA_CH5_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH5_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH5_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a0eab6f175f51ce9b4869c61a0c2d4ac8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html#_CPPv4N6RP204026DMA_CH5_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH5_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH5_CTRL_TRIGERbRbR27DMA_CH5_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH5_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH5_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH5_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 5 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH5_CTRL_TRIGEbb27DMA_CH5_CTRL_TRIG_DATA_SIZEbb27DMA_CH5_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH5_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH5_CTRL_TRIGEbb27DMA_CH5_CTRL_TRIG_DATA_SIZEbb27DMA_CH5_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH5_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH5_CTRL_TRIGEbb27DMA_CH5_CTRL_TRIG_DATA_SIZEbb27DMA_CH5_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH5_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH5_CTRL_TRIG__b.b.DMA_CH5_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH5_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH5_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1af58fc578fe5d47f70a819855c10e472e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__DATA__SIZE_8h_1a6e042ad3e07b132edcc1b5a42408cb69.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__RING__SIZE_8h_1a1300a1bce8bc162d64bdc8c321530fe2.html#_CPPv4N6RP204027DMA_CH5_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH5_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH5__CTRL__TRIG__TREQ__SEL_8h_1a3a3a6dcc7be92e158ba6ed22706f99da.html#_CPPv4N6RP204026DMA_CH5_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH5_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH5_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH5_CTRL_TRIGEbb27DMA_CH5_CTRL_TRIG_DATA_SIZEbb27DMA_CH5_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH5_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH5_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 5 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH6_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH6_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH6_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1acc00b84530ef81ca80141802a566942c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH6_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH6_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH6_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH6_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a9b74512d4fcaab75e5c00f300856a20c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH6_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH6_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH6_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH6_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a4fcba9e72fb0fbb1574ea1f468ff3e67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH6_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH6_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH6_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH6_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ab0094e34b2976da60a41c1a354a840a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH6_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH6_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ad59fa8475eb621cadc5ad630b68a320f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH6_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH6_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a0c4974255a7cf649f02e0b1b1bc3dccf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH6_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH6_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a5f23a76d856ef5d7ed76a66b8b8bd33a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH6_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH6_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH6_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aa28ba0fe8d860b1f8bf46b2ee27aefea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH6_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH6_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH6_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1acf4bb701fcc6752c89e645ce7f3c53d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_DATA_SIZEE27DMA_CH6_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH6_CTRL_TRIG_DATA_SIZEE27DMA_CH6_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH6_CTRL_TRIG_DATA_SIZEE27DMA_CH6_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_DATA_SIZE__DMA_CH6_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a5b79eff79a58b2ed3cdc2e0efb440db6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_DATA_SIZEE27DMA_CH6_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH6_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH6_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a22e0d6bcbffcee8a729428562d1366e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH6_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH6_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a3fa523187b9cd10cc43594e23a33001d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH6_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH6_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH6_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1af5b12e056f9693ef3d8e26fe7837ed4b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH6_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH6_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH6_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH6_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ab91a6caa36246ccfdd9717a7c33a39be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH6_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH6_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1af8ac129521e3462c58e49ab8ce4ed534"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH6_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH6_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a2fa15c943c522829639f3abe55c68fff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH6_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH6_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1af9d4468a605570ae30b774841729be1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH6_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH6_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH6_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a3f788491c604fe1176bc625b81a3b9f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH6_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH6_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH6_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a4e216a46b197887e3543fc2e96fa78a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_RING_SIZEE27DMA_CH6_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH6_CTRL_TRIG_RING_SIZEE27DMA_CH6_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH6_CTRL_TRIG_RING_SIZEE27DMA_CH6_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_RING_SIZE__DMA_CH6_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aac579a230d51667ea6cd5e8a077397dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_RING_SIZEE27DMA_CH6_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH6_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH6_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a6e44b94e93e0e95bef07f996ed131e87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH6_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH6_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a664867d1d2b94329fca5abd62345a33c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH6_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH6_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH6_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ab1a4866ca8c4bafe4402a10e4b30f705"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH6_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH6_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH6_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH6_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a349b366a3891ded7ad8b5314d41a643d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH6_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH6_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH6_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a922b9ba9312e8556b1665934892a15ed"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH6_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH6_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a991a03090469ae7d8fd63818025e8e2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH6_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH6_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a435f2c039ff48988b43fbc5910f88a17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html#_CPPv4N6RP204026DMA_CH6_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH6_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_TREQ_SELE26DMA_CH6_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH6_CTRL_TRIG_TREQ_SELE26DMA_CH6_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH6_CTRL_TRIG_TREQ_SELE26DMA_CH6_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_TREQ_SEL__DMA_CH6_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a3cfbd3d13a6d836a8eb525918d3a7d7f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html#_CPPv4N6RP204026DMA_CH6_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH6_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_TREQ_SELE26DMA_CH6_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1aa0c200a682fa02bd5a25401a2495be14"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a363ac6ad16988e48f7c697d8c9267b17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH6_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH6_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1aa43cd9a87232defa0711a3b120929e82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH6_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH6_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH6_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a12ad4aacd59f41a56193a5423786e8fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH6_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH6_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH6_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH6_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a34ae44c168977edf8b28f78957a85bf4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH6_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH6_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH6_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH6_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a54ac4edd8acb7a2e9ee2ae9b1aa8b57c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH6_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH6_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH6_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH6_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a67d792a97099ddd0e9ff338c9a83680f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH6_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH6_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH6_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH6_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a1dcf1ff9055444e170119b7df354236b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH6_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1abb77a7854b58d62ed449e472d20b6cb5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH6_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad7d74c76b893c26edd8b493deb40d1b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH6_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH6_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a93f8baf3da9f4ab6206ebc7355c4f796"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH6_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH6_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH6_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad9bf4dba8dec55e5c6f7d74eed138508"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH6_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH6_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH6_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH6_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1aa0649ff6b2ad8367ccdebcf6aa83af18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH6_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH6_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a367c0b3a2a2083c97dc0fef3a641fa40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH6_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH6_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1afd54f50bf558e58c6594fc2ee755ecb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH6_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH6_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac68cfe578774357fcceaa0b568896937"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH6_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH6_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH6_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a99743e24e63b3da700c569c7a0b030e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH6_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH6_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af8ccd28fc20afa1daeb7c6f51bc842bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH6_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH6_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ad9e0e7080a7b22913767cf289046124f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH6_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH6_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH6_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a1d2a03a6ff3ae2db83519f4d9cec2965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH6_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH6_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH6_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH6_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH6_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH6_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac229ce02275c305b0bbfd771744d96dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH6_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH6_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH6_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH6_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH6_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac58c69eec605585a60ac95fad8791027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH6_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH6_CTRL_TRIGERbRbR27DMA_CH6_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH6_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH6_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH6_CTRL_TRIGERbRbR27DMA_CH6_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH6_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH6_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH6_CTRL_TRIGERbRbR27DMA_CH6_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH6_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH6_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH6_CTRL_TRIG__bR.bR.DMA_CH6_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH6_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH6_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1ab9d588552d9e3fb8f32c8e5d8acf6922"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html#_CPPv4N6RP204026DMA_CH6_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH6_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH6_CTRL_TRIGERbRbR27DMA_CH6_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH6_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH6_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH6_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 6 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH6_CTRL_TRIGEbb27DMA_CH6_CTRL_TRIG_DATA_SIZEbb27DMA_CH6_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH6_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH6_CTRL_TRIGEbb27DMA_CH6_CTRL_TRIG_DATA_SIZEbb27DMA_CH6_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH6_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH6_CTRL_TRIGEbb27DMA_CH6_CTRL_TRIG_DATA_SIZEbb27DMA_CH6_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH6_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH6_CTRL_TRIG__b.b.DMA_CH6_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH6_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH6_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a0e44ea4ecf05ded716460f0685ffcb6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__DATA__SIZE_8h_1a8370dabcc3377e67abfa3c6d83f2f2e1.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__RING__SIZE_8h_1ac9827adef8f58cb02021c249c228524f.html#_CPPv4N6RP204027DMA_CH6_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH6_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH6__CTRL__TRIG__TREQ__SEL_8h_1a864f4bb8fc881432e53859b3992aa398.html#_CPPv4N6RP204026DMA_CH6_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH6_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH6_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH6_CTRL_TRIGEbb27DMA_CH6_CTRL_TRIG_DATA_SIZEbb27DMA_CH6_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH6_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH6_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 6 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH7_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH7_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH7_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1adcba2e0a9f62a58f42dbc53cd670803d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH7_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH7_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH7_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH7_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aba7d0ea9d5b9cd9bb2ad298bc6f6da4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH7_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH7_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH7_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH7_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a1d0a91ab9b6ecbd2d4aa95c9672bf7c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH7_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH7_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH7_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH7_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1acd737036ba598c0f046ca619bc48e947"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH7_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH7_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a87e40bcf84fd8e0afd85225682406b28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH7_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH7_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ae8f6f5b361a2c86a711357a571ceb569"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH7_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH7_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ac2614e0a15ed8e15e4ddfdfd9f6a3fbe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH7_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH7_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH7_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aeeb333255f42c0395dbb8ac6b186e7e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH7_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH7_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH7_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a7d81db01b2386bddf8bc16230327ac3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_DATA_SIZEE27DMA_CH7_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH7_CTRL_TRIG_DATA_SIZEE27DMA_CH7_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH7_CTRL_TRIG_DATA_SIZEE27DMA_CH7_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_DATA_SIZE__DMA_CH7_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a62b748910a6df898c431bc897cec92e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_DATA_SIZEE27DMA_CH7_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH7_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH7_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a74884e765869f35f382379ffd3d4ed7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH7_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH7_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ac6136010625c8b882616e80124cc20b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH7_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH7_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH7_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a5c31012ed19983a982fc68ce2cf26e17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH7_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH7_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH7_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH7_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a460785de66fc27b381916c108c211cf6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH7_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH7_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1afe7dc66ebdf2248655d3bfd2cb351c50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH7_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH7_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ab849d09225c02f40c6702a06cbe30f77"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH7_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH7_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1afbe852295b4225705640bca3c5c557a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH7_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH7_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH7_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a3f60ad831084787dad34a4c671879be0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH7_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH7_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH7_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a2aa8b05042ad05ab1de8f8927f2b2c02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_RING_SIZEE27DMA_CH7_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH7_CTRL_TRIG_RING_SIZEE27DMA_CH7_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH7_CTRL_TRIG_RING_SIZEE27DMA_CH7_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_RING_SIZE__DMA_CH7_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a22c9b2ee57b9a10d10ab3a5aa0a18f81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_RING_SIZEE27DMA_CH7_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH7_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH7_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a53af07cb5648e2db639f98a4df30e2e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH7_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH7_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac489cd94657969af6b6e6f5a568d43ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH7_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH7_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH7_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a5651ceb07e7f0a7fc58964c037f44a47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH7_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH7_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH7_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH7_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ab83981128b4f5f2ee1aee07223893f02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH7_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH7_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH7_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1ab8a8853b01c6671e48871cea8d8ddf6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH7_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH7_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1aadc3765a7de1ace14e3a0474dc08eda8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH7_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH7_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a5871ab7b78d636daeb8a8708cc6cbc8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html#_CPPv4N6RP204026DMA_CH7_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH7_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_TREQ_SELE26DMA_CH7_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH7_CTRL_TRIG_TREQ_SELE26DMA_CH7_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH7_CTRL_TRIG_TREQ_SELE26DMA_CH7_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_TREQ_SEL__DMA_CH7_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1af83b73fd7f20863c80957fb72ceeba20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html#_CPPv4N6RP204026DMA_CH7_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH7_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_TREQ_SELE26DMA_CH7_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1aebb6272a96d601be6fe92da916ec6379"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a3a2a4ca890b596314216a0d637b4de45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH7_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH7_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a05968d9d7cacb06241a97305b6630e29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH7_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH7_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH7_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a87cf684f517c13d416f8223e47e57575"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH7_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH7_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH7_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH7_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1af6f07212eb053380f88427b207f3e3e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH7_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH7_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH7_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH7_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ac44bb6de3746396c4f8b1e27a36dce89"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH7_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH7_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH7_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH7_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a9ed7e30a42deaa39fdba090ad6aeeb82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH7_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH7_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH7_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH7_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1abba45ac1f8adc0abdc4965dcebbb4788"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH7_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ab7fa234044dc6038e2f4667250cb67cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH7_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a027a6044cb2db403211c3fa2533deae3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH7_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH7_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1abba0a61eb73b479157a5dfb28c6ec61f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH7_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH7_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH7_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ac076c585b9d9e305d0e77cdb5eddf137"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH7_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH7_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH7_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH7_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a459bdcc072ff2e4e92832aee174da811"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH7_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH7_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a01850546d107622293dfc0e444e21142"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH7_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH7_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a741685d4c2bb4febcaebadf7a26d37f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH7_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH7_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a3597016787ef8fab5a47aafcd784be0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH7_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH7_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH7_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a9fd63646803e5844b08adc62a7f10667"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH7_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH7_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac1cb5a0c829be1cef64bbc8da16b4298"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH7_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH7_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a4bccc25a610531a4694a76b2f506f5f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH7_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH7_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH7_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ae9c4d3f53640ffbf2faf037d22a257cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH7_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH7_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH7_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH7_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH7_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH7_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aed8b4b77cdf5b9fb09076c9b8ce07826"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH7_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH7_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH7_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH7_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH7_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a1d3bfdc33480ae7759e13573c94ea980"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH7_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH7_CTRL_TRIGERbRbR27DMA_CH7_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH7_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH7_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH7_CTRL_TRIGERbRbR27DMA_CH7_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH7_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH7_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH7_CTRL_TRIGERbRbR27DMA_CH7_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH7_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH7_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH7_CTRL_TRIG__bR.bR.DMA_CH7_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH7_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH7_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a68792917d7c70ca428c784a8483c3c43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html#_CPPv4N6RP204026DMA_CH7_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH7_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH7_CTRL_TRIGERbRbR27DMA_CH7_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH7_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH7_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH7_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 7 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH7_CTRL_TRIGEbb27DMA_CH7_CTRL_TRIG_DATA_SIZEbb27DMA_CH7_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH7_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH7_CTRL_TRIGEbb27DMA_CH7_CTRL_TRIG_DATA_SIZEbb27DMA_CH7_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH7_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH7_CTRL_TRIGEbb27DMA_CH7_CTRL_TRIG_DATA_SIZEbb27DMA_CH7_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH7_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH7_CTRL_TRIG__b.b.DMA_CH7_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH7_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH7_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a7e3c72a5a23b715e8e9a36832cd268be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__DATA__SIZE_8h_1a46c95af2ae6b1f8cd4b93ad184bc3274.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__RING__SIZE_8h_1ab09a47766ada820df660f8f5a0ac8528.html#_CPPv4N6RP204027DMA_CH7_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH7_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH7__CTRL__TRIG__TREQ__SEL_8h_1a8f9cc967d8480b04127dda4266eed2cd.html#_CPPv4N6RP204026DMA_CH7_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH7_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH7_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH7_CTRL_TRIGEbb27DMA_CH7_CTRL_TRIG_DATA_SIZEbb27DMA_CH7_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH7_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH7_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 7 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH8_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH8_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH8_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a59a464b0776f33c236d8c485ee2ec8bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH8_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH8_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH8_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH8_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aeef9fc9b48b94ef93dca5db07d5ddb95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH8_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH8_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH8_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH8_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a9aa6dab12ffd2062fa986f809646f555"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH8_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH8_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH8_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH8_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a71a2f3a1ab01884eced5fa21c542ce51"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH8_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH8_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a793f07f26504f88e1f17c6cfb2219c2f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH8_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH8_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ae71f330f31e95ad268825a25c9d2fafd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH8_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH8_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a035b688ae9bd39f03453e434dd1d5e2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH8_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH8_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH8_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ad6849a95ecabe5ff00498f6d65a63363"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH8_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH8_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH8_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a50d946f573d5f2c1c4c86d7f3f98101a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_DATA_SIZEE27DMA_CH8_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH8_CTRL_TRIG_DATA_SIZEE27DMA_CH8_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH8_CTRL_TRIG_DATA_SIZEE27DMA_CH8_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_DATA_SIZE__DMA_CH8_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a66f6645337a47b46c64fb9a962a05a78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_DATA_SIZEE27DMA_CH8_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH8_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH8_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a3cf659ee1ac8dc9e1ba92ccb925eec63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH8_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH8_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a9eb3feb826d15d3215118a1461097c01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH8_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH8_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH8_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a28a00e12da57b523ff32ff7c4365545a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH8_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH8_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH8_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH8_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a057d211e208b4131898cc7dc5257b2a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH8_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH8_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a09433ddd70f0d2ad3b620b14272bea8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH8_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH8_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a49bc55118dacf697b7a07ddd806c5522"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH8_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH8_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1aaa7df5d24d3ea42bdb32788b00aa1dab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH8_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH8_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH8_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1aee0b275fecd00ed4114718e15ca48167"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH8_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH8_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH8_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a631b7cc475f90fe05518b4e1ab3d1870"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_RING_SIZEE27DMA_CH8_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH8_CTRL_TRIG_RING_SIZEE27DMA_CH8_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH8_CTRL_TRIG_RING_SIZEE27DMA_CH8_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_RING_SIZE__DMA_CH8_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ab4ac7a031dd9457977eb33f2041cb46a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_RING_SIZEE27DMA_CH8_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH8_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH8_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1add216725e4eeaab0d786f6d6e743a1d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH8_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH8_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aa3ac5b37e3d7e74b02cbb811513deff8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH8_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH8_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH8_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aee8583f1eace2654c9cf1be363746a75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH8_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH8_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH8_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH8_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a3789a52dac3ddd77d9b2be97322accb0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH8_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH8_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH8_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a1a5ae28c323ac17dfaa3d857a4f84e2d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH8_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH8_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a88b7651ab5f488150431bc04c6416cc4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH8_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH8_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a844f5d06dc0412b305325378e0f3b3d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html#_CPPv4N6RP204026DMA_CH8_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH8_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_TREQ_SELE26DMA_CH8_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH8_CTRL_TRIG_TREQ_SELE26DMA_CH8_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH8_CTRL_TRIG_TREQ_SELE26DMA_CH8_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_TREQ_SEL__DMA_CH8_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1aa0f8f05db60658d3c282dc115d1dcf3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html#_CPPv4N6RP204026DMA_CH8_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH8_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_TREQ_SELE26DMA_CH8_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a9044a1d9a095c792380a205719878aa5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a998305372e76d349be7a41a3e1d27481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH8_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH8_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a5e66ca0f74b18add3473be5473fbc109"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH8_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH8_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH8_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a5f98ba79ba5ae1f264391d7002619966"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH8_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH8_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH8_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH8_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1add723bf0bcdf653bdc6c84cc692d9b83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH8_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH8_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH8_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH8_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a4f5fd53e49cba7d79705440914f1a81d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH8_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH8_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH8_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH8_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a2f72a47ac8e474f1b07084b7a82b9da0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH8_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH8_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH8_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH8_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a25856f97464493d858334911ad1a731b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH8_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a8e0bf3c67a69d3fb4ef29ea2ca719575"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH8_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a796b1143c355ab53f82e6287d0869b9a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH8_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH8_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a25818c1108b5cfd60f054f07af3f3f15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH8_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH8_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH8_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a1849f127a618199270dae85da7bda035"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH8_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH8_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH8_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH8_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1ace15180bee33e92aaf5c17338b3b30c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH8_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH8_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1acc0847066eb1d1108e32c97b1d4ea682"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH8_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH8_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a5781101aa577441cfffea6e91cfed621"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH8_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH8_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac0e4f5b30d8015f5401ea3309e4788af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH8_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH8_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH8_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aefb4ef1f0a6a906b21912824c8472b1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH8_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH8_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a9da0dbcf010a7ad92c13c5eaf27667b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH8_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH8_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a1be2746222d10fdcd85d87c46873bc1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH8_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH8_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH8_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a25aaed0d013fcf152d716fa27010fec8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH8_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH8_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH8_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH8_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH8_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH8_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ac4c9adba1965349f58f3141fc442e1d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH8_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH8_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH8_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH8_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH8_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a8adf1bec8b1db598548118aff94e7789"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH8_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH8_CTRL_TRIGERbRbR27DMA_CH8_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH8_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH8_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH8_CTRL_TRIGERbRbR27DMA_CH8_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH8_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH8_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH8_CTRL_TRIGERbRbR27DMA_CH8_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH8_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH8_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH8_CTRL_TRIG__bR.bR.DMA_CH8_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH8_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH8_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a8e58abe99d35512715b384e93b6bb220"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html#_CPPv4N6RP204026DMA_CH8_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH8_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH8_CTRL_TRIGERbRbR27DMA_CH8_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH8_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH8_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH8_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 8 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH8_CTRL_TRIGEbb27DMA_CH8_CTRL_TRIG_DATA_SIZEbb27DMA_CH8_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH8_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH8_CTRL_TRIGEbb27DMA_CH8_CTRL_TRIG_DATA_SIZEbb27DMA_CH8_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH8_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH8_CTRL_TRIGEbb27DMA_CH8_CTRL_TRIG_DATA_SIZEbb27DMA_CH8_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH8_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH8_CTRL_TRIG__b.b.DMA_CH8_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH8_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH8_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a642cfde15bea53330339407366cfc76c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__DATA__SIZE_8h_1a03e3ede494cfd452a5cce927ebaf624e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__RING__SIZE_8h_1ab296b22156b4ba74d6219f55735ff61e.html#_CPPv4N6RP204027DMA_CH8_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH8_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH8__CTRL__TRIG__TREQ__SEL_8h_1ad02be1ce0d9f83dfd9b8e775af814145.html#_CPPv4N6RP204026DMA_CH8_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH8_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH8_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH8_CTRL_TRIGEbb27DMA_CH8_CTRL_TRIG_DATA_SIZEbb27DMA_CH8_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH8_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH8_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 8 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_CH9_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20get_CH9_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20get_CH9_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a2b5366c160d250fc8522e2fd139b4720"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_CH9_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_CH9_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma20set_CH9_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma20set_CH9_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a572c1f24917bf4d72fc29797fd296b3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_CH9_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_CH9_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma22clear_CH9_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma22clear_CH9_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a067b4ba357503e89756b285c13a18fab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_CH9_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_CH9_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23toggle_CH9_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23toggle_CH9_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad0a0d470ce12065ac3d7db9ed58ec17e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_CH9_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31get_CH9_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31get_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31get_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a0499fa572e3dd2bd183a530ea6f43eae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31get_CH9_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31set_CH9_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma31set_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma31set_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1afeaaf8b1aff5ad35433b4497dfd9b168"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31set_CH9_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33clear_CH9_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma33clear_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma33clear_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a22ef318a7e05257c419a26bbfa91c2ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33clear_CH9_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34toggle_CH9_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34toggle_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34toggle_CH9_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a80c0567c4dad885a37be7023af3d4b63"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34toggle_CH9_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH9_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH9_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a6c3e707927489702ab52d94f1d046cf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_DATA_SIZEE27DMA_CH9_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH9_CTRL_TRIG_DATA_SIZEE27DMA_CH9_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH9_CTRL_TRIG_DATA_SIZEE27DMA_CH9_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_DATA_SIZE__DMA_CH9_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ad90d2562e9d4a0d79f1167fac9236db6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_DATA_SIZEE27DMA_CH9_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27get_CH9_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27get_CH9_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a9bf703ed17d77eb0eec4fc97fcaf4b1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma27set_CH9_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma27set_CH9_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a31f0be2fc101fa4d0aa11e95c5cd7602"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH9_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma29clear_CH9_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH9_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aefaa4d6aae477138dab4832031e4e803"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH9_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH9_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH9_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH9_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1aeeb309b424ad32083cbca00264e1b6e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH9_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH9_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28get_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ae631ca0423372422f610a55cce28b07b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH9_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH9_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma28set_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma28set_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a8e25f681455dc1554270340f6cde2441"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH9_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH9_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma30clear_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a4ea186fc98114bb6af251060d80b0e73"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH9_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH9_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH9_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a3ddd224d0a8ded8c3b937bcda47d6ade"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH9_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma27get_CH9_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma27get_CH9_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a8abfda7417b06647f761b053230b38a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_RING_SIZEE27DMA_CH9_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma27set_CH9_CTRL_TRIG_RING_SIZEE27DMA_CH9_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma27set_CH9_CTRL_TRIG_RING_SIZEE27DMA_CH9_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_RING_SIZE__DMA_CH9_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a5e0ea14a95bd701b113ca2c2726f444d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_RING_SIZEE27DMA_CH9_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH9_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH9_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac4497ebaf7ffcdbf610edc4a8d071349"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma26set_CH9_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma26set_CH9_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a6d0eaa969656328538906fb2b99c4620"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH9_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma28clear_CH9_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH9_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a849bd4dcfd8c9f41aa77c9906c70a0e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH9_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH9_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH9_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH9_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ad7a25d279152023a2db89c47d6e264e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH9_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma26get_CH9_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma26get_CH9_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a27357afb2a89b9c41fe4e19f810dc4e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma26set_CH9_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma26set_CH9_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a7ca522cde7afd3a0bcc4eca4a3f622c3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma26get_CH9_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma26get_CH9_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1af65a2cdcc8ddf9bea49cbb94f52f0713"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html#_CPPv4N6RP204026DMA_CH9_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH9_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_TREQ_SELE26DMA_CH9_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma26set_CH9_CTRL_TRIG_TREQ_SELE26DMA_CH9_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma26set_CH9_CTRL_TRIG_TREQ_SELE26DMA_CH9_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_TREQ_SEL__DMA_CH9_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a6e228c0c1ab675fd83d1c54ef03215cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html#_CPPv4N6RP204026DMA_CH9_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH9_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_TREQ_SELE26DMA_CH9_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27get_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27get_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1aaf9888b4ab54f919966f1ad7ee0cbf7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma27set_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma27set_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a41c9cce38a9e5a147a618afa4f49b03a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH9_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH9_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma29clear_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a506af808c6de8fee69528e8106363bf1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH9_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH9_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH9_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a02e938347ddeb8834ba7373308fea2e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH9_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH9_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23get_CH9_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23get_CH9_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ac0162adbea9d0c31af6134a386157a83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH9_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23set_CH9_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23set_CH9_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23set_CH9_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a30430e33ed8c4ea1e89feeab527d75d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23set_CH9_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25clear_CH9_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma25clear_CH9_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma25clear_CH9_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ad6a758892fa14bf0879e5d66b598c356"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25clear_CH9_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26toggle_CH9_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26toggle_CH9_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26toggle_CH9_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ad8c56c74b0609eb350376ecf45098917"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26toggle_CH9_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26get_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26get_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a13d003b03f33411739e10f3951b6c2de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26get_CH9_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma26set_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma26set_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ac1e3f6751d2bf877a59081e736f659b1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26set_CH9_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28clear_CH9_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma28clear_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma28clear_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a266acaf4beedfeb934432069cb60840a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28clear_CH9_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29toggle_CH9_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29toggle_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29toggle_CH9_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a87cbc5386d38ddd248a2e201e1f05fe2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29toggle_CH9_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_CH9_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma22get_CH9_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma22get_CH9_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a58ae84cf5c15901c534ddd621383f422"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_CH9_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH9_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a6bcd8e526258d04e188da06e513edef4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH9_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH9_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ab88106d737d1bbfaefcb47d279ba0df4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH9_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH9_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a721bf8b991ee3438fce354280f63d098"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH9_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH9_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH9_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a16bafea1db63a8b6a2855d87b5a2b400"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH9_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH9_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1af516454a4f58decc9e2583ba03e2fdf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH9_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH9_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma28set_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma28set_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1afe5022898db397f2241f2744b701d910"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH9_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH9_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma30clear_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma30clear_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH9_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a8443d05ec16c96b0d52d54b21929508f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH9_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH9_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH9_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH9_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31toggle_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH9_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH9_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a41bd763d926d62319b6a1f2ec8d33cd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH9_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH9_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH9_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma27get_CH9_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma27get_CH9_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a3d5c6620b8edff56568f72d9fffc0ff5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH9_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_CH9_CTRL_TRIGERbRbR27DMA_CH9_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH9_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH9_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma17get_CH9_CTRL_TRIGERbRbR27DMA_CH9_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH9_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH9_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma17get_CH9_CTRL_TRIGERbRbR27DMA_CH9_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH9_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH9_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH9_CTRL_TRIG__bR.bR.DMA_CH9_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH9_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH9_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1ae62cb1a44732cdd63b753a95c63093b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html#_CPPv4N6RP204026DMA_CH9_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH9_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_CH9_CTRL_TRIGERbRbR27DMA_CH9_CTRL_TRIG_DATA_SIZERbRbR27DMA_CH9_CTRL_TRIG_RING_SIZERbR7uint8_tR26DMA_CH9_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH9_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 9 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_CH9_CTRL_TRIGEbb27DMA_CH9_CTRL_TRIG_DATA_SIZEbb27DMA_CH9_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH9_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma17set_CH9_CTRL_TRIGEbb27DMA_CH9_CTRL_TRIG_DATA_SIZEbb27DMA_CH9_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH9_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma17set_CH9_CTRL_TRIGEbb27DMA_CH9_CTRL_TRIG_DATA_SIZEbb27DMA_CH9_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH9_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH9_CTRL_TRIG__b.b.DMA_CH9_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH9_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH9_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a9c35aa0364e9a2ff85bdf9d3259e427b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__DATA__SIZE_8h_1af0ab19fd5b65e274b9c4316780e61d89.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__RING__SIZE_8h_1a13251b48b56d7c9cbc28eba9ebbaec7a.html#_CPPv4N6RP204027DMA_CH9_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH9_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH9__CTRL__TRIG__TREQ__SEL_8h_1af4549c92109768d8673dceb4818713cd.html#_CPPv4N6RP204026DMA_CH9_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH9_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH9_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_CH9_CTRL_TRIGEbb27DMA_CH9_CTRL_TRIG_DATA_SIZEbb27DMA_CH9_CTRL_TRIG_RING_SIZEb7uint8_t26DMA_CH9_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH9_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 9 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma21get_CH10_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma21get_CH10_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma21get_CH10_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1af3ad10ffd792bc3542747e97c053a0fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma21get_CH10_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma21set_CH10_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma21set_CH10_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma21set_CH10_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a64c50c8e7134c79d3d99381fd368109d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma21set_CH10_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23clear_CH10_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23clear_CH10_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23clear_CH10_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1aba2405505c986c89810499d8749bca52"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23clear_CH10_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24toggle_CH10_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma24toggle_CH10_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma24toggle_CH10_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ac419fb5c82dea32a1413cd17e8a48fd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24toggle_CH10_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32get_CH10_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma32get_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma32get_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a1f107f2d54208b3e9b90fd2ace0ba3a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32get_CH10_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32set_CH10_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma32set_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma32set_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ad04e92f72e1d8e4e6d06ae775bf3ea3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32set_CH10_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34clear_CH10_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34clear_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34clear_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1ae552f531c9e5cfa6b29db34497b28e99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34clear_CH10_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35toggle_CH10_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma35toggle_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma35toggle_CH10_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1af205fbb5b20a70dc1c12d0e726afaefa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35toggle_CH10_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma28get_CH10_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH10_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a56f0cd7bdef9faabacc574c3faa793fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_DATA_SIZEE28DMA_CH10_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma28set_CH10_CTRL_TRIG_DATA_SIZEE28DMA_CH10_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma28set_CH10_CTRL_TRIG_DATA_SIZEE28DMA_CH10_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_DATA_SIZE__DMA_CH10_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a5c49553ee4aaf200133426aed90353b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_DATA_SIZEE28DMA_CH10_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma28get_CH10_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma28get_CH10_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a8ada9a1e122b8a5070ee5e91b58383fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma28set_CH10_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma28set_CH10_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a07863efa4cb6779cd10f0315a54cf3d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH10_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30clear_CH10_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH10_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ac5de3b9622ea6f0905c7892d08251560"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH10_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH10_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH10_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH10_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a8642526eb7d89f735fa02d871550004f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH10_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH10_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma29get_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma29get_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1afd8deb995c263d9453b9c230dca84651"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH10_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH10_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma29set_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma29set_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a1e7581bc3b66bbbc91ee8cdb83d68250"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH10_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH10_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31clear_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31clear_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a8baecafe60e580bccec4a8f7959be419"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH10_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH10_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma32toggle_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH10_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a614f6be93040e7d92901b874f74987a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH10_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma28get_CH10_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH10_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a757f839f36392cf0cd039361ed095c34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_RING_SIZEE28DMA_CH10_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma28set_CH10_CTRL_TRIG_RING_SIZEE28DMA_CH10_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma28set_CH10_CTRL_TRIG_RING_SIZEE28DMA_CH10_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_RING_SIZE__DMA_CH10_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a159f7cb985f9331ec0df4b5807cbc63f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_RING_SIZEE28DMA_CH10_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma27get_CH10_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma27get_CH10_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac771c754f9f341c65429cda2384a4c50"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma27set_CH10_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma27set_CH10_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1ae15e4f457796d85abf315ceecb5a85be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH10_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29clear_CH10_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH10_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aa1d2ff831ae895ed68375faee29eeda0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH10_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH10_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH10_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH10_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aa06bbe920623695b530364d3b9b661df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH10_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma27get_CH10_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma27get_CH10_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1af041154443033a1e64f72c79a5feccba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma27set_CH10_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma27set_CH10_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a904975bfd383eb55da8a83884e8e659c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma27get_CH10_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma27get_CH10_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a416e4e278dd6bb81b6d0932b937be399"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html#_CPPv4N6RP204027DMA_CH10_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH10_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_TREQ_SELE27DMA_CH10_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma27set_CH10_CTRL_TRIG_TREQ_SELE27DMA_CH10_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma27set_CH10_CTRL_TRIG_TREQ_SELE27DMA_CH10_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_TREQ_SEL__DMA_CH10_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1ac78675223660f10a3c17a3976f85687e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html#_CPPv4N6RP204027DMA_CH10_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH10_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_TREQ_SELE27DMA_CH10_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma28get_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma28get_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a433ea7b3f5fd23f40a3b228e6f32ab2e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma28set_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma28set_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a75345a5d04b86b37f074ec1834377867"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH10_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH10_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30clear_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a5d2f64a14e113d3e487887dace91211f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH10_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH10_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH10_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a0d43f42e58be70c3ce1a3bbc4a0105ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH10_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24get_CH10_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma24get_CH10_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma24get_CH10_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a97df69d27be56cee9730febae50f516f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24get_CH10_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24set_CH10_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma24set_CH10_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma24set_CH10_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1af75798c86b439589cef7e363ff25b3da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24set_CH10_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26clear_CH10_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26clear_CH10_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26clear_CH10_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a9c1d7a918cf5e1ee93cdc5cde8a39c29"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26clear_CH10_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27toggle_CH10_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma27toggle_CH10_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma27toggle_CH10_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ab2cd7653b6c7a8b670d7065b0bdff7b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27toggle_CH10_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma27get_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma27get_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a185d24ea7ab2f9f43f1f54e5c1f9d1a2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH10_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma27set_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma27set_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a225d8155b79f473ba93614a6b778d16a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH10_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH10_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29clear_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a3136912cb6d8b3aac60125ea55af943c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH10_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH10_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH10_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a32fc56845e5a655c8abd1c3b51b2d7fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH10_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH10_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma23get_CH10_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma23get_CH10_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1ab9cf7cde57f46521b67dbf0abf327bc5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH10_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30get_CH10_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma30get_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma30get_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1add74ad5489c57ffc93a90e229a063b76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30get_CH10_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30set_CH10_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma30set_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma30set_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a3c967aa2ac7c39698203eb2e2f0b2818"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30set_CH10_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32clear_CH10_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32clear_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32clear_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a44aa1ec5bb8b264e93d0d4f99f6123e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32clear_CH10_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33toggle_CH10_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma33toggle_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma33toggle_CH10_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a7197e23c1198b66689a2b68189aabb21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33toggle_CH10_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH10_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1afc34508dd1f12e7827b17b024583fd04"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH10_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH10_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1acae74245c3943e92a07bfcce9eea5814"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH10_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH10_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH10_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a9b387e8cec2c77f94dcd6776ffbb1145"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH10_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH10_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH10_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH10_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH10_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH10_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a602c2da5999a18d9a82d87713423afb3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH10_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH10_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH10_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH10_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH10_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a9a3f34eae9d7db04345c3842c4d183ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH10_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma18get_CH10_CTRL_TRIGERbRbR28DMA_CH10_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH10_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH10_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma18get_CH10_CTRL_TRIGERbRbR28DMA_CH10_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH10_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH10_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma18get_CH10_CTRL_TRIGERbRbR28DMA_CH10_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH10_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH10_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH10_CTRL_TRIG__bR.bR.DMA_CH10_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH10_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH10_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a74cf16b11503e3842f5df1241f34983c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html#_CPPv4N6RP204027DMA_CH10_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH10_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma18get_CH10_CTRL_TRIGERbRbR28DMA_CH10_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH10_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH10_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH10_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 10 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma18set_CH10_CTRL_TRIGEbb28DMA_CH10_CTRL_TRIG_DATA_SIZEbb28DMA_CH10_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH10_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma18set_CH10_CTRL_TRIGEbb28DMA_CH10_CTRL_TRIG_DATA_SIZEbb28DMA_CH10_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH10_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma18set_CH10_CTRL_TRIGEbb28DMA_CH10_CTRL_TRIG_DATA_SIZEbb28DMA_CH10_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH10_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH10_CTRL_TRIG__b.b.DMA_CH10_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH10_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH10_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a3b1a6041b522d181f99012dd9daca3a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__DATA__SIZE_8h_1ab6970a37de6743110f003ccde084ef41.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__RING__SIZE_8h_1ac0437840fd55b888adcb713b9b8be21e.html#_CPPv4N6RP204028DMA_CH10_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH10_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH10__CTRL__TRIG__TREQ__SEL_8h_1a75db2e25b8b57768e6b8f48b3a5b9000.html#_CPPv4N6RP204027DMA_CH10_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH10_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH10_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma18set_CH10_CTRL_TRIGEbb28DMA_CH10_CTRL_TRIG_DATA_SIZEbb28DMA_CH10_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH10_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH10_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 10 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma21get_CH11_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma21get_CH11_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma21get_CH11_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a0139793edb759b7b618f324c1b7b6017"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma21get_CH11_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma21set_CH11_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma21set_CH11_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma21set_CH11_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad146602f1d0b6b78257a1e76711dabad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma21set_CH11_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23clear_CH11_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma23clear_CH11_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma23clear_CH11_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a2a65244ae25d358d29157805bb5c0a15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23clear_CH11_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24toggle_CH11_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP20403dma24toggle_CH11_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP20403dma24toggle_CH11_CTRL_TRIG_ENEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma_1a37989cf1ecd38f31ce30f434cd29161d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24toggle_CH11_CTRL_TRIG_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs EN bit.</p>
<p><p>DMA Channel Enable.</p>
<p>When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32get_CH11_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma32get_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma32get_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a134130760eafb5712d8a7d7c29f738c8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32get_CH11_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32set_CH11_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma32set_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma32set_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a0c49cab15533666a11493dbc4a972ae0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32set_CH11_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma34clear_CH11_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma34clear_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma34clear_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1a8d8b949d0fd0a058428253c9b3fab19b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma34clear_CH11_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35toggle_CH11_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP20403dma35toggle_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP20403dma35toggle_CH11_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma_1aaac994081c3a264cf3d80b32986e78e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35toggle_CH11_CTRL_TRIG_HIGH_PRIORITYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p><p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP20403dma28get_CH11_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH11_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ad46178d5d3df796622aa2b1b4afc719d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_DATA_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_DATA_SIZEE28DMA_CH11_CTRL_TRIG_DATA_SIZE">
<span id="_CPPv3NV6RP20403dma28set_CH11_CTRL_TRIG_DATA_SIZEE28DMA_CH11_CTRL_TRIG_DATA_SIZE"></span><span id="_CPPv2NV6RP20403dma28set_CH11_CTRL_TRIG_DATA_SIZEE28DMA_CH11_CTRL_TRIG_DATA_SIZE"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_DATA_SIZE__DMA_CH11_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1a87576b69bd47cbb64a4fa6a0a6e53e6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_DATA_SIZEE28DMA_CH11_CTRL_TRIG_DATA_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma28get_CH11_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma28get_CH11_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1ab0fbdbd14ede372f5fc09267fd7f5785"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma28set_CH11_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma28set_CH11_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a447bcaf4174cfdb74e0a9ab61bf615e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH11_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma30clear_CH11_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH11_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1a3ee510e709140f2d25a944db77b0149a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH11_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH11_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH11_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH11_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma_1affe5ece062ae693bafd7690fdb7ba25b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH11_CTRL_TRIG_INCR_READEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs INCR_READ bit.</p>
<p><p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH11_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma29get_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma29get_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ab14e23cd04c1ea948d51969d92b97d9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH11_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH11_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma29set_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma29set_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1ae0bc1e41ddde68f0026889471af3d0aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH11_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH11_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma31clear_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma31clear_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a4249676833e426bcc9c57ccf64c1fc05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH11_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH11_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP20403dma32toggle_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH11_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma_1a34e93ed3af1429cfb266ece554b87b9c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH11_CTRL_TRIG_INCR_WRITEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs INCR_WRITE bit.</p>
<p><p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP20403dma28get_CH11_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP20403dma28get_CH11_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1ae5cec33feaa845a424d66c1a0e5f9f75"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_RING_SIZEEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_RING_SIZEE28DMA_CH11_CTRL_TRIG_RING_SIZE">
<span id="_CPPv3NV6RP20403dma28set_CH11_CTRL_TRIG_RING_SIZEE28DMA_CH11_CTRL_TRIG_RING_SIZE"></span><span id="_CPPv2NV6RP20403dma28set_CH11_CTRL_TRIG_RING_SIZEE28DMA_CH11_CTRL_TRIG_RING_SIZE"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_RING_SIZE__DMA_CH11_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma_1aeca19e301908ad1281be467085884fd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_RING_SIZEE28DMA_CH11_CTRL_TRIG_RING_SIZE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs RING_SIZE field.</p>
<p><p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma27get_CH11_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma27get_CH11_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1afcfba9d9e517c9ec58f825329f23c1ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma27set_CH11_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma27set_CH11_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1aaeb731e3f048e688c7757bb7e7afaf56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH11_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma29clear_CH11_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH11_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a12ddc76c8e9d5859877827d64db0b238"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH11_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH11_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH11_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH11_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma_1a2785e5f12f200abe08993bf24e339893"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH11_CTRL_TRIG_RING_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs RING_SEL bit.</p>
<p><p>Select whether RING_SIZE applies to read or write addresses.</p>
<p>If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP20403dma27get_CH11_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP20403dma27get_CH11_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma_1a5a718acbbc4d889bc9699a9b5e945259"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_CHAIN_TOEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP20403dma27set_CH11_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP20403dma27set_CH11_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a47dd0e8d03cc27e195d87a7914d167dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP20403dma27get_CH11_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP20403dma27get_CH11_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a47826db38d1562c9b2840c8d46f867b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html#_CPPv4N6RP204027DMA_CH11_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH11_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_TREQ_SELEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_TREQ_SELE27DMA_CH11_CTRL_TRIG_TREQ_SEL">
<span id="_CPPv3NV6RP20403dma27set_CH11_CTRL_TRIG_TREQ_SELE27DMA_CH11_CTRL_TRIG_TREQ_SEL"></span><span id="_CPPv2NV6RP20403dma27set_CH11_CTRL_TRIG_TREQ_SELE27DMA_CH11_CTRL_TRIG_TREQ_SEL"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_TREQ_SEL__DMA_CH11_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma_1a8643cf27a1a0b7a175b7e308b8d33437"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html#_CPPv4N6RP204027DMA_CH11_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH11_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_TREQ_SELE27DMA_CH11_CTRL_TRIG_TREQ_SEL" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs TREQ_SEL field.</p>
<p><p>Select a Transfer Request signal.</p>
<p>The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).</p>

 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma28get_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma28get_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1ad2bad594f6e8595d18e7bf094f526387"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma28set_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma28set_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a5ffd433332b9cab8d5b09c122c769cf1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28set_CH11_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30clear_CH11_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma30clear_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma30clear_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a74adc903a87e6f1956937aabdfe28098"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30clear_CH11_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31toggle_CH11_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP20403dma31toggle_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP20403dma31toggle_CH11_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma_1a4cd3342deee9e67e3268298967a58ed1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31toggle_CH11_CTRL_TRIG_IRQ_QUIETEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs IRQ_QUIET bit.</p>
<p><p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24get_CH11_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma24get_CH11_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma24get_CH11_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1ad01eb09508ab5dfae03529ce6d09caa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24get_CH11_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24set_CH11_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma24set_CH11_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma24set_CH11_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a373bd120d9d7c662a3ed84f88ee5d62b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24set_CH11_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma26clear_CH11_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma26clear_CH11_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma26clear_CH11_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1aa7a9789dca6d024a3addbae831d6a3c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma26clear_CH11_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27toggle_CH11_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP20403dma27toggle_CH11_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma27toggle_CH11_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a564bb2114a37854753dc2eaa7c0a386c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27toggle_CH11_CTRL_TRIG_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs BSWAP bit.</p>
<p><p>Apply byte-swap transformation to DMA data.</p>
<p>For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma27get_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma27get_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1a0e0747f11a34886d528298f8d69f5f49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27get_CH11_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma27set_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma27set_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1ad7fb50f39a933b1ecd347c2e18f1854b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma27set_CH11_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29clear_CH11_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma29clear_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma29clear_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1abba4ec81a9ba406521ec22113857d7a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29clear_CH11_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30toggle_CH11_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP20403dma30toggle_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP20403dma30toggle_CH11_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma_1aab2a27e39f66b241863cf30bb5f89af3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30toggle_CH11_CTRL_TRIG_SNIFF_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs SNIFF_EN bit.</p>
<p><p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_CH11_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP20403dma23get_CH11_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP20403dma23get_CH11_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma_1a50cb802b5c51ab448bc5b20e86bac1ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_CH11_CTRL_TRIG_BUSYEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs BUSY bit.</p>
<p><p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30get_CH11_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma30get_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma30get_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a1fc2b98823feb5dabccf5a67d6ed4577"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30get_CH11_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma30set_CH11_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma30set_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma30set_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a6944e737aba20cda23d06a9b7973dab0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma30set_CH11_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32clear_CH11_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma32clear_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma32clear_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1ab3686d9b45aa43d14367fd0be9270fa4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32clear_CH11_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33toggle_CH11_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP20403dma33toggle_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP20403dma33toggle_CH11_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a71a8d9ee7360bce63e4a1cb46eada689"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33toggle_CH11_CTRL_TRIG_WRITE_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs WRITE_ERROR bit.</p>
<p><p>If 1, the channel received a write bus error. Write one to clear.</p>
<p>WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29get_CH11_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma29get_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma29get_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aa8bfcbae1f7204f61081f28f0a63f91a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29get_CH11_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma29set_CH11_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma29set_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma29set_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aebba39a7300e3666bee9b09fb5d5e73a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma29set_CH11_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma31clear_CH11_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma31clear_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma31clear_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::clear_CH11_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1a8deb8f5a158b6d8888e23203294e51e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CH11_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma31clear_CH11_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear CH11_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma32toggle_CH11_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP20403dma32toggle_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP20403dma32toggle_CH11_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma::toggle_CH11_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aa1dd72607540ff6cc93d9e8c134589f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CH11_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma32toggle_CH11_CTRL_TRIG_READ_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle CH11_CTRL_TRIGs READ_ERROR bit.</p>
<p><p>If 1, the channel received a read bus error. Write one to clear.</p>
<p>READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP20403dma28get_CH11_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP20403dma28get_CH11_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma_1aba096b4a8032358f9d048ad50ca286cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma28get_CH11_CTRL_TRIG_AHB_ERROREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma18get_CH11_CTRL_TRIGERbRbR28DMA_CH11_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH11_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH11_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403dma18get_CH11_CTRL_TRIGERbRbR28DMA_CH11_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH11_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH11_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403dma18get_CH11_CTRL_TRIGERbRbR28DMA_CH11_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH11_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH11_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma::get_CH11_CTRL_TRIG__bR.bR.DMA_CH11_CTRL_TRIG_DATA_SIZER.bR.bR.DMA_CH11_CTRL_TRIG_RING_SIZER.bR.uint8_tR.DMA_CH11_CTRL_TRIG_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a7a345da609e2800fbc401695228a96b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html#_CPPv4N6RP204027DMA_CH11_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH11_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma18get_CH11_CTRL_TRIGERbRbR28DMA_CH11_CTRL_TRIG_DATA_SIZERbRbR28DMA_CH11_CTRL_TRIG_RING_SIZERbR7uint8_tR27DMA_CH11_CTRL_TRIG_TREQ_SELRbRbRbRbRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of CH11_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 11 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma18set_CH11_CTRL_TRIGEbb28DMA_CH11_CTRL_TRIG_DATA_SIZEbb28DMA_CH11_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH11_CTRL_TRIG_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP20403dma18set_CH11_CTRL_TRIGEbb28DMA_CH11_CTRL_TRIG_DATA_SIZEbb28DMA_CH11_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH11_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP20403dma18set_CH11_CTRL_TRIGEbb28DMA_CH11_CTRL_TRIG_DATA_SIZEbb28DMA_CH11_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH11_CTRL_TRIG_TREQ_SELbbbbb"></span><span id="RP2040::dma::set_CH11_CTRL_TRIG__b.b.DMA_CH11_CTRL_TRIG_DATA_SIZE.b.b.DMA_CH11_CTRL_TRIG_RING_SIZE.b.uint8_t.DMA_CH11_CTRL_TRIG_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1a5aec4c3b4ecc14ba70d5d8b401868165"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__DATA__SIZE_8h_1a68b03d6cafc3bff977bae4a9e2b1b29c.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_DATA_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_DATA_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__RING__SIZE_8h_1a9e29d42dc8a4cc35f8a429f26241f499.html#_CPPv4N6RP204028DMA_CH11_CTRL_TRIG_RING_SIZEE" title="RP2040::DMA_CH11_CTRL_TRIG_RING_SIZE"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_RING_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__CH11__CTRL__TRIG__TREQ__SEL_8h_1a85f677231bdcb3b723baa1df43583551.html#_CPPv4N6RP204027DMA_CH11_CTRL_TRIG_TREQ_SELE" title="RP2040::DMA_CH11_CTRL_TRIG_TREQ_SEL"><span class="n"><span class="pre">DMA_CH11_CTRL_TRIG_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma18set_CH11_CTRL_TRIGEbb28DMA_CH11_CTRL_TRIG_DATA_SIZEbb28DMA_CH11_CTRL_TRIG_RING_SIZEb7uint8_t27DMA_CH11_CTRL_TRIG_TREQ_SELbbbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of CH11_CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel 11 Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma13get_INTR_INTREv">
<span id="_CPPv3NV6RP20403dma13get_INTR_INTREv"></span><span id="_CPPv2NV6RP20403dma13get_INTR_INTREv"></span><span id="RP2040::dma::get_INTR_INTRV"></span><span class="target" id="structRP2040_1_1dma_1a436b9f7ea085ae58e7a2442b036ac9ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTR_INTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma13get_INTR_INTREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTRs INTR field.</p>
<p><p>Raw interrupt status for DMA Channels 0..15. Bit n corresponds to channel n. Ignores any masking or forcing. Channel interrupts can be cleared by writing a bit mask to INTR, INTS0 or INTS1.</p>
<p>Channel interrupts can be routed to either of two system-level IRQs based on INTE0 and INTE1.</p>
<p>This can be used vector different channel interrupts to different ISRs: this might be done to allow NVIC IRQ preemption for more time-critical channels, or to spread IRQ load across different cores.</p>
<p>It is also valid to ignore this behaviour and just use INTE0/INTS0/IRQ 0.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma13set_INTR_INTRE8uint16_t">
<span id="_CPPv3NV6RP20403dma13set_INTR_INTRE8uint16_t"></span><span id="_CPPv2NV6RP20403dma13set_INTR_INTRE8uint16_t"></span><span id="RP2040::dma::set_INTR_INTR__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a35e14022a52b21a9cc2bd53bfb98b470"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTR_INTR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma13set_INTR_INTRE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTRs INTR field.</p>
<p><p>Raw interrupt status for DMA Channels 0..15. Bit n corresponds to channel n. Ignores any masking or forcing. Channel interrupts can be cleared by writing a bit mask to INTR, INTS0 or INTS1.</p>
<p>Channel interrupts can be routed to either of two system-level IRQs based on INTE0 and INTE1.</p>
<p>This can be used vector different channel interrupts to different ISRs: this might be done to allow NVIC IRQ preemption for more time-critical channels, or to spread IRQ load across different cores.</p>
<p>It is also valid to ignore this behaviour and just use INTE0/INTS0/IRQ 0.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTE0_INTE0Ev">
<span id="_CPPv3NV6RP20403dma15get_INTE0_INTE0Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTE0_INTE0Ev"></span><span id="RP2040::dma::get_INTE0_INTE0V"></span><span class="target" id="structRP2040_1_1dma_1a6b45160d5ba8393c2057f17981fdf792"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE0_INTE0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTE0_INTE0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTE0s INTE0 field.</p>
<p>Set bit n to pass interrupts from channel n to DMA IRQ 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTE0_INTE0E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTE0_INTE0E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTE0_INTE0E8uint16_t"></span><span id="RP2040::dma::set_INTE0_INTE0__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1ade07ed189f9332324a106249161bff72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE0_INTE0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTE0_INTE0E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTE0s INTE0 field.</p>
<p>Set bit n to pass interrupts from channel n to DMA IRQ 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTF0_INTF0Ev">
<span id="_CPPv3NV6RP20403dma15get_INTF0_INTF0Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTF0_INTF0Ev"></span><span id="RP2040::dma::get_INTF0_INTF0V"></span><span class="target" id="structRP2040_1_1dma_1aeb88bb103975e4b588403f2029322e87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF0_INTF0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTF0_INTF0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTF0s INTF0 field.</p>
<p>Write 1s to force the corresponding bits in INTE0. The interrupt remains asserted until INTF0 is cleared. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTF0_INTF0E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTF0_INTF0E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTF0_INTF0E8uint16_t"></span><span id="RP2040::dma::set_INTF0_INTF0__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1ad8d8766c2f77b7a12655a661cbe3a0fe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF0_INTF0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTF0_INTF0E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTF0s INTF0 field.</p>
<p>Write 1s to force the corresponding bits in INTE0. The interrupt remains asserted until INTF0 is cleared. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTS0_INTS0Ev">
<span id="_CPPv3NV6RP20403dma15get_INTS0_INTS0Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTS0_INTS0Ev"></span><span id="RP2040::dma::get_INTS0_INTS0V"></span><span class="target" id="structRP2040_1_1dma_1a8ceb14dba934e96de1e27d85571e6d2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS0_INTS0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTS0_INTS0Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTS0s INTS0 field.</p>
<p><p>Indicates active channel interrupt requests which are currently causing IRQ 0 to be asserted.</p>
<p>Channel interrupts can be cleared by writing a bit mask here.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTS0_INTS0E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTS0_INTS0E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTS0_INTS0E8uint16_t"></span><span id="RP2040::dma::set_INTS0_INTS0__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a9e0deac64942a71c01b96294e01c0c1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTS0_INTS0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTS0_INTS0E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTS0s INTS0 field.</p>
<p><p>Indicates active channel interrupt requests which are currently causing IRQ 0 to be asserted.</p>
<p>Channel interrupts can be cleared by writing a bit mask here.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTE1_INTE1Ev">
<span id="_CPPv3NV6RP20403dma15get_INTE1_INTE1Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTE1_INTE1Ev"></span><span id="RP2040::dma::get_INTE1_INTE1V"></span><span class="target" id="structRP2040_1_1dma_1a27ab7347eb9accc092eb83a1ec024545"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTE1_INTE1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTE1_INTE1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTE1s INTE1 field.</p>
<p>Set bit n to pass interrupts from channel n to DMA IRQ 1. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTE1_INTE1E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTE1_INTE1E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTE1_INTE1E8uint16_t"></span><span id="RP2040::dma::set_INTE1_INTE1__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a1e8484bfea0704941d308e13a6649a3f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTE1_INTE1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTE1_INTE1E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTE1s INTE1 field.</p>
<p>Set bit n to pass interrupts from channel n to DMA IRQ 1. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTF1_INTF1Ev">
<span id="_CPPv3NV6RP20403dma15get_INTF1_INTF1Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTF1_INTF1Ev"></span><span id="RP2040::dma::get_INTF1_INTF1V"></span><span class="target" id="structRP2040_1_1dma_1abbdbfce005243253cd690549f97a0a69"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTF1_INTF1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTF1_INTF1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTF1s INTF1 field.</p>
<p>Write 1s to force the corresponding bits in INTE0. The interrupt remains asserted until INTF0 is cleared. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTF1_INTF1E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTF1_INTF1E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTF1_INTF1E8uint16_t"></span><span id="RP2040::dma::set_INTF1_INTF1__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a02033a7d2c2c785df94a59cd3b5d32a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTF1_INTF1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTF1_INTF1E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTF1s INTF1 field.</p>
<p>Write 1s to force the corresponding bits in INTE0. The interrupt remains asserted until INTF0 is cleared. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_INTS1_INTS1Ev">
<span id="_CPPv3NV6RP20403dma15get_INTS1_INTS1Ev"></span><span id="_CPPv2NV6RP20403dma15get_INTS1_INTS1Ev"></span><span id="RP2040::dma::get_INTS1_INTS1V"></span><span class="target" id="structRP2040_1_1dma_1a01a2f7dc158b0fc68f3658807013a708"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_INTS1_INTS1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_INTS1_INTS1Ev" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get INTS1s INTS1 field.</p>
<p><p>Indicates active channel interrupt requests which are currently causing IRQ 1 to be asserted.</p>
<p>Channel interrupts can be cleared by writing a bit mask here.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15set_INTS1_INTS1E8uint16_t">
<span id="_CPPv3NV6RP20403dma15set_INTS1_INTS1E8uint16_t"></span><span id="_CPPv2NV6RP20403dma15set_INTS1_INTS1E8uint16_t"></span><span id="RP2040::dma::set_INTS1_INTS1__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a2686764557b405a7616e6001cbfd49a1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_INTS1_INTS1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15set_INTS1_INTS1E8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set INTS1s INTS1 field.</p>
<p><p>Indicates active channel interrupt requests which are currently causing IRQ 1 to be asserted.</p>
<p>Channel interrupts can be cleared by writing a bit mask here.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER0_YEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER0_YEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER0_YEv"></span><span id="RP2040::dma::get_TIMER0_YV"></span><span class="target" id="structRP2040_1_1dma_1a31ea168fdbdb4e097b54919aa17192c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER0_Y</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER0_YEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER0s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER0_YE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER0_YE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER0_YE8uint16_t"></span><span id="RP2040::dma::set_TIMER0_Y__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1afe0dc5d9a4a1193960f9437603949012"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER0_Y</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER0_YE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER0s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER0_XEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER0_XEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER0_XEv"></span><span id="RP2040::dma::get_TIMER0_XV"></span><span class="target" id="structRP2040_1_1dma_1a85330ed9834ec965cc34b58d0e2f5fc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER0_X</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER0_XEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER0s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER0_XE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER0_XE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER0_XE8uint16_t"></span><span id="RP2040::dma::set_TIMER0_X__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1aa7d73eac915e3fca7423319b4a9b29aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER0_X</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER0_XE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER0s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10get_TIMER0ER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403dma10get_TIMER0ER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403dma10get_TIMER0ER8uint16_tR8uint16_t"></span><span id="RP2040::dma::get_TIMER0__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1dma_1ac75bba623b90d2ba821b8be0b5056a09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10get_TIMER0ER8uint16_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TIMER0s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10set_TIMER0E8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403dma10set_TIMER0E8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403dma10set_TIMER0E8uint16_t8uint16_t"></span><span id="RP2040::dma::set_TIMER0__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1abb89266df6232c2c71f0dd5693b9d55f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10set_TIMER0E8uint16_t8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TIMER0s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER1_YEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER1_YEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER1_YEv"></span><span id="RP2040::dma::get_TIMER1_YV"></span><span class="target" id="structRP2040_1_1dma_1ac31b7b8aaf66cb55d364141844a7c708"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER1_Y</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER1_YEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER1s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER1_YE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER1_YE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER1_YE8uint16_t"></span><span id="RP2040::dma::set_TIMER1_Y__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a6ce5258744a3c4d33ceb4c508aab8548"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER1_Y</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER1_YE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER1s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER1_XEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER1_XEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER1_XEv"></span><span id="RP2040::dma::get_TIMER1_XV"></span><span class="target" id="structRP2040_1_1dma_1a6665296fbb908fb175b2885ead826d45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER1_X</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER1_XEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER1s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER1_XE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER1_XE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER1_XE8uint16_t"></span><span id="RP2040::dma::set_TIMER1_X__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a4328063bee521846041a654e49737822"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER1_X</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER1_XE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER1s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10get_TIMER1ER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403dma10get_TIMER1ER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403dma10get_TIMER1ER8uint16_tR8uint16_t"></span><span id="RP2040::dma::get_TIMER1__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1dma_1a9c777260d7a075a369bb6cb9b5a083e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10get_TIMER1ER8uint16_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TIMER1s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10set_TIMER1E8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403dma10set_TIMER1E8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403dma10set_TIMER1E8uint16_t8uint16_t"></span><span id="RP2040::dma::set_TIMER1__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a997e3993789922aa22b110386f9e824e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10set_TIMER1E8uint16_t8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TIMER1s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER2_YEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER2_YEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER2_YEv"></span><span id="RP2040::dma::get_TIMER2_YV"></span><span class="target" id="structRP2040_1_1dma_1a8ccb54b547a1baa053ceecc3dfee2324"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER2_Y</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER2_YEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER2s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER2_YE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER2_YE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER2_YE8uint16_t"></span><span id="RP2040::dma::set_TIMER2_Y__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1aaed824074d2a505fd5d743269737ee78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER2_Y</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER2_YE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER2s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER2_XEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER2_XEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER2_XEv"></span><span id="RP2040::dma::get_TIMER2_XV"></span><span class="target" id="structRP2040_1_1dma_1a7e517d5cd70ccf231fc22e79710d988d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER2_X</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER2_XEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER2s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER2_XE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER2_XE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER2_XE8uint16_t"></span><span id="RP2040::dma::set_TIMER2_X__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a0c59351c3ccc7be3161a160631482880"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER2_X</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER2_XE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER2s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10get_TIMER2ER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403dma10get_TIMER2ER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403dma10get_TIMER2ER8uint16_tR8uint16_t"></span><span id="RP2040::dma::get_TIMER2__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1dma_1af94a72a72a579ffbcfe2477289838fdf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10get_TIMER2ER8uint16_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TIMER2s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10set_TIMER2E8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403dma10set_TIMER2E8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403dma10set_TIMER2E8uint16_t8uint16_t"></span><span id="RP2040::dma::set_TIMER2__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a9b5d93e6e6201ae70162a1c790829aea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10set_TIMER2E8uint16_t8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TIMER2s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER3_YEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER3_YEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER3_YEv"></span><span id="RP2040::dma::get_TIMER3_YV"></span><span class="target" id="structRP2040_1_1dma_1a09ebacca5731bd2f93243e93b1f1b737"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER3_Y</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER3_YEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER3s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER3_YE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER3_YE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER3_YE8uint16_t"></span><span id="RP2040::dma::set_TIMER3_Y__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1a1320666e92a412785abf4e06af1e39f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER3_Y</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER3_YE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER3s Y field.</p>
<p>Pacing Timer Divisor. Specifies the Y value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12get_TIMER3_XEv">
<span id="_CPPv3NV6RP20403dma12get_TIMER3_XEv"></span><span id="_CPPv2NV6RP20403dma12get_TIMER3_XEv"></span><span id="RP2040::dma::get_TIMER3_XV"></span><span class="target" id="structRP2040_1_1dma_1a5d1d6a0048da909073ea42f565fd5cb0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER3_X</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12get_TIMER3_XEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get TIMER3s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma12set_TIMER3_XE8uint16_t">
<span id="_CPPv3NV6RP20403dma12set_TIMER3_XE8uint16_t"></span><span id="_CPPv2NV6RP20403dma12set_TIMER3_XE8uint16_t"></span><span id="RP2040::dma::set_TIMER3_X__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1ab3702f2d897d9ac32a4b45c9ef000514"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER3_X</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma12set_TIMER3_XE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set TIMER3s X field.</p>
<p>Pacing Timer Dividend. Specifies the X value for the (X/Y) fractional timer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10get_TIMER3ER8uint16_tR8uint16_t">
<span id="_CPPv3NV6RP20403dma10get_TIMER3ER8uint16_tR8uint16_t"></span><span id="_CPPv2NV6RP20403dma10get_TIMER3ER8uint16_tR8uint16_t"></span><span id="RP2040::dma::get_TIMER3__uint16_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1dma_1a38ca279ec085a7e3e3ecbe49d2cf5d7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_TIMER3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10get_TIMER3ER8uint16_tR8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of TIMER3s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma10set_TIMER3E8uint16_t8uint16_t">
<span id="_CPPv3NV6RP20403dma10set_TIMER3E8uint16_t8uint16_t"></span><span id="_CPPv2NV6RP20403dma10set_TIMER3E8uint16_t8uint16_t"></span><span id="RP2040::dma::set_TIMER3__uint16_t.uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1ae2b223abfe441764d3932dd14f3d2289"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_TIMER3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">Y</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">X</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma10set_TIMER3E8uint16_t8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of TIMER3s bit fields.</p>
<p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma41get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGEREv">
<span id="_CPPv3NV6RP20403dma41get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGEREv"></span><span id="_CPPv2NV6RP20403dma41get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGEREv"></span><span id="RP2040::dma::get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGERV"></span><span class="target" id="structRP2040_1_1dma_1ad2da95fe66e2ceb6c13f7040c5b7c3f8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma41get_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGEREv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get MULTI_CHAN_TRIGGERs MULTI_CHAN_TRIGGER field.</p>
<p>Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channels trigger register; the channel will start if it is currently enabled and not already busy. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma41set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGERE8uint16_t">
<span id="_CPPv3NV6RP20403dma41set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGERE8uint16_t"></span><span id="_CPPv2NV6RP20403dma41set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGERE8uint16_t"></span><span id="RP2040::dma::set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1ad2d45aa72f92995234f59144f338ecf8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGER</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma41set_MULTI_CHAN_TRIGGER_MULTI_CHAN_TRIGGERE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set MULTI_CHAN_TRIGGERs MULTI_CHAN_TRIGGER field.</p>
<p>Each bit in this register corresponds to a DMA channel. Writing a 1 to the relevant bit is the same as writing to that channels trigger register; the channel will start if it is currently enabled and not already busy. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17get_SNIFF_CTRL_ENEv">
<span id="_CPPv3NV6RP20403dma17get_SNIFF_CTRL_ENEv"></span><span id="_CPPv2NV6RP20403dma17get_SNIFF_CTRL_ENEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma_1a869900947c4d8c8678dd8b269412bc46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17get_SNIFF_CTRL_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs EN bit.</p>
<p>Enable sniffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma17set_SNIFF_CTRL_ENEv">
<span id="_CPPv3NV6RP20403dma17set_SNIFF_CTRL_ENEv"></span><span id="_CPPv2NV6RP20403dma17set_SNIFF_CTRL_ENEv"></span><span id="RP2040::dma::set_SNIFF_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma_1a68273864d48c4694c8f0ff71d22eec82"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma17set_SNIFF_CTRL_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs EN bit.</p>
<p>Enable sniffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma19clear_SNIFF_CTRL_ENEv">
<span id="_CPPv3NV6RP20403dma19clear_SNIFF_CTRL_ENEv"></span><span id="_CPPv2NV6RP20403dma19clear_SNIFF_CTRL_ENEv"></span><span id="RP2040::dma::clear_SNIFF_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma_1abc2508254aa9bec539e8a873ff3f0bdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SNIFF_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma19clear_SNIFF_CTRL_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SNIFF_CTRLs EN bit.</p>
<p>Enable sniffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20toggle_SNIFF_CTRL_ENEv">
<span id="_CPPv3NV6RP20403dma20toggle_SNIFF_CTRL_ENEv"></span><span id="_CPPv2NV6RP20403dma20toggle_SNIFF_CTRL_ENEv"></span><span id="RP2040::dma::toggle_SNIFF_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma_1a625255d7a5a9333670bffdc9954e1405"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SNIFF_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20toggle_SNIFF_CTRL_ENEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SNIFF_CTRLs EN bit.</p>
<p>Enable sniffer </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_SNIFF_CTRL_DMACHEv">
<span id="_CPPv3NV6RP20403dma20get_SNIFF_CTRL_DMACHEv"></span><span id="_CPPv2NV6RP20403dma20get_SNIFF_CTRL_DMACHEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_DMACHV"></span><span class="target" id="structRP2040_1_1dma_1a59e24341dd5a25f1ed5de9f76b486ea7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_DMACH</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_SNIFF_CTRL_DMACHEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs DMACH field.</p>
<p>DMA channel for Sniffer to observe </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_SNIFF_CTRL_DMACHE7uint8_t">
<span id="_CPPv3NV6RP20403dma20set_SNIFF_CTRL_DMACHE7uint8_t"></span><span id="_CPPv2NV6RP20403dma20set_SNIFF_CTRL_DMACHE7uint8_t"></span><span id="RP2040::dma::set_SNIFF_CTRL_DMACH__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a73507d060696ac2d916374c255ea71b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_DMACH</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_SNIFF_CTRL_DMACHE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs DMACH field.</p>
<p>DMA channel for Sniffer to observe </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma19get_SNIFF_CTRL_CALCEv">
<span id="_CPPv3NV6RP20403dma19get_SNIFF_CTRL_CALCEv"></span><span id="_CPPv2NV6RP20403dma19get_SNIFF_CTRL_CALCEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_CALCV"></span><span class="target" id="structRP2040_1_1dma_1a4756cbedc6c5196378ee6da4059ead7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html#_CPPv4N6RP204019DMA_SNIFF_CTRL_CALCE" title="RP2040::DMA_SNIFF_CTRL_CALC"><span class="n"><span class="pre">DMA_SNIFF_CTRL_CALC</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_CALC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma19get_SNIFF_CTRL_CALCEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs CALC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma19set_SNIFF_CTRL_CALCE19DMA_SNIFF_CTRL_CALC">
<span id="_CPPv3NV6RP20403dma19set_SNIFF_CTRL_CALCE19DMA_SNIFF_CTRL_CALC"></span><span id="_CPPv2NV6RP20403dma19set_SNIFF_CTRL_CALCE19DMA_SNIFF_CTRL_CALC"></span><span id="RP2040::dma::set_SNIFF_CTRL_CALC__DMA_SNIFF_CTRL_CALCV"></span><span class="target" id="structRP2040_1_1dma_1a76276388d13e161b7ad1faacbc234b79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_CALC</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html#_CPPv4N6RP204019DMA_SNIFF_CTRL_CALCE" title="RP2040::DMA_SNIFF_CTRL_CALC"><span class="n"><span class="pre">DMA_SNIFF_CTRL_CALC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma19set_SNIFF_CTRL_CALCE19DMA_SNIFF_CTRL_CALC" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs CALC field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20get_SNIFF_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP20403dma20get_SNIFF_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma20get_SNIFF_CTRL_BSWAPEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a86e1e6500a4526e8bb41d2fec314218a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20get_SNIFF_CTRL_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs BSWAP bit.</p>
<p><p>Locally perform a byte reverse on the sniffed data, before feeding into checksum.</p>
<p>Note that the sniff hardware is downstream of the DMA channel byteswap performed in the read master: if channel CTRL_BSWAP and SNIFF_CTRL_BSWAP are both enabled, their effects cancel from the sniffers point of view.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma20set_SNIFF_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP20403dma20set_SNIFF_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma20set_SNIFF_CTRL_BSWAPEv"></span><span id="RP2040::dma::set_SNIFF_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1acc95032774883b2b6f453a4c43176966"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma20set_SNIFF_CTRL_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs BSWAP bit.</p>
<p><p>Locally perform a byte reverse on the sniffed data, before feeding into checksum.</p>
<p>Note that the sniff hardware is downstream of the DMA channel byteswap performed in the read master: if channel CTRL_BSWAP and SNIFF_CTRL_BSWAP are both enabled, their effects cancel from the sniffers point of view.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22clear_SNIFF_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP20403dma22clear_SNIFF_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma22clear_SNIFF_CTRL_BSWAPEv"></span><span id="RP2040::dma::clear_SNIFF_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a1a1a0e0adfe35a8f72687a1d11ea3701"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SNIFF_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22clear_SNIFF_CTRL_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SNIFF_CTRLs BSWAP bit.</p>
<p><p>Locally perform a byte reverse on the sniffed data, before feeding into checksum.</p>
<p>Note that the sniff hardware is downstream of the DMA channel byteswap performed in the read master: if channel CTRL_BSWAP and SNIFF_CTRL_BSWAP are both enabled, their effects cancel from the sniffers point of view.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23toggle_SNIFF_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP20403dma23toggle_SNIFF_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP20403dma23toggle_SNIFF_CTRL_BSWAPEv"></span><span id="RP2040::dma::toggle_SNIFF_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma_1a82dfb8a17b68c55459583064ffb48ff4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SNIFF_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23toggle_SNIFF_CTRL_BSWAPEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SNIFF_CTRLs BSWAP bit.</p>
<p><p>Locally perform a byte reverse on the sniffed data, before feeding into checksum.</p>
<p>Note that the sniff hardware is downstream of the DMA channel byteswap performed in the read master: if channel CTRL_BSWAP and SNIFF_CTRL_BSWAP are both enabled, their effects cancel from the sniffers point of view.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_SNIFF_CTRL_OUT_REVEv">
<span id="_CPPv3NV6RP20403dma22get_SNIFF_CTRL_OUT_REVEv"></span><span id="_CPPv2NV6RP20403dma22get_SNIFF_CTRL_OUT_REVEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_OUT_REVV"></span><span class="target" id="structRP2040_1_1dma_1a2a4598192f27f6e629b1bbe54724abe1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_OUT_REV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_SNIFF_CTRL_OUT_REVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs OUT_REV bit.</p>
<p>If set, the result appears bit-reversed when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22set_SNIFF_CTRL_OUT_REVEv">
<span id="_CPPv3NV6RP20403dma22set_SNIFF_CTRL_OUT_REVEv"></span><span id="_CPPv2NV6RP20403dma22set_SNIFF_CTRL_OUT_REVEv"></span><span id="RP2040::dma::set_SNIFF_CTRL_OUT_REVV"></span><span class="target" id="structRP2040_1_1dma_1a531bce1a30d7d6618a18b51d104a5a1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_OUT_REV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22set_SNIFF_CTRL_OUT_REVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs OUT_REV bit.</p>
<p>If set, the result appears bit-reversed when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24clear_SNIFF_CTRL_OUT_REVEv">
<span id="_CPPv3NV6RP20403dma24clear_SNIFF_CTRL_OUT_REVEv"></span><span id="_CPPv2NV6RP20403dma24clear_SNIFF_CTRL_OUT_REVEv"></span><span id="RP2040::dma::clear_SNIFF_CTRL_OUT_REVV"></span><span class="target" id="structRP2040_1_1dma_1a9f60848b50e6be1bac771094034e670d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SNIFF_CTRL_OUT_REV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24clear_SNIFF_CTRL_OUT_REVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SNIFF_CTRLs OUT_REV bit.</p>
<p>If set, the result appears bit-reversed when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25toggle_SNIFF_CTRL_OUT_REVEv">
<span id="_CPPv3NV6RP20403dma25toggle_SNIFF_CTRL_OUT_REVEv"></span><span id="_CPPv2NV6RP20403dma25toggle_SNIFF_CTRL_OUT_REVEv"></span><span id="RP2040::dma::toggle_SNIFF_CTRL_OUT_REVV"></span><span class="target" id="structRP2040_1_1dma_1a349be0782c44d294a084b3a22f0d3c37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SNIFF_CTRL_OUT_REV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25toggle_SNIFF_CTRL_OUT_REVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SNIFF_CTRLs OUT_REV bit.</p>
<p>If set, the result appears bit-reversed when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22get_SNIFF_CTRL_OUT_INVEv">
<span id="_CPPv3NV6RP20403dma22get_SNIFF_CTRL_OUT_INVEv"></span><span id="_CPPv2NV6RP20403dma22get_SNIFF_CTRL_OUT_INVEv"></span><span id="RP2040::dma::get_SNIFF_CTRL_OUT_INVV"></span><span class="target" id="structRP2040_1_1dma_1aa28290dcf8eba9df4de8387bb017d8a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL_OUT_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22get_SNIFF_CTRL_OUT_INVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get SNIFF_CTRLs OUT_INV bit.</p>
<p>If set, the result appears inverted (bitwise complement) when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma22set_SNIFF_CTRL_OUT_INVEv">
<span id="_CPPv3NV6RP20403dma22set_SNIFF_CTRL_OUT_INVEv"></span><span id="_CPPv2NV6RP20403dma22set_SNIFF_CTRL_OUT_INVEv"></span><span id="RP2040::dma::set_SNIFF_CTRL_OUT_INVV"></span><span class="target" id="structRP2040_1_1dma_1ace1850da2e9a64ba2ae8ed3c4baa0d94"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL_OUT_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma22set_SNIFF_CTRL_OUT_INVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set SNIFF_CTRLs OUT_INV bit.</p>
<p>If set, the result appears inverted (bitwise complement) when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma24clear_SNIFF_CTRL_OUT_INVEv">
<span id="_CPPv3NV6RP20403dma24clear_SNIFF_CTRL_OUT_INVEv"></span><span id="_CPPv2NV6RP20403dma24clear_SNIFF_CTRL_OUT_INVEv"></span><span id="RP2040::dma::clear_SNIFF_CTRL_OUT_INVV"></span><span class="target" id="structRP2040_1_1dma_1a1b16f2e0e1ec26225f84389f2340859d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SNIFF_CTRL_OUT_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma24clear_SNIFF_CTRL_OUT_INVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Clear SNIFF_CTRLs OUT_INV bit.</p>
<p>If set, the result appears inverted (bitwise complement) when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25toggle_SNIFF_CTRL_OUT_INVEv">
<span id="_CPPv3NV6RP20403dma25toggle_SNIFF_CTRL_OUT_INVEv"></span><span id="_CPPv2NV6RP20403dma25toggle_SNIFF_CTRL_OUT_INVEv"></span><span id="RP2040::dma::toggle_SNIFF_CTRL_OUT_INVV"></span><span class="target" id="structRP2040_1_1dma_1aaad5656d6e285ae6db79e676c6478605"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SNIFF_CTRL_OUT_INV</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25toggle_SNIFF_CTRL_OUT_INVEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Toggle SNIFF_CTRLs OUT_INV bit.</p>
<p>If set, the result appears inverted (bitwise complement) when read. This does not affect the way the checksum is calculated; the result is transformed on-the-fly between the result register and the bus. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma14get_SNIFF_CTRLERbR7uint8_tR19DMA_SNIFF_CTRL_CALCRbRbRb">
<span id="_CPPv3NV6RP20403dma14get_SNIFF_CTRLERbR7uint8_tR19DMA_SNIFF_CTRL_CALCRbRbRb"></span><span id="_CPPv2NV6RP20403dma14get_SNIFF_CTRLERbR7uint8_tR19DMA_SNIFF_CTRL_CALCRbRbRb"></span><span id="RP2040::dma::get_SNIFF_CTRL__bR.uint8_tR.DMA_SNIFF_CTRL_CALCR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma_1a7d5d702d7d3a0c50bbf8b38ac23bdd0d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SNIFF_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DMACH</span></span>, <a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html#_CPPv4N6RP204019DMA_SNIFF_CTRL_CALCE" title="RP2040::DMA_SNIFF_CTRL_CALC"><span class="n"><span class="pre">DMA_SNIFF_CTRL_CALC</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CALC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUT_REV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUT_INV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma14get_SNIFF_CTRLERbR7uint8_tR19DMA_SNIFF_CTRL_CALCRbRbRb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of SNIFF_CTRLs bit fields.</p>
<p>(read-write) Sniffer Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma14set_SNIFF_CTRLEb7uint8_t19DMA_SNIFF_CTRL_CALCbbb">
<span id="_CPPv3NV6RP20403dma14set_SNIFF_CTRLEb7uint8_t19DMA_SNIFF_CTRL_CALCbbb"></span><span id="_CPPv2NV6RP20403dma14set_SNIFF_CTRLEb7uint8_t19DMA_SNIFF_CTRL_CALCbbb"></span><span id="RP2040::dma::set_SNIFF_CTRL__b.uint8_t.DMA_SNIFF_CTRL_CALC.b.b.bV"></span><span class="target" id="structRP2040_1_1dma_1ae2d8afba07c32d42e41a3ca8ead44145"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SNIFF_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DMACH</span></span>, <a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html#_CPPv4N6RP204019DMA_SNIFF_CTRL_CALCE" title="RP2040::DMA_SNIFF_CTRL_CALC"><span class="n"><span class="pre">DMA_SNIFF_CTRL_CALC</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">CALC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OUT_REV</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OUT_INV</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma14set_SNIFF_CTRLEb7uint8_t19DMA_SNIFF_CTRL_CALCbbb" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set all of SNIFF_CTRLs bit fields.</p>
<p>(read-write) Sniffer Control </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_FIFO_LEVELS_TDF_LVLEv">
<span id="_CPPv3NV6RP20403dma23get_FIFO_LEVELS_TDF_LVLEv"></span><span id="_CPPv2NV6RP20403dma23get_FIFO_LEVELS_TDF_LVLEv"></span><span id="RP2040::dma::get_FIFO_LEVELS_TDF_LVLV"></span><span class="target" id="structRP2040_1_1dma_1a749b664b65225363ff66bbdf60224480"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_LEVELS_TDF_LVL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_FIFO_LEVELS_TDF_LVLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_LEVELSs TDF_LVL field.</p>
<p>Current Transfer-Data-FIFO fill level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_FIFO_LEVELS_WAF_LVLEv">
<span id="_CPPv3NV6RP20403dma23get_FIFO_LEVELS_WAF_LVLEv"></span><span id="_CPPv2NV6RP20403dma23get_FIFO_LEVELS_WAF_LVLEv"></span><span id="RP2040::dma::get_FIFO_LEVELS_WAF_LVLV"></span><span class="target" id="structRP2040_1_1dma_1a24793a88646c8eda47f1463851203283"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_LEVELS_WAF_LVL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_FIFO_LEVELS_WAF_LVLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_LEVELSs WAF_LVL field.</p>
<p>Current Write-Address-FIFO fill level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma23get_FIFO_LEVELS_RAF_LVLEv">
<span id="_CPPv3NV6RP20403dma23get_FIFO_LEVELS_RAF_LVLEv"></span><span id="_CPPv2NV6RP20403dma23get_FIFO_LEVELS_RAF_LVLEv"></span><span id="RP2040::dma::get_FIFO_LEVELS_RAF_LVLV"></span><span class="target" id="structRP2040_1_1dma_1ab2990b761a8425a6266a74e606100df6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_LEVELS_RAF_LVL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma23get_FIFO_LEVELS_RAF_LVLEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get FIFO_LEVELSs RAF_LVL field.</p>
<p>Current Read-Address-FIFO fill level </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma15get_FIFO_LEVELSER7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403dma15get_FIFO_LEVELSER7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403dma15get_FIFO_LEVELSER7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::dma::get_FIFO_LEVELS__uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1dma_1a22b3ef23530e9e5ea7b7fcf7657b0aca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_FIFO_LEVELS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TDF_LVL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WAF_LVL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RAF_LVL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma15get_FIFO_LEVELSER7uint8_tR7uint8_tR7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get all of FIFO_LEVELSs bit fields.</p>
<p>(read-only) Debug RAF, WAF, TDF levels </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25get_CHAN_ABORT_CHAN_ABORTEv">
<span id="_CPPv3NV6RP20403dma25get_CHAN_ABORT_CHAN_ABORTEv"></span><span id="_CPPv2NV6RP20403dma25get_CHAN_ABORT_CHAN_ABORTEv"></span><span id="RP2040::dma::get_CHAN_ABORT_CHAN_ABORTV"></span><span class="target" id="structRP2040_1_1dma_1a5801bd8bb695d64d92cb374b80c519fb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CHAN_ABORT_CHAN_ABORT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25get_CHAN_ABORT_CHAN_ABORTEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CHAN_ABORTs CHAN_ABORT field.</p>
<p><p>Each bit corresponds to a channel. Writing a 1 aborts whatever transfer sequence is in progress on that channel. The bit will remain high until any in-flight transfers have been flushed through the address and data FIFOs.</p>
<p>After writing, this register must be polled until it returns all-zero. Until this point, it is unsafe to restart the channel.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25set_CHAN_ABORT_CHAN_ABORTE8uint16_t">
<span id="_CPPv3NV6RP20403dma25set_CHAN_ABORT_CHAN_ABORTE8uint16_t"></span><span id="_CPPv2NV6RP20403dma25set_CHAN_ABORT_CHAN_ABORTE8uint16_t"></span><span id="RP2040::dma::set_CHAN_ABORT_CHAN_ABORT__uint16_tV"></span><span class="target" id="structRP2040_1_1dma_1acf34e64ad031df48c6a7de5d0724b9e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CHAN_ABORT_CHAN_ABORT</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25set_CHAN_ABORT_CHAN_ABORTE8uint16_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CHAN_ABORTs CHAN_ABORT field.</p>
<p><p>Each bit corresponds to a channel. Writing a 1 aborts whatever transfer sequence is in progress on that channel. The bit will remain high until any in-flight transfers have been flushed through the address and data FIFOs.</p>
<p>After writing, this register must be polled until it returns all-zero. Until this point, it is unsafe to restart the channel.</p>
</p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma25get_N_CHANNELS_N_CHANNELSEv">
<span id="_CPPv3NV6RP20403dma25get_N_CHANNELS_N_CHANNELSEv"></span><span id="_CPPv2NV6RP20403dma25get_N_CHANNELS_N_CHANNELSEv"></span><span id="RP2040::dma::get_N_CHANNELS_N_CHANNELSV"></span><span class="target" id="structRP2040_1_1dma_1a8b5e86b10f14c5e7236b3fc76640e3cd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_N_CHANNELS_N_CHANNELS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma25get_N_CHANNELS_N_CHANNELSEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get N_CHANNELSs N_CHANNELS field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1abbf2340faaa664ddba90c544c8607ac0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH0_DBG_CTDREQ_CH0_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH0_DBG_CTDREQs CH0_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1adfd16b0735aea66a2e97948e8aea045b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH0_DBG_CTDREQ_CH0_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH0_DBG_CTDREQs CH0_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a8a14e7aee01a241746b09b937319a33e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH1_DBG_CTDREQ_CH1_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH1_DBG_CTDREQs CH1_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a8bd1de03414891560a241d9456b3e889"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH1_DBG_CTDREQ_CH1_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH1_DBG_CTDREQs CH1_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1afe594f89e49cded2a7cca7675fce1e99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH2_DBG_CTDREQ_CH2_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH2_DBG_CTDREQs CH2_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a9189011771a5d8d2d5d495c877086bde"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH2_DBG_CTDREQ_CH2_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH2_DBG_CTDREQs CH2_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1aa6579c5e71e077c68f9a7c12e3c809cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH3_DBG_CTDREQ_CH3_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH3_DBG_CTDREQs CH3_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a8ffaf3a9ef794ebba4f4d462f1d2d10e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH3_DBG_CTDREQ_CH3_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH3_DBG_CTDREQs CH3_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1acd03c82e82377a8511fc0e7e9c4071c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH4_DBG_CTDREQ_CH4_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH4_DBG_CTDREQs CH4_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a6d9f475a8e2cea8d4692b8723b5ec47b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH4_DBG_CTDREQ_CH4_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH4_DBG_CTDREQs CH4_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a83145dc33d37a5991a9cb4ab67a86871"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH5_DBG_CTDREQ_CH5_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH5_DBG_CTDREQs CH5_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1afcfad8aa6cad0c94662cbf7020da0072"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH5_DBG_CTDREQ_CH5_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH5_DBG_CTDREQs CH5_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a098dabe82be0e3e378e989161a2f0c83"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH6_DBG_CTDREQ_CH6_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH6_DBG_CTDREQs CH6_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a934a96829d2d29ad5f5ee9a38cf54585"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH6_DBG_CTDREQ_CH6_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH6_DBG_CTDREQs CH6_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a58902bf5a2136e3f9edd240a18b39b21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH7_DBG_CTDREQ_CH7_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH7_DBG_CTDREQs CH7_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a569497ea70dfa0765093ff139cf4381b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH7_DBG_CTDREQ_CH7_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH7_DBG_CTDREQs CH7_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a1a9afcf6bf51e9d0f3e7a3dfa7491eb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH8_DBG_CTDREQ_CH8_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH8_DBG_CTDREQs CH8_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a35c02dd89720552c772f3c03b231b357"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH8_DBG_CTDREQ_CH8_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH8_DBG_CTDREQs CH8_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma33get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma33get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1ab5ac401426a202373e444eca82b3f398"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33get_CH9_DBG_CTDREQ_CH9_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH9_DBG_CTDREQs CH9_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma33set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma33set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma33set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a524084f6a696b3266591d5317d620719"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma33set_CH9_DBG_CTDREQ_CH9_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH9_DBG_CTDREQs CH9_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma35get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma35get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1a1207965f449519aabc817d5922a68ee6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35get_CH10_DBG_CTDREQ_CH10_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH10_DBG_CTDREQs CH10_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma35set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma35set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a128cb89b3a8662d1dee0463f7bef4854"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35set_CH10_DBG_CTDREQ_CH10_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH10_DBG_CTDREQs CH10_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQEv">
<span id="_CPPv3NV6RP20403dma35get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQEv"></span><span id="_CPPv2NV6RP20403dma35get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQEv"></span><span id="RP2040::dma::get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQV"></span><span class="target" id="structRP2040_1_1dma_1ae452871801d16533ca435dfea13a8014"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35get_CH11_DBG_CTDREQ_CH11_DBG_CTDREQEv" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Get CH11_DBG_CTDREQs CH11_DBG_CTDREQ field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403dma35set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQE7uint8_t">
<span id="_CPPv3NV6RP20403dma35set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQE7uint8_t"></span><span id="_CPPv2NV6RP20403dma35set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQE7uint8_t"></span><span id="RP2040::dma::set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQ__uint8_tV"></span><span class="target" id="structRP2040_1_1dma_1a3ef58c1c575454cc98a76049422b2d81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQ</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403dma35set_CH11_DBG_CTDREQ_CH11_DBG_CTDREQE7uint8_t" title="Permalink to this definition">#</a><br /></dt>
<dd><p>Set CH11_DBG_CTDREQs CH11_DBG_CTDREQ field. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH0_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH0_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH0_READ_ADDRE"></span><span id="RP2040::dma::CH0_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa4fd16e7708fbdf67bdc0a3ffcd613ad"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH0_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 0 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH0_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH0_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH0_WRITE_ADDRE"></span><span id="RP2040::dma::CH0_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab4775abd893e69b33aa4d33c7f1a053f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH0_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 0 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH0_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH0_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH0_TRANS_COUNTE"></span><span id="RP2040::dma::CH0_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a896b318fc8128714bd992bfbda2e243d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH0_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 0 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH0_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH0_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH0_CTRL_TRIGE"></span><span id="RP2040::dma::CH0_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ada459fbd8f46bf5bb0d30a5fa4287bfe"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH0_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 0 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH0_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH0_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH0_AL1_CTRLE"></span><span id="RP2040::dma::CH0_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a041d7559cf39806c54be3ff64df78edd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH0_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH0_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH0_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH0_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH0_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af3afa6b2da87618f7d8e161b77354216"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH0_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH0_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH0_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH0_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH0_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3952b4c227afa56069205a7ff88af01e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH0_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH0_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH0_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH0_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH0_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad6a69864fd46ab1670c55c7c3cd55aec"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH0_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 0 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH0_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH0_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH0_AL2_CTRLE"></span><span id="RP2040::dma::CH0_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a9f78625c75dc6e6396a0fe01c4a6ce37"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH0_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH0_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH0_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH0_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH0_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1e9ba3cd161e8fe4165d6a460b787c2a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH0_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH0_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH0_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH0_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH0_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a319f6046d94df7046e578c808d6703e8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH0_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH0_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH0_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH0_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH0_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae07118f04578510fdef48dea9135b5c7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH0_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 0 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH0_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH0_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH0_AL3_CTRLE"></span><span id="RP2040::dma::CH0_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a426e65abe86d2ca161c114805710a268"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH0_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH0_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH0_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH0_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH0_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a259d69d249d7b32d3d3243e58236fabe"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH0_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH0_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH0_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH0_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH0_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a2ff238cfde505703ae489df91457cc15"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH0_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 0 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH0_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH0_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH0_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH0_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad28886f0a2262c7fdd7c680132036372"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH0_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 0 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH1_READ_ADDRE"></span><span id="RP2040::dma::CH1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a2d5c6dea632267b2074e86d796d2ba60"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 1 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH1_WRITE_ADDRE"></span><span id="RP2040::dma::CH1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1abb978f3c7c09c583aee9bbc3290241f3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 1 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH1_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH1_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH1_TRANS_COUNTE"></span><span id="RP2040::dma::CH1_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8effbaec2b6deb840942337a77597086"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH1_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 1 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH1_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH1_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH1_CTRL_TRIGE"></span><span id="RP2040::dma::CH1_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab9475346b5129fca4940d6b01394fb0a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH1_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 1 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH1_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH1_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH1_AL1_CTRLE"></span><span id="RP2040::dma::CH1_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af567de4bbc9e1bde0313d049eb184514"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH1_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH1_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH1_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH1_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH1_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a194f820778dabb76551e615248cd5a16"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH1_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH1_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH1_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH1_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH1_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a94da955ada7f8f0f83c54e10264624f8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH1_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH1_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH1_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH1_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH1_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3cf65ab9a07ea63d891817190751fcb1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH1_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 1 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH1_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH1_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH1_AL2_CTRLE"></span><span id="RP2040::dma::CH1_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a131242dca1c2ad9adfbfce1008f1193b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH1_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH1_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH1_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH1_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH1_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aff37be83513310c687688fd8343575b9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH1_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH1_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH1_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH1_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH1_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa6916d91d6d9d4b3ef9691ec5878f1f0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH1_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH1_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH1_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH1_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH1_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a68f527a13a63b04838045850bd9d20c6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH1_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 1 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH1_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH1_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH1_AL3_CTRLE"></span><span id="RP2040::dma::CH1_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a962bb4fb8bc3f26a1ebe0e03dd093e72"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH1_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH1_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH1_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH1_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH1_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5e8724d38a6b4cde6ef15bb813c49bd9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH1_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH1_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH1_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH1_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH1_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a966eb506f922c9d3e81b943f20c2f6a3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH1_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 1 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH1_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH1_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH1_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH1_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1b63cffd0a2646cf2b9f506e820a84c6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH1_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 1 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH2_READ_ADDRE"></span><span id="RP2040::dma::CH2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a79d3fb305bb9618bc4e55c99217d2fa7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 2 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH2_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH2_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH2_WRITE_ADDRE"></span><span id="RP2040::dma::CH2_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a750e34e3f9b66fbfe7e97aef82cea06a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH2_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 2 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH2_TRANS_COUNTE"></span><span id="RP2040::dma::CH2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1afda4caa67a2990d8e75203833d8d978d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 2 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH2_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH2_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH2_CTRL_TRIGE"></span><span id="RP2040::dma::CH2_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aebf63dcf1d5fc94ff8c8647cd9dc9864"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH2_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 2 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH2_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH2_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH2_AL1_CTRLE"></span><span id="RP2040::dma::CH2_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae8a72cbe02e49c1887b8df4c987674f5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH2_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH2_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH2_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH2_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH2_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a586f474f2c6eb767d9af9cedaf4e89df"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH2_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH2_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH2_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH2_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH2_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8f4f9b4cd3c4498ddb9a4ef5f7480c95"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH2_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH2_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH2_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH2_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH2_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1351ff41011fadd69db290634b9f85a7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH2_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 2 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH2_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH2_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH2_AL2_CTRLE"></span><span id="RP2040::dma::CH2_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad9f82b11d4e2e0d0452477acd1b21d72"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH2_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH2_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH2_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH2_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH2_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a0552973e346a5cecad0a567f4cf04f03"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH2_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH2_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH2_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH2_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH2_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad55f5f981cbbfe6d5f23d22181c22d25"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH2_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH2_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH2_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH2_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH2_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8213834cf14bb927df46c6b7953c2bf7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH2_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 2 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH2_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH2_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH2_AL3_CTRLE"></span><span id="RP2040::dma::CH2_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ac5523cbbc2121a3362d049487d3fea50"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH2_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH2_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH2_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH2_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH2_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5866059bf1db73f6ee0bf8c909c92734"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH2_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH2_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH2_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH2_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH2_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae96cfe454c6d6f3a6e4f5d0c6385dd88"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH2_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 2 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH2_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH2_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH2_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH2_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a7eac9c5483637ada71bfe666b04d60e7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH2_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 2 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH3_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH3_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH3_READ_ADDRE"></span><span id="RP2040::dma::CH3_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a31b6e28bd0a0cc292918cc65719f33fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH3_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 3 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH3_WRITE_ADDRE"></span><span id="RP2040::dma::CH3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8601bd98649513dc60d36b87e23d6653"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 3 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH3_TRANS_COUNTE"></span><span id="RP2040::dma::CH3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a72ed720b6df8f6b78c974d983038fa34"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 3 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH3_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH3_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH3_CTRL_TRIGE"></span><span id="RP2040::dma::CH3_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1acfb754c75159033d1df927150954b82b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH3_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 3 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH3_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH3_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH3_AL1_CTRLE"></span><span id="RP2040::dma::CH3_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad841d0831f3422c1ecd4804dc5bd1ef5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH3_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH3_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH3_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH3_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH3_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a677cacfd56de44a6e05c460357c95890"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH3_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH3_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH3_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH3_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH3_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a2fd4a1d645ca46543c7beb0f34bb6802"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH3_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH3_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH3_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH3_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH3_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab853cfa2225987109433650219ca06be"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH3_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 3 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH3_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH3_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH3_AL2_CTRLE"></span><span id="RP2040::dma::CH3_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a2daf91d1b9ca62acdeb08629bb2ae510"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH3_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH3_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH3_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH3_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH3_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a7682a093a3917d6bdc0799a12eaccf61"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH3_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH3_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH3_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH3_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH3_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8d073d8e598ddf01e707084751216266"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH3_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH3_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH3_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH3_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH3_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a384895af8d19d3fb7b59786d846142e1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH3_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 3 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH3_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH3_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH3_AL3_CTRLE"></span><span id="RP2040::dma::CH3_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a4b09e174e1dd66bee45fac85ca315d1b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH3_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH3_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH3_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH3_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH3_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a83be22f774ea768d5c4bc6a456e5d507"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH3_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH3_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH3_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH3_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH3_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3c077faf53a0027d8588ca9607788f0a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH3_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 3 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH3_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH3_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH3_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH3_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae24e0a36fdbdf96f07a31bcc528910d1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH3_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 3 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH4_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH4_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH4_READ_ADDRE"></span><span id="RP2040::dma::CH4_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a263140c559308fc3921a81b736878798"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH4_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 4 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH4_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH4_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH4_WRITE_ADDRE"></span><span id="RP2040::dma::CH4_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a97a49f4d9a62e5bae6fc7e056df3e046"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH4_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 4 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH4_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH4_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH4_TRANS_COUNTE"></span><span id="RP2040::dma::CH4_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a0888094b729e5adabceb3232b1242f7e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH4_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 4 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH4_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH4_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH4_CTRL_TRIGE"></span><span id="RP2040::dma::CH4_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6882dbd9020f177d24bf8352dfb0474d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH4_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 4 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH4_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH4_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH4_AL1_CTRLE"></span><span id="RP2040::dma::CH4_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a16729a5f18a82f9be8b33320e7c9e770"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH4_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH4_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH4_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH4_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH4_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3b17035774131ec6e1c95d212f446cd6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH4_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH4_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH4_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH4_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH4_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa2d802a0443079eb304e44792fe94003"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH4_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH4_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH4_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH4_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH4_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a669ee2bef710adad2dc92cb008ed39b9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH4_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 4 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH4_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH4_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH4_AL2_CTRLE"></span><span id="RP2040::dma::CH4_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a09ae3aa046a942bdcf0a4071ef13f32e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH4_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH4_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH4_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH4_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH4_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a635a0150a93a43eea16688435995a980"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH4_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH4_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH4_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH4_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH4_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a68b00ab60a6c08d528d455f08faa7956"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH4_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH4_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH4_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH4_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH4_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a402dc3e48b932818851110a48b62c993"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH4_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 4 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH4_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH4_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH4_AL3_CTRLE"></span><span id="RP2040::dma::CH4_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5e0ff3c3a3160c0f94ed2bdebcdd0845"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH4_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH4_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH4_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH4_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH4_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a524a82b1f645e254bab9678e90fb5fef"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH4_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH4_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH4_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH4_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH4_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a954d03f088b00f7d0866dae26c06e558"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH4_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 4 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH4_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH4_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH4_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH4_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a307c246da6cc23edaffafe34b6abf668"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH4_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 4 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH5_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH5_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH5_READ_ADDRE"></span><span id="RP2040::dma::CH5_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a711b1289c79315931966d016e7ea3318"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH5_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 5 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH5_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH5_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH5_WRITE_ADDRE"></span><span id="RP2040::dma::CH5_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1adeb0eca87882ff679b73e3cb0d4486cb"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH5_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 5 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH5_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH5_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH5_TRANS_COUNTE"></span><span id="RP2040::dma::CH5_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a81257a3c4b66cc7b5763fd47c217e2de"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH5_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 5 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH5_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH5_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH5_CTRL_TRIGE"></span><span id="RP2040::dma::CH5_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aff3a865bc2f45a359370ed95cfa80cda"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH5_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 5 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH5_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH5_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH5_AL1_CTRLE"></span><span id="RP2040::dma::CH5_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6a41ff04b63f0d2f56c05b5270587580"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH5_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH5_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH5_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH5_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH5_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad3a9949c219bfd6cc0d7a49d877931d4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH5_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH5_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH5_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH5_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH5_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8dcb600e5bfd862e54647260c59bc7ef"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH5_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH5_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH5_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH5_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH5_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa4473cffd69436d905ba358c9c4b36d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH5_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 5 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH5_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH5_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH5_AL2_CTRLE"></span><span id="RP2040::dma::CH5_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aae02e57ecfc09b5de2124f9db833c950"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH5_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH5_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH5_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH5_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH5_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8b23e908bbb3d1be3c59f44aa46c0631"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH5_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH5_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH5_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH5_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH5_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aee3e81b581fbd22a3a6f0d203f1d6d9f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH5_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH5_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH5_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH5_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH5_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1acebe6736d9d9131c469f989fc781f555"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH5_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 5 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH5_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH5_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH5_AL3_CTRLE"></span><span id="RP2040::dma::CH5_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa78c30ea789e5db1749c8d15257f9d14"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH5_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH5_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH5_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH5_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH5_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a522b1acae837728beccec4534aa0b31c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH5_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH5_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH5_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH5_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH5_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a7dc0ced8cadd6f7d5fe566880394c688"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH5_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 5 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH5_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH5_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH5_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH5_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a0b1a9b614d7e1ec5894bc2ad08b466b2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH5_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 5 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH6_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH6_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH6_READ_ADDRE"></span><span id="RP2040::dma::CH6_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8f2c236631d347da420fcefec885680c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH6_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 6 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH6_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH6_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH6_WRITE_ADDRE"></span><span id="RP2040::dma::CH6_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aedf53cad18f34057bd1b609760724ebf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH6_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 6 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH6_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH6_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH6_TRANS_COUNTE"></span><span id="RP2040::dma::CH6_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a9c9e5e1efc57220ef646ef8e9d236c31"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH6_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 6 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH6_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH6_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH6_CTRL_TRIGE"></span><span id="RP2040::dma::CH6_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab27d384e4a75845c5e2fe1a4d90adf55"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH6_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 6 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH6_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH6_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH6_AL1_CTRLE"></span><span id="RP2040::dma::CH6_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a0d18bb0b7aae3abbd9711917ed60491c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH6_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH6_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH6_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH6_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH6_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ace8002767192bf9c6b98d8b906165f11"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH6_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH6_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH6_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH6_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH6_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a7ea49d5dcb44bc7b6b00b212bc7ad66e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH6_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH6_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH6_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH6_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH6_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a18618adadd13cf65a0fdbeae8f184cf9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH6_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 6 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH6_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH6_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH6_AL2_CTRLE"></span><span id="RP2040::dma::CH6_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aded9b4d393b23955939afa4b56a10618"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH6_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH6_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH6_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH6_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH6_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af1f606c102cfb1f7e8911a3e191639c0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH6_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH6_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH6_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH6_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH6_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a0fcd939e317ec7c85555eb366f790597"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH6_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH6_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH6_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH6_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH6_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ac3a5dba2555f1fa086c6bd565457196d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH6_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 6 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH6_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH6_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH6_AL3_CTRLE"></span><span id="RP2040::dma::CH6_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a48e218ae0d0bf872cbdada841e62c1f9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH6_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH6_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH6_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH6_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH6_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a348d6cbbeed57b91d2972ee22651c8bf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH6_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH6_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH6_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH6_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH6_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a4f172fa63381298440cc79cd27e161f3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH6_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 6 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH6_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH6_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH6_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH6_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a11c0740364db8184e9d75350416f46b3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH6_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 6 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH7_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH7_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH7_READ_ADDRE"></span><span id="RP2040::dma::CH7_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab08d1e45cc1fc6b92ee518fd96cb6235"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH7_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 7 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH7_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH7_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH7_WRITE_ADDRE"></span><span id="RP2040::dma::CH7_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a785736f51c5f6ea943acbcbe66cd0190"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH7_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 7 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH7_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH7_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH7_TRANS_COUNTE"></span><span id="RP2040::dma::CH7_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab11aa5856979887c0060ae3d756fc2e1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH7_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 7 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH7_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH7_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH7_CTRL_TRIGE"></span><span id="RP2040::dma::CH7_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a9f680d5aa4dcf50605b6efb6c31b6502"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH7_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 7 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH7_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH7_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH7_AL1_CTRLE"></span><span id="RP2040::dma::CH7_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad4ce965440898c8c33b6f0684e1118ee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH7_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH7_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH7_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH7_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH7_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a54d209a6a67bb67c8d91d83ce2fbdb20"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH7_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH7_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH7_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH7_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH7_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aca6906c909db8a5bedf7c0747674e241"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH7_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH7_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH7_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH7_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH7_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab28d320b20dfaf0b2d9e09bce7f2e45d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH7_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 7 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH7_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH7_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH7_AL2_CTRLE"></span><span id="RP2040::dma::CH7_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae2fa301bce25a4fcdf97e6b5f15a5e89"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH7_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH7_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH7_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH7_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH7_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1ce1afc3c4f565b57f5d8bb19d0b4607"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH7_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH7_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH7_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH7_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH7_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8ad0ad5717fd974ea6f740f006c580d1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH7_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH7_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH7_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH7_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH7_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa6acede1f1ea9a64e0330789d4483338"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH7_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 7 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH7_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH7_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH7_AL3_CTRLE"></span><span id="RP2040::dma::CH7_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3096e4dcdeabca9d29298ec7d6a2ab72"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH7_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH7_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH7_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH7_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH7_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a415093879b609da05e18820e70367a41"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH7_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH7_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH7_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH7_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH7_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af8067f6fc059cc406b4ff6b230a51bfd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH7_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 7 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH7_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH7_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH7_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH7_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab9d56151417c37b623a746772d34d226"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH7_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 7 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH8_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH8_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH8_READ_ADDRE"></span><span id="RP2040::dma::CH8_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a9e7611895b3eba78f4d8ad574a43ff65"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH8_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 8 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH8_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH8_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH8_WRITE_ADDRE"></span><span id="RP2040::dma::CH8_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a990fa88edc7fc75a8081cf35aa6021a5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH8_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 8 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH8_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH8_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH8_TRANS_COUNTE"></span><span id="RP2040::dma::CH8_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5cdd0f2eb2383101d3be3ce3e57f1748"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH8_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 8 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH8_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH8_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH8_CTRL_TRIGE"></span><span id="RP2040::dma::CH8_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6c64e8d5fe9ba1d928be7bfb2ce46f2b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH8_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 8 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH8_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH8_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH8_AL1_CTRLE"></span><span id="RP2040::dma::CH8_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6e445f1693406e6b39444f036cc10ccf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH8_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH8_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH8_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH8_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH8_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af15c715a1ea314fd9a7c407bd4cfb07d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH8_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH8_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH8_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH8_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH8_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a12f1cbbe270fc626c6162a0526567747"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH8_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH8_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH8_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH8_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH8_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3d5ceca6790b3212a99f5b64419e54d1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH8_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 8 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH8_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH8_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH8_AL2_CTRLE"></span><span id="RP2040::dma::CH8_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a9e833ef290fba7f22bbe0f5c855067f4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH8_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH8_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH8_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH8_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH8_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1abf31d2b6c0b9f827aed300d4708dece0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH8_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH8_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH8_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH8_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH8_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab39b5e208db6f89fe779b8c2688ee425"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH8_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH8_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH8_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH8_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH8_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aee32e4bbb35aa09499f841c740f81b67"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH8_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 8 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH8_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH8_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH8_AL3_CTRLE"></span><span id="RP2040::dma::CH8_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a23c285f0fa76e8d232d12082669493e5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH8_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH8_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH8_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH8_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH8_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a617f765da5c85faf086d03a64491edc6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH8_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH8_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH8_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH8_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH8_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8885f196fd6adcf20eecbd9fca0ba95f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH8_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 8 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH8_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH8_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH8_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH8_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a35b3403bc47d8bb8738b57c356863d41"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH8_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 8 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH9_READ_ADDRE">
<span id="_CPPv3N6RP20403dma13CH9_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma13CH9_READ_ADDRE"></span><span id="RP2040::dma::CH9_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ac9453a30fca928c30d729a1c69938f5e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH9_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 9 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH9_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma14CH9_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH9_WRITE_ADDRE"></span><span id="RP2040::dma::CH9_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1cb0b6575bc7f4fb4fe56801c31463d0"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH9_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 9 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH9_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma15CH9_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma15CH9_TRANS_COUNTE"></span><span id="RP2040::dma::CH9_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a1c0de71f7e6b6ad6012380b1c0d94bf3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH9_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 9 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH9_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma13CH9_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma13CH9_CTRL_TRIGE"></span><span id="RP2040::dma::CH9_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5ec16fb0aadc1b516224904ea44e032a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH9_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 9 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH9_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma12CH9_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH9_AL1_CTRLE"></span><span id="RP2040::dma::CH9_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a543cb0e91e5a795e3a4442bf2ad321e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH9_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH9_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH9_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH9_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH9_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af35afd2d4d4ef61cd864b3ce35960a81"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH9_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH9_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH9_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH9_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH9_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a929bfcc73cbb975b097cfac5aa296d87"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH9_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH9_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma24CH9_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH9_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH9_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab8e257d2fa778ddd94bf76ec1c897d3a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH9_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 9 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH9_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma12CH9_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH9_AL2_CTRLE"></span><span id="RP2040::dma::CH9_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a460de6c62fe1eb55980f8f0f2f0136ed"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH9_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH9_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH9_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH9_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH9_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a86eb67e7a7dea995ec45bdf579e04a2a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH9_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17CH9_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma17CH9_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma17CH9_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH9_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ac84bb7f2c1944bea719033aa31295e6e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17CH9_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH9_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH9_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH9_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH9_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3b812201e51ea93d44f5d135619d9fa6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH9_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 9 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH9_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma12CH9_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma12CH9_AL3_CTRLE"></span><span id="RP2040::dma::CH9_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae7c2774d4f5e024c0004d578d9fcfe8f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH9_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH9_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma18CH9_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH9_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH9_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa2f5fe2b307e6e219242f5f730bf6f81"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH9_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH9_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma19CH9_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma19CH9_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH9_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a7863bb4daae5bbec06f5a1daf50099f2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH9_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 9 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma22CH9_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma22CH9_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma22CH9_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH9_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a19be0be6959cc3c51511db3c1e0223f1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma22CH9_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 9 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH10_READ_ADDRE">
<span id="_CPPv3N6RP20403dma14CH10_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH10_READ_ADDRE"></span><span id="RP2040::dma::CH10_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a603796e61074ee52545f16c31c2e8fb6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH10_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 10 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH10_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma15CH10_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma15CH10_WRITE_ADDRE"></span><span id="RP2040::dma::CH10_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa7b1042c882e4cda2167e02128e84e36"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH10_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 10 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma16CH10_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma16CH10_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma16CH10_TRANS_COUNTE"></span><span id="RP2040::dma::CH10_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a61e51e5d12f40aeff675be1be3e5f294"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma16CH10_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 10 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH10_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma14CH10_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma14CH10_CTRL_TRIGE"></span><span id="RP2040::dma::CH10_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8c8305c6be65cb50701ec822c993105f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH10_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 10 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH10_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma13CH10_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH10_AL1_CTRLE"></span><span id="RP2040::dma::CH10_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad5fbc8c445500021d49a579f1db832fd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH10_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH10_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma18CH10_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH10_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH10_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8d6fa33840061b63d78c59fffc4b7488"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH10_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH10_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma19CH10_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma19CH10_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH10_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a827cac8efa272dfdc7e2ab2c4a840a32"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH10_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25CH10_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma25CH10_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma25CH10_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH10_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa5373344a8bec58867701aec84bc0140"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25CH10_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 10 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH10_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma13CH10_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH10_AL2_CTRLE"></span><span id="RP2040::dma::CH10_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aca8743cd20daa96f85000b9064097f55"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH10_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma20CH10_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma20CH10_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma20CH10_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH10_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af58e9d03f30b4a2e0234c140c81a213f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma20CH10_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH10_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma18CH10_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH10_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH10_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab77b56cec5f35c801285d26a2a680e2d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH10_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH10_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma24CH10_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH10_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH10_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a20069316f4db0e9a08afbbfbad408443"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH10_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 10 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH10_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma13CH10_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH10_AL3_CTRLE"></span><span id="RP2040::dma::CH10_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a24a896a7ff4d759415ba5216c6274746"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH10_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH10_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma19CH10_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma19CH10_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH10_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a27d1c83c9a7a04902953a100a7a4ad3d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH10_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma20CH10_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma20CH10_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma20CH10_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH10_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8f88da13c80f4d803ecf35ccafa0182f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma20CH10_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 10 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH10_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH10_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH10_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH10_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a550fac1a0072052e560423cdc889a61e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH10_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 10 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH11_READ_ADDRE">
<span id="_CPPv3N6RP20403dma14CH11_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma14CH11_READ_ADDRE"></span><span id="RP2040::dma::CH11_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5af6a77027d3d1b044478d665a3db5e8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH11_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 11 Read Address pointer</p>
<p>This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH11_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma15CH11_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma15CH11_WRITE_ADDRE"></span><span id="RP2040::dma::CH11_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3ec01f603213576d16fe288e3511877e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH11_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 11 Write Address pointer</p>
<p>This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma16CH11_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma16CH11_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma16CH11_TRANS_COUNTE"></span><span id="RP2040::dma::CH11_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a3c3b961574c3332c69db59aef22d45c1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma16CH11_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) DMA Channel 11 Transfer Count</p>
<p>Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).</p>
<p>When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.</p>
<p>Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.</p>

 The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH11_CTRL_TRIGE">
<span id="_CPPv3N6RP20403dma14CH11_CTRL_TRIGE"></span><span id="_CPPv2N6RP20403dma14CH11_CTRL_TRIGE"></span><span id="RP2040::dma::CH11_CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab8e2984e8178df44b89925ba6f9a3d53"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH11_CTRL_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel 11 Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH11_AL1_CTRLE">
<span id="_CPPv3N6RP20403dma13CH11_AL1_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH11_AL1_CTRLE"></span><span id="RP2040::dma::CH11_AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a33c738b00fddfdc6a866c721070af299"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH11_AL1_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH11_AL1_READ_ADDRE">
<span id="_CPPv3N6RP20403dma18CH11_AL1_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH11_AL1_READ_ADDRE"></span><span id="RP2040::dma::CH11_AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad52984a3a92d85ca102a1bf73fa7421c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH11_AL1_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH11_AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma19CH11_AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma19CH11_AL1_WRITE_ADDRE"></span><span id="RP2040::dma::CH11_AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a747e20d9fae73f9f8b6b20f1e953c28c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH11_AL1_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25CH11_AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP20403dma25CH11_AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP20403dma25CH11_AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma::CH11_AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a349cf4bd3cb05418a857836cc1d3faea"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25CH11_AL1_TRANS_COUNT_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 11 TRANS_COUNT register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH11_AL2_CTRLE">
<span id="_CPPv3N6RP20403dma13CH11_AL2_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH11_AL2_CTRLE"></span><span id="RP2040::dma::CH11_AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a978a105a87327e63cb44508a026d38c7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH11_AL2_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma20CH11_AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma20CH11_AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma20CH11_AL2_TRANS_COUNTE"></span><span id="RP2040::dma::CH11_AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a17e7968a841b460d3ba88c7a61be61e2"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma20CH11_AL2_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18CH11_AL2_READ_ADDRE">
<span id="_CPPv3N6RP20403dma18CH11_AL2_READ_ADDRE"></span><span id="_CPPv2N6RP20403dma18CH11_AL2_READ_ADDRE"></span><span id="RP2040::dma::CH11_AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad90b64b647f47264bc049234006dc23d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18CH11_AL2_READ_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24CH11_AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma24CH11_AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma24CH11_AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma::CH11_AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a279968cc761f4b3185dc181f88b94fc4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24CH11_AL2_WRITE_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 11 WRITE_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma13CH11_AL3_CTRLE">
<span id="_CPPv3N6RP20403dma13CH11_AL3_CTRLE"></span><span id="_CPPv2N6RP20403dma13CH11_AL3_CTRLE"></span><span id="RP2040::dma::CH11_AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa2772059242ab125a4ccdf0d1f571f76"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma13CH11_AL3_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma19CH11_AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP20403dma19CH11_AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP20403dma19CH11_AL3_WRITE_ADDRE"></span><span id="RP2040::dma::CH11_AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a971d3d8528b5a4cc6ace0f34a5715789"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma19CH11_AL3_WRITE_ADDRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma20CH11_AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP20403dma20CH11_AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP20403dma20CH11_AL3_TRANS_COUNTE"></span><span id="RP2040::dma::CH11_AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa4439406de6791fce46292bc22e463e5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma20CH11_AL3_TRANS_COUNTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel 11 TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma23CH11_AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP20403dma23CH11_AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP20403dma23CH11_AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma::CH11_AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1add61ea7642718a1596f3e22d7eec9d41"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma23CH11_AL3_READ_ADDR_TRIGE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Alias for channel 11 READ_ADDR register</p>
<p>This is a trigger register (0xc). Writing a nonzero value will</p>

 reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding0E">
<span id="_CPPv3N6RP20403dma17reserved_padding0E"></span><span id="_CPPv2N6RP20403dma17reserved_padding0E"></span><span id="RP2040::dma::reserved_padding0__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a82d6d9be6980f8a0a312057946d57ce4"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding0_lengthE" title="RP2040::dma::reserved_padding0_length"><span class="n"><span class="pre">reserved_padding0_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding0E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma4INTRE">
<span id="_CPPv3N6RP20403dma4INTRE"></span><span id="_CPPv2N6RP20403dma4INTRE"></span><span id="RP2040::dma::INTR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a083c9f7967dbdfca1cc34a9231d13a74"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma4INTRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Status (raw) </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTE0E">
<span id="_CPPv3N6RP20403dma5INTE0E"></span><span id="_CPPv2N6RP20403dma5INTE0E"></span><span id="RP2040::dma::INTE0__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a990b1b92fdcfbef9fd5f94f32c9808ca"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTE0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTE0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enables for IRQ 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTF0E">
<span id="_CPPv3N6RP20403dma5INTF0E"></span><span id="_CPPv2N6RP20403dma5INTF0E"></span><span id="RP2040::dma::INTF0__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6dfca3330bb3d3821b7670395a7b27a5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTF0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTF0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Force Interrupts </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTS0E">
<span id="_CPPv3N6RP20403dma5INTS0E"></span><span id="_CPPv2N6RP20403dma5INTS0E"></span><span id="RP2040::dma::INTS0__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab3a3b52e72c87374b1d892919468f9d1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTS0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTS0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Status for IRQ 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding1E">
<span id="_CPPv3N6RP20403dma17reserved_padding1E"></span><span id="_CPPv2N6RP20403dma17reserved_padding1E"></span><span id="RP2040::dma::reserved_padding1__uint32_tC"></span><span class="target" id="structRP2040_1_1dma_1aa0a876ccd42c828a93216da516a3e1e2"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding1E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTE1E">
<span id="_CPPv3N6RP20403dma5INTE1E"></span><span id="_CPPv2N6RP20403dma5INTE1E"></span><span id="RP2040::dma::INTE1__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae0db336e3273849c3ce8f2b6805800f9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTE1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTE1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Enables for IRQ 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTF1E">
<span id="_CPPv3N6RP20403dma5INTF1E"></span><span id="_CPPv2N6RP20403dma5INTF1E"></span><span id="RP2040::dma::INTF1__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aaa39a482eb8010c856a61389bf0b1d99"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTF1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTF1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Force Interrupts for IRQ 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma5INTS1E">
<span id="_CPPv3N6RP20403dma5INTS1E"></span><span id="_CPPv2N6RP20403dma5INTS1E"></span><span id="RP2040::dma::INTS1__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1adc442f5653b8feeffdb590b615e34818"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">INTS1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma5INTS1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Status (masked) for IRQ 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma6TIMER0E">
<span id="_CPPv3N6RP20403dma6TIMER0E"></span><span id="_CPPv2N6RP20403dma6TIMER0E"></span><span id="RP2040::dma::TIMER0__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ac0d242ef287da31851ab0123a7a195b6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TIMER0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma6TIMER0E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma6TIMER1E">
<span id="_CPPv3N6RP20403dma6TIMER1E"></span><span id="_CPPv2N6RP20403dma6TIMER1E"></span><span id="RP2040::dma::TIMER1__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8006ceeb0d746b8bd5198540e8697e0b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TIMER1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma6TIMER1E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma6TIMER2E">
<span id="_CPPv3N6RP20403dma6TIMER2E"></span><span id="_CPPv2N6RP20403dma6TIMER2E"></span><span id="RP2040::dma::TIMER2__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a78fc7949f45740896edd4fa78a6f7d5e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TIMER2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma6TIMER2E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma6TIMER3E">
<span id="_CPPv3N6RP20403dma6TIMER3E"></span><span id="_CPPv2N6RP20403dma6TIMER3E"></span><span id="RP2040::dma::TIMER3__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a285e8d4403467ff124025631f86a0946"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TIMER3</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma6TIMER3E" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Pacing (X/Y) Fractional Timer</p>
<p>The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18MULTI_CHAN_TRIGGERE">
<span id="_CPPv3N6RP20403dma18MULTI_CHAN_TRIGGERE"></span><span id="_CPPv2N6RP20403dma18MULTI_CHAN_TRIGGERE"></span><span id="RP2040::dma::MULTI_CHAN_TRIGGER__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af82c6ecb26b201269785f922b3f02880"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MULTI_CHAN_TRIGGER</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18MULTI_CHAN_TRIGGERE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Trigger one or more channels simultaneously </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma10SNIFF_CTRLE">
<span id="_CPPv3N6RP20403dma10SNIFF_CTRLE"></span><span id="_CPPv2N6RP20403dma10SNIFF_CTRLE"></span><span id="RP2040::dma::SNIFF_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a70de4f3fdf4f2623a9113187bb2f8222"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SNIFF_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma10SNIFF_CTRLE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Sniffer Control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma10SNIFF_DATAE">
<span id="_CPPv3N6RP20403dma10SNIFF_DATAE"></span><span id="_CPPv2N6RP20403dma10SNIFF_DATAE"></span><span id="RP2040::dma::SNIFF_DATA__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1add43c20b5a4dad6404b699ec949163a1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SNIFF_DATA</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma10SNIFF_DATAE" title="Permalink to this definition">#</a><br /></dt>
<dd><p><p>(read-write) Data accumulator for sniff hardware</p>
<p>Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.</p>
</p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding2E">
<span id="_CPPv3N6RP20403dma17reserved_padding2E"></span><span id="_CPPv2N6RP20403dma17reserved_padding2E"></span><span id="RP2040::dma::reserved_padding2__uint32_tC"></span><span class="target" id="structRP2040_1_1dma_1a174d467ddab613941f0e21725f542138"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding2E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11FIFO_LEVELSE">
<span id="_CPPv3N6RP20403dma11FIFO_LEVELSE"></span><span id="_CPPv2N6RP20403dma11FIFO_LEVELSE"></span><span id="RP2040::dma::FIFO_LEVELS__uint32_tC"></span><span class="target" id="structRP2040_1_1dma_1a2bf9ad62ce6686722c835849e61ec544"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FIFO_LEVELS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11FIFO_LEVELSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) Debug RAF, WAF, TDF levels </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma10CHAN_ABORTE">
<span id="_CPPv3N6RP20403dma10CHAN_ABORTE"></span><span id="_CPPv2N6RP20403dma10CHAN_ABORTE"></span><span id="RP2040::dma::CHAN_ABORT__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a4a9bebf010700ad11ae1aa434fc37ecd"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CHAN_ABORT</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma10CHAN_ABORTE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Abort an in-progress transfer sequence on one or more channels </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma10N_CHANNELSE">
<span id="_CPPv3N6RP20403dma10N_CHANNELSE"></span><span id="_CPPv2N6RP20403dma10N_CHANNELSE"></span><span id="RP2040::dma::N_CHANNELS__uint32_tC"></span><span class="target" id="structRP2040_1_1dma_1a44ba896aa15b209c2cde9fd224df13c3"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">N_CHANNELS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma10N_CHANNELSE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-only) The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding3E">
<span id="_CPPv3N6RP20403dma17reserved_padding3E"></span><span id="_CPPv2N6RP20403dma17reserved_padding3E"></span><span id="RP2040::dma::reserved_padding3__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a678d17b1fbddeffa0dda58f18e5fb9ff"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding3_lengthE" title="RP2040::dma::reserved_padding3_length"><span class="n"><span class="pre">reserved_padding3_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding3E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH0_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH0_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH0_DBG_CTDREQE"></span><span id="RP2040::dma::CH0_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a851ce57e10daaa43444cec911d17cb0f"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH0_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH0_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH0_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH0_DBG_TCRE"></span><span id="RP2040::dma::CH0_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1abc68b43756a2617d92c655cdfaf31741"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH0_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH0_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding4E">
<span id="_CPPv3N6RP20403dma17reserved_padding4E"></span><span id="_CPPv2N6RP20403dma17reserved_padding4E"></span><span id="RP2040::dma::reserved_padding4__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a3ed0ce3527e1db3b8db3b4717991a5e8"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding4_lengthE" title="RP2040::dma::reserved_padding4_length"><span class="n"><span class="pre">reserved_padding4_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding4E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH1_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH1_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH1_DBG_CTDREQE"></span><span id="RP2040::dma::CH1_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a84ff7ca1135956cd689bbf86a158039c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH1_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH1_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH1_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH1_DBG_TCRE"></span><span id="RP2040::dma::CH1_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af55f04136af3628db1bb14e702ee835a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH1_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH1_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding5E">
<span id="_CPPv3N6RP20403dma17reserved_padding5E"></span><span id="_CPPv2N6RP20403dma17reserved_padding5E"></span><span id="RP2040::dma::reserved_padding5__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a1d8f21b153243028e7e753689037f52f"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding5_lengthE" title="RP2040::dma::reserved_padding5_length"><span class="n"><span class="pre">reserved_padding5_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding5E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH2_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH2_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH2_DBG_CTDREQE"></span><span id="RP2040::dma::CH2_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a08afb77256387359ac373a9f9abf5d80"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH2_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH2_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH2_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH2_DBG_TCRE"></span><span id="RP2040::dma::CH2_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ab314079ae0d11390756853c499513f05"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH2_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH2_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding6E">
<span id="_CPPv3N6RP20403dma17reserved_padding6E"></span><span id="_CPPv2N6RP20403dma17reserved_padding6E"></span><span id="RP2040::dma::reserved_padding6__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a3c49da7b6fea609da83ad6af131894b0"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding6_lengthE" title="RP2040::dma::reserved_padding6_length"><span class="n"><span class="pre">reserved_padding6_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding6E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH3_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH3_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH3_DBG_CTDREQE"></span><span id="RP2040::dma::CH3_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a734d6f8786c980552a4ed21fd25730e4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH3_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH3_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH3_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH3_DBG_TCRE"></span><span id="RP2040::dma::CH3_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6ea12cb8ab09595737f052e20c3205b9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH3_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH3_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding7E">
<span id="_CPPv3N6RP20403dma17reserved_padding7E"></span><span id="_CPPv2N6RP20403dma17reserved_padding7E"></span><span id="RP2040::dma::reserved_padding7__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a82f31c63c9c33f1e56507fcb69a75f52"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding7</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding7_lengthE" title="RP2040::dma::reserved_padding7_length"><span class="n"><span class="pre">reserved_padding7_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding7E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH4_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH4_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH4_DBG_CTDREQE"></span><span id="RP2040::dma::CH4_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a911b4b9f2122d0bae2a27acec17f8a1c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH4_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH4_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH4_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH4_DBG_TCRE"></span><span id="RP2040::dma::CH4_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a6b22c17b68a62297f011a5b5f107ffc8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH4_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH4_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding8E">
<span id="_CPPv3N6RP20403dma17reserved_padding8E"></span><span id="_CPPv2N6RP20403dma17reserved_padding8E"></span><span id="RP2040::dma::reserved_padding8__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a40cf86ba57c01c9f6b1d74d71a0c6242"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding8_lengthE" title="RP2040::dma::reserved_padding8_length"><span class="n"><span class="pre">reserved_padding8_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding8E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH5_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH5_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH5_DBG_CTDREQE"></span><span id="RP2040::dma::CH5_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1aa76aa8872f7ffb65610de5a471f50c0e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH5_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH5_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH5_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH5_DBG_TCRE"></span><span id="RP2040::dma::CH5_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a2a7819317459615f558f87f7052d2abe"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH5_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH5_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma17reserved_padding9E">
<span id="_CPPv3N6RP20403dma17reserved_padding9E"></span><span id="_CPPv2N6RP20403dma17reserved_padding9E"></span><span id="RP2040::dma::reserved_padding9__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a102508c2b7ef30ca7c01a255362fc502"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding9</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma24reserved_padding9_lengthE" title="RP2040::dma::reserved_padding9_length"><span class="n"><span class="pre">reserved_padding9_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma17reserved_padding9E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH6_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH6_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH6_DBG_CTDREQE"></span><span id="RP2040::dma::CH6_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a8634325922e0d0889da29872ec07e55b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH6_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH6_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH6_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH6_DBG_TCRE"></span><span id="RP2040::dma::CH6_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1af9732c91db8f097d7e6734ce1588a84c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH6_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH6_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18reserved_padding10E">
<span id="_CPPv3N6RP20403dma18reserved_padding10E"></span><span id="_CPPv2N6RP20403dma18reserved_padding10E"></span><span id="RP2040::dma::reserved_padding10__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a9da6817f1b6ddd4fa9b367a19ec95e9a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding10</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma25reserved_padding10_lengthE" title="RP2040::dma::reserved_padding10_length"><span class="n"><span class="pre">reserved_padding10_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18reserved_padding10E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH7_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH7_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH7_DBG_CTDREQE"></span><span id="RP2040::dma::CH7_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5a0dd961e0f835f747cce4605c876bd5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH7_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH7_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH7_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH7_DBG_TCRE"></span><span id="RP2040::dma::CH7_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1abd9800882a16f949865146cb7fd0da73"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH7_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH7_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18reserved_padding11E">
<span id="_CPPv3N6RP20403dma18reserved_padding11E"></span><span id="_CPPv2N6RP20403dma18reserved_padding11E"></span><span id="RP2040::dma::reserved_padding11__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a99911e794e21b101f88992466fc176ad"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding11</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma25reserved_padding11_lengthE" title="RP2040::dma::reserved_padding11_length"><span class="n"><span class="pre">reserved_padding11_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18reserved_padding11E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH8_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH8_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH8_DBG_CTDREQE"></span><span id="RP2040::dma::CH8_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a10e75f229d01a8a18c854130dac6b1d9"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH8_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH8_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH8_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH8_DBG_TCRE"></span><span id="RP2040::dma::CH8_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ae364acc8312c846aea0ed2f0d517b9c8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH8_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH8_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18reserved_padding12E">
<span id="_CPPv3N6RP20403dma18reserved_padding12E"></span><span id="_CPPv2N6RP20403dma18reserved_padding12E"></span><span id="RP2040::dma::reserved_padding12__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a67b811f1340df749a14cfe57f3468d99"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding12</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma25reserved_padding12_lengthE" title="RP2040::dma::reserved_padding12_length"><span class="n"><span class="pre">reserved_padding12_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18reserved_padding12E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma14CH9_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma14CH9_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma14CH9_DBG_CTDREQE"></span><span id="RP2040::dma::CH9_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a55add79468c38e6e379a5a4ebb6ec726"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma14CH9_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma11CH9_DBG_TCRE">
<span id="_CPPv3N6RP20403dma11CH9_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma11CH9_DBG_TCRE"></span><span id="RP2040::dma::CH9_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1ad4b0ea5f995f6f49ee285d720d13a0b1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH9_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma11CH9_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18reserved_padding13E">
<span id="_CPPv3N6RP20403dma18reserved_padding13E"></span><span id="_CPPv2N6RP20403dma18reserved_padding13E"></span><span id="RP2040::dma::reserved_padding13__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1aade32024b7eec030465b7f9d513b2ef0"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding13</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma25reserved_padding13_lengthE" title="RP2040::dma::reserved_padding13_length"><span class="n"><span class="pre">reserved_padding13_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18reserved_padding13E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH10_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma15CH10_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma15CH10_DBG_CTDREQE"></span><span id="RP2040::dma::CH10_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1afe519665865e3f8f755d30ee7be8cb48"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH10_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH10_DBG_TCRE">
<span id="_CPPv3N6RP20403dma12CH10_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma12CH10_DBG_TCRE"></span><span id="RP2040::dma::CH10_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a5503200a59b5684d5062bf1f18f23225"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH10_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH10_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma18reserved_padding14E">
<span id="_CPPv3N6RP20403dma18reserved_padding14E"></span><span id="_CPPv2N6RP20403dma18reserved_padding14E"></span><span id="RP2040::dma::reserved_padding14__uint32_tCA"></span><span class="target" id="structRP2040_1_1dma_1a656360cf7868c89f416c64baf3b53fc4"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding14</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403dma25reserved_padding14_lengthE" title="RP2040::dma::reserved_padding14_length"><span class="n"><span class="pre">reserved_padding14_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma18reserved_padding14E" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma15CH11_DBG_CTDREQE">
<span id="_CPPv3N6RP20403dma15CH11_DBG_CTDREQE"></span><span id="_CPPv2N6RP20403dma15CH11_DBG_CTDREQE"></span><span id="RP2040::dma::CH11_DBG_CTDREQ__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1a70a86f077a3fc8b6d0d4ceda800ef779"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_DBG_CTDREQ</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma15CH11_DBG_CTDREQE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma12CH11_DBG_TCRE">
<span id="_CPPv3N6RP20403dma12CH11_DBG_TCRE"></span><span id="_CPPv2N6RP20403dma12CH11_DBG_TCRE"></span><span id="RP2040::dma::CH11_DBG_TCR__uint32_t"></span><span class="target" id="structRP2040_1_1dma_1abc064c288e7530d5c442579205ced0c1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CH11_DBG_TCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403dma12CH11_DBG_TCRE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>(read-write) Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma4sizeE">
<span id="_CPPv3N6RP20403dma4sizeE"></span><span id="_CPPv2N6RP20403dma4sizeE"></span><span id="RP2040::dma::size__std::s"></span><span class="target" id="structRP2040_1_1dma_1a627e554f7712b204bf5413f7ef840807"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">2760</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma4sizeE" title="Permalink to this definition">#</a><br /></dt>
<dd><p>dmas size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding0_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding0_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding0_lengthE"></span><span id="RP2040::dma::reserved_padding0_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a3564408a0c9192b2cdaa951618b50f23"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">64</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding0_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding3_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding3_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding3_lengthE"></span><span id="RP2040::dma::reserved_padding3_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a22c0e0a09eb93515d6225981ccf4cf39"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">237</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding3_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding4_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding4_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding4_lengthE"></span><span id="RP2040::dma::reserved_padding4_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a3a7053802c88fb24c3e1ab8027c4d967"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding4_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding5_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding5_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding5_lengthE"></span><span id="RP2040::dma::reserved_padding5_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a562ca00531335f6b95047729c8c46646"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding5_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding6_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding6_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding6_lengthE"></span><span id="RP2040::dma::reserved_padding6_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1ad9f582036bb5f442b68a0eb38a77182d"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding6_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding7_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding7_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding7_lengthE"></span><span id="RP2040::dma::reserved_padding7_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1ae7714e52066699cefe2207ed24abb65d"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding7_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding7_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding8_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding8_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding8_lengthE"></span><span id="RP2040::dma::reserved_padding8_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a0cd86bde1166f65d23500a06adff09b3"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding8_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma24reserved_padding9_lengthE">
<span id="_CPPv3N6RP20403dma24reserved_padding9_lengthE"></span><span id="_CPPv2N6RP20403dma24reserved_padding9_lengthE"></span><span id="RP2040::dma::reserved_padding9_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a2531d0c401322e5d80745c662e5f178b"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding9_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma24reserved_padding9_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25reserved_padding10_lengthE">
<span id="_CPPv3N6RP20403dma25reserved_padding10_lengthE"></span><span id="_CPPv2N6RP20403dma25reserved_padding10_lengthE"></span><span id="RP2040::dma::reserved_padding10_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1aa02358ca004f6b0366a93fef96591b76"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding10_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25reserved_padding10_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25reserved_padding11_lengthE">
<span id="_CPPv3N6RP20403dma25reserved_padding11_lengthE"></span><span id="_CPPv2N6RP20403dma25reserved_padding11_lengthE"></span><span id="RP2040::dma::reserved_padding11_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a00ebb80a17aa7fbbe5282473aae8dbb8"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding11_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25reserved_padding11_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25reserved_padding12_lengthE">
<span id="_CPPv3N6RP20403dma25reserved_padding12_lengthE"></span><span id="_CPPv2N6RP20403dma25reserved_padding12_lengthE"></span><span id="RP2040::dma::reserved_padding12_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1acdfd769d0cc2cb2b50cb6c85aa53d7bc"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding12_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25reserved_padding12_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25reserved_padding13_lengthE">
<span id="_CPPv3N6RP20403dma25reserved_padding13_lengthE"></span><span id="_CPPv2N6RP20403dma25reserved_padding13_lengthE"></span><span id="RP2040::dma::reserved_padding13_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1a60978ea260b64757e1bb53713185f6b3"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding13_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25reserved_padding13_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403dma25reserved_padding14_lengthE">
<span id="_CPPv3N6RP20403dma25reserved_padding14_lengthE"></span><span id="_CPPv2N6RP20403dma25reserved_padding14_lengthE"></span><span id="RP2040::dma::reserved_padding14_length__std::s"></span><span class="target" id="structRP2040_1_1dma_1ab0a053154e4cfd1190bc0e1c59b74ce8"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding14_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14</span></span><a class="headerlink" href="#_CPPv4N6RP20403dma25reserved_padding14_lengthE" title="Permalink to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1clocks.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct clocks</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1i2c0.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct i2c0</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Vaughn Kottler
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
       Copyright 2023, Vaughn Kottler.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>