#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cbdf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cbe0b0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1cb22e0 .functor NOT 1, L_0x1cfa910, C4<0>, C4<0>, C4<0>;
L_0x1cfa620 .functor XOR 1, L_0x1cfa450, L_0x1cfa580, C4<0>, C4<0>;
L_0x1cfa800 .functor XOR 1, L_0x1cfa620, L_0x1cfa730, C4<0>, C4<0>;
v0x1ce88f0_0 .net *"_ivl_10", 0 0, L_0x1cfa730;  1 drivers
v0x1ce89f0_0 .net *"_ivl_12", 0 0, L_0x1cfa800;  1 drivers
v0x1ce8ad0_0 .net *"_ivl_2", 0 0, L_0x1cfa3b0;  1 drivers
v0x1ce8b90_0 .net *"_ivl_4", 0 0, L_0x1cfa450;  1 drivers
v0x1ce8c70_0 .net *"_ivl_6", 0 0, L_0x1cfa580;  1 drivers
v0x1ce8da0_0 .net *"_ivl_8", 0 0, L_0x1cfa620;  1 drivers
v0x1ce8e80_0 .var "clk", 0 0;
v0x1ce8f20_0 .net "reset", 0 0, v0x1ce7dc0_0;  1 drivers
v0x1ce8fc0_0 .net "shift_ena_dut", 0 0, v0x1ce84a0_0;  1 drivers
v0x1ce90f0_0 .net "shift_ena_ref", 0 0, L_0x1cfa250;  1 drivers
v0x1ce9190_0 .var/2u "stats1", 159 0;
v0x1ce9230_0 .var/2u "strobe", 0 0;
v0x1ce92f0_0 .net "tb_match", 0 0, L_0x1cfa910;  1 drivers
v0x1ce93b0_0 .net "tb_mismatch", 0 0, L_0x1cb22e0;  1 drivers
E_0x1cb95b0/0 .event negedge, v0x1ce7660_0;
E_0x1cb95b0/1 .event posedge, v0x1ce7660_0;
E_0x1cb95b0 .event/or E_0x1cb95b0/0, E_0x1cb95b0/1;
L_0x1cfa3b0 .concat [ 1 0 0 0], L_0x1cfa250;
L_0x1cfa450 .concat [ 1 0 0 0], L_0x1cfa250;
L_0x1cfa580 .concat [ 1 0 0 0], v0x1ce84a0_0;
L_0x1cfa730 .concat [ 1 0 0 0], L_0x1cfa250;
L_0x1cfa910 .cmp/eeq 1, L_0x1cfa3b0, L_0x1cfa800;
S_0x1cbe240 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1cbe0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1c8ca40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1c8ca80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x1c8cac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1c8cb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x1c8cb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1cf9ab0 .functor OR 1, L_0x1cf9660, L_0x1cf9910, C4<0>, C4<0>;
L_0x1cf9e80 .functor OR 1, L_0x1cf9ab0, L_0x1cf9d00, C4<0>, C4<0>;
L_0x1cfa250 .functor OR 1, L_0x1cf9e80, L_0x1cfa0c0, C4<0>, C4<0>;
v0x1cae940_0 .net *"_ivl_0", 31 0, L_0x1ce94f0;  1 drivers
L_0x7f8d781580a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce67e0_0 .net *"_ivl_11", 28 0, L_0x7f8d781580a8;  1 drivers
L_0x7f8d781580f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ce68c0_0 .net/2u *"_ivl_12", 31 0, L_0x7f8d781580f0;  1 drivers
v0x1ce69b0_0 .net *"_ivl_14", 0 0, L_0x1cf9910;  1 drivers
v0x1ce6a70_0 .net *"_ivl_17", 0 0, L_0x1cf9ab0;  1 drivers
v0x1ce6b80_0 .net *"_ivl_18", 31 0, L_0x1cf9bc0;  1 drivers
L_0x7f8d78158138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce6c60_0 .net *"_ivl_21", 28 0, L_0x7f8d78158138;  1 drivers
L_0x7f8d78158180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1ce6d40_0 .net/2u *"_ivl_22", 31 0, L_0x7f8d78158180;  1 drivers
v0x1ce6e20_0 .net *"_ivl_24", 0 0, L_0x1cf9d00;  1 drivers
v0x1ce6ee0_0 .net *"_ivl_27", 0 0, L_0x1cf9e80;  1 drivers
v0x1ce6fa0_0 .net *"_ivl_28", 31 0, L_0x1cf9f90;  1 drivers
L_0x7f8d78158018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce7080_0 .net *"_ivl_3", 28 0, L_0x7f8d78158018;  1 drivers
L_0x7f8d781581c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce7160_0 .net *"_ivl_31", 28 0, L_0x7f8d781581c8;  1 drivers
L_0x7f8d78158210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1ce7240_0 .net/2u *"_ivl_32", 31 0, L_0x7f8d78158210;  1 drivers
v0x1ce7320_0 .net *"_ivl_34", 0 0, L_0x1cfa0c0;  1 drivers
L_0x7f8d78158060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce73e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f8d78158060;  1 drivers
v0x1ce74c0_0 .net *"_ivl_6", 0 0, L_0x1cf9660;  1 drivers
v0x1ce7580_0 .net *"_ivl_8", 31 0, L_0x1cf97d0;  1 drivers
v0x1ce7660_0 .net "clk", 0 0, v0x1ce8e80_0;  1 drivers
v0x1ce7720_0 .var "next", 2 0;
v0x1ce7800_0 .net "reset", 0 0, v0x1ce7dc0_0;  alias, 1 drivers
v0x1ce78c0_0 .net "shift_ena", 0 0, L_0x1cfa250;  alias, 1 drivers
v0x1ce7980_0 .var "state", 2 0;
E_0x1cb9800 .event posedge, v0x1ce7660_0;
E_0x1cba310 .event anyedge, v0x1ce7980_0;
L_0x1ce94f0 .concat [ 3 29 0 0], v0x1ce7980_0, L_0x7f8d78158018;
L_0x1cf9660 .cmp/eq 32, L_0x1ce94f0, L_0x7f8d78158060;
L_0x1cf97d0 .concat [ 3 29 0 0], v0x1ce7980_0, L_0x7f8d781580a8;
L_0x1cf9910 .cmp/eq 32, L_0x1cf97d0, L_0x7f8d781580f0;
L_0x1cf9bc0 .concat [ 3 29 0 0], v0x1ce7980_0, L_0x7f8d78158138;
L_0x1cf9d00 .cmp/eq 32, L_0x1cf9bc0, L_0x7f8d78158180;
L_0x1cf9f90 .concat [ 3 29 0 0], v0x1ce7980_0, L_0x7f8d781581c8;
L_0x1cfa0c0 .cmp/eq 32, L_0x1cf9f90, L_0x7f8d78158210;
S_0x1ce7ae0 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1cbe0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1ce7d00_0 .net "clk", 0 0, v0x1ce8e80_0;  alias, 1 drivers
v0x1ce7dc0_0 .var "reset", 0 0;
E_0x1ca19f0 .event negedge, v0x1ce7660_0;
S_0x1ce7eb0 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1cbe0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1cadb30 .param/l "IDLE" 0 4 9, C4<00>;
P_0x1cadb70 .param/l "SET_SHIFT_ENA" 0 4 10, C4<01>;
v0x1ce81c0_0 .net "clk", 0 0, v0x1ce8e80_0;  alias, 1 drivers
v0x1ce82d0_0 .var "next_state", 1 0;
v0x1ce83b0_0 .net "reset", 0 0, v0x1ce7dc0_0;  alias, 1 drivers
v0x1ce84a0_0 .var "shift_ena", 0 0;
v0x1ce8540_0 .var "state", 1 0;
E_0x1cc7c40 .event anyedge, v0x1ce8540_0;
S_0x1ce86f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1cbe0b0;
 .timescale -12 -12;
E_0x1cc7f60 .event anyedge, v0x1ce9230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ce9230_0;
    %nor/r;
    %assign/vec4 v0x1ce9230_0, 0;
    %wait E_0x1cc7f60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ce7ae0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca19f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1ce7dc0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1cbe240;
T_2 ;
Ewait_0 .event/or E_0x1cba310, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1ce7980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ce7720_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ce7720_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ce7720_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ce7720_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ce7720_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1cbe240;
T_3 ;
    %wait E_0x1cb9800;
    %load/vec4 v0x1ce7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ce7980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ce7720_0;
    %assign/vec4 v0x1ce7980_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ce7eb0;
T_4 ;
    %wait E_0x1cb9800;
    %load/vec4 v0x1ce83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ce8540_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1ce82d0_0;
    %assign/vec4 v0x1ce8540_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce7eb0;
T_5 ;
    %wait E_0x1cc7c40;
    %load/vec4 v0x1ce8540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ce82d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce84a0_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x1ce83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ce82d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ce84a0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ce82d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce84a0_0, 0, 1;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ce82d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce84a0_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1cbe0b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ce9230_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cbe0b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ce8e80_0;
    %inv;
    %store/vec4 v0x1ce8e80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cbe0b0;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ce7d00_0, v0x1ce93b0_0, v0x1ce8e80_0, v0x1ce8f20_0, v0x1ce90f0_0, v0x1ce8fc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cbe0b0;
T_9 ;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cbe0b0;
T_10 ;
    %wait E_0x1cb95b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce9190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9190_0, 4, 32;
    %load/vec4 v0x1ce92f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9190_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ce9190_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9190_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ce90f0_0;
    %load/vec4 v0x1ce90f0_0;
    %load/vec4 v0x1ce8fc0_0;
    %xor;
    %load/vec4 v0x1ce90f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9190_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ce9190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ce9190_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/review2015_fsmshift/iter0/response3/top_module.sv";
