<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 12 has been inferred" BundleName="gmem" VarName="in" LoopLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="kernel_main" Length="12" Direction="read" AccessID="inseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 12 has been inferred" BundleName="gmem" VarName="out" LoopLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="kernel_main" Length="12" Direction="write" AccessID="outseq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 12 x 8bit words has been widened by 4: 3 x 32bit words" BundleName="gmem" VarName="in" LoopLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="kernel_main" Length="3" Direction="read" AccessID="wseq" OrigID="inseq" OrigAccess-DebugLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 12 x 8bit words has been widened by 4: 3 x 32bit words" BundleName="gmem" VarName="out" LoopLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="kernel_main" Length="3" Direction="write" AccessID="wseq2" OrigID="outseq" OrigAccess-DebugLoc="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

