// Seed: 714174328
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output id_8,
    output wire id_9,
    input id_10
);
  always @("" or posedge 1)
    if (id_7)
      if (id_10 + id_5) id_9[1] <= id_1;
      else begin
        #id_11 id_11 = 1'd0;
        SystemTFIdentifier(1, 1'd0, 1, 1, "", 1);
      end
endmodule
