#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x57a740f4aa80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x57a740f4ac10 .scope module, "tb_top" "tb_top" 3 23;
 .timescale -9 -12;
v0x57a740fb04d0_0 .net "an", 3 0, v0x57a740fae630_0;  1 drivers
v0x57a740fb05b0_0 .var "btnD", 0 0;
v0x57a740fb0680_0 .var "btnL", 0 0;
v0x57a740fb0780_0 .var "btnR", 0 0;
v0x57a740fb0850_0 .var "btnU", 0 0;
v0x57a740fb08f0_0 .var "clk", 0 0;
v0x57a740fb09c0_0 .net "leds", 7 0, L_0x57a740fb1c60;  1 drivers
v0x57a740fb0a60_0 .net "segs", 6 0, v0x57a740fafff0_0;  1 drivers
v0x57a740fb0b30_0 .var "sw", 7 0;
L_0x57a740fb1c60 .part L_0x57a740fb11f0, 0, 8;
S_0x57a740f7a100 .scope module, "dut" "top" 3 31, 4 23 0, S_0x57a740f4ac10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btnU";
    .port_info 2 /INPUT 1 "btnL";
    .port_info 3 /INPUT 1 "btnR";
    .port_info 4 /INPUT 1 "btnD";
    .port_info 5 /INPUT 8 "sw";
    .port_info 6 /OUTPUT 16 "leds";
    .port_info 7 /OUTPUT 7 "segs";
    .port_info 8 /OUTPUT 4 "an";
P_0x57a740f7a290 .param/l "CLOCKS_PER_25MS" 0 4 24, +C4<00000000000000000000000000001010>;
L_0x57a740f8b0e0 .functor BUFZ 4, L_0x57a740fb0bd0, C4<0000>, C4<0000>, C4<0000>;
L_0x57a740f8bc90 .functor BUFZ 4, v0x57a740fac680_0, C4<0000>, C4<0000>, C4<0000>;
L_0x57a740f8c020 .functor NOT 1, v0x57a740faf3d0_0, C4<0>, C4<0>, C4<0>;
L_0x57a740f8c3b0 .functor AND 1, L_0x57a740f8c020, v0x57a740faf490_0, C4<1>, C4<1>;
L_0x57a740f81cb0 .functor NOT 1, v0x57a740faec50_0, C4<0>, C4<0>, C4<0>;
L_0x57a740fb1450 .functor AND 1, L_0x57a740f81cb0, v0x57a740faed10_0, C4<1>, C4<1>;
L_0x57a740fb15a0 .functor NOT 1, v0x57a740faf010_0, C4<0>, C4<0>, C4<0>;
L_0x57a740fb1610 .functor AND 1, L_0x57a740fb15a0, v0x57a740faf0d0_0, C4<1>, C4<1>;
L_0x57a740fb17a0 .functor NOT 1, v0x57a740fae890_0, C4<0>, C4<0>, C4<0>;
L_0x57a740fb1810 .functor AND 1, L_0x57a740fb17a0, v0x57a740fae950_0, C4<1>, C4<1>;
v0x57a740fade80_0 .net *"_ivl_19", 3 0, L_0x57a740f8bc90;  1 drivers
v0x57a740fadf80_0 .net *"_ivl_20", 0 0, L_0x57a740f8c020;  1 drivers
v0x57a740fae060_0 .net *"_ivl_24", 0 0, L_0x57a740f81cb0;  1 drivers
v0x57a740fae150_0 .net *"_ivl_28", 0 0, L_0x57a740fb15a0;  1 drivers
v0x57a740fae230_0 .net *"_ivl_32", 0 0, L_0x57a740fb17a0;  1 drivers
v0x57a740fae360_0 .net *"_ivl_5", 3 0, L_0x57a740f8b0e0;  1 drivers
v0x57a740fae440_0 .net *"_ivl_62", 0 0, L_0x57a740fb1b20;  1 drivers
v0x57a740fae520_0 .net "addr", 6 0, v0x57a740fac2f0_0;  1 drivers
v0x57a740fae630_0 .var "an", 3 0;
v0x57a740fae710_0 .net "btnD", 0 0, v0x57a740fb05b0_0;  1 drivers
v0x57a740fae7d0_0 .net "btnD_singlepress", 0 0, L_0x57a740fb1810;  1 drivers
v0x57a740fae890_0 .var "btnD_sp_temp", 0 0;
v0x57a740fae950_0 .var "btnD_synch", 0 0;
v0x57a740faea10_0 .var "btnD_synch_temp", 0 0;
v0x57a740faead0_0 .net "btnL", 0 0, v0x57a740fb0680_0;  1 drivers
v0x57a740faeb90_0 .net "btnL_singlepress", 0 0, L_0x57a740fb1450;  1 drivers
v0x57a740faec50_0 .var "btnL_sp_temp", 0 0;
v0x57a740faed10_0 .var "btnL_synch", 0 0;
v0x57a740faedd0_0 .var "btnL_synch_temp", 0 0;
v0x57a740faee90_0 .net "btnR", 0 0, v0x57a740fb0780_0;  1 drivers
v0x57a740faef50_0 .net "btnR_singlepress", 0 0, L_0x57a740fb1610;  1 drivers
v0x57a740faf010_0 .var "btnR_sp_temp", 0 0;
v0x57a740faf0d0_0 .var "btnR_synch", 0 0;
v0x57a740faf190_0 .var "btnR_synch_temp", 0 0;
v0x57a740faf250_0 .net "btnU", 0 0, v0x57a740fb0850_0;  1 drivers
v0x57a740faf310_0 .net "btnU_singlepress", 0 0, L_0x57a740f8c3b0;  1 drivers
v0x57a740faf3d0_0 .var "btnU_sp_temp", 0 0;
v0x57a740faf490_0 .var "btnU_synch", 0 0;
v0x57a740faf550_0 .var "btnU_synch_temp", 0 0;
v0x57a740faf610_0 .net "btns", 3 0, L_0x57a740fb0bd0;  1 drivers
v0x57a740faf6d0_0 .net "clk", 0 0, v0x57a740fb08f0_0;  1 drivers
v0x57a740faf770_0 .var "clock_count", 31 0;
v0x57a740faf850_0 .net "cs", 0 0, v0x57a740fac5c0_0;  1 drivers
v0x57a740faf8f0_0 .net "data_bus", 7 0, L_0x57a740fb0d80;  1 drivers
v0x57a740fafa00_0 .net "data_out_ctrl", 7 0, v0x57a740fac920_0;  1 drivers
v0x57a740fafac0_0 .net "data_out_mem", 7 0, v0x57a740fadc70_0;  1 drivers
v0x57a740fafb60_0 .var "debounce_clk", 0 0;
v0x57a740fafc50_0 .var "disp_clk", 31 0;
v0x57a740fafd10_0 .net "in0", 6 0, v0x57a740f8b200_0;  1 drivers
v0x57a740fafdd0_0 .net "in1", 6 0, v0x57a740f8ba20_0;  1 drivers
v0x57a740fafe70_0 .net "leds", 15 0, L_0x57a740fb11f0;  1 drivers
v0x57a740faff30_0 .var "s", 0 0;
v0x57a740fafff0_0 .var "segs", 6 0;
v0x57a740fb00d0_0 .net "state", 3 0, v0x57a740fac680_0;  1 drivers
v0x57a740fb01c0_0 .net "sw", 7 0, v0x57a740fb0b30_0;  1 drivers
v0x57a740fb0290_0 .net "we", 0 0, v0x57a740fad2a0_0;  1 drivers
E_0x57a740f64210 .event posedge, L_0x57a740fb1b20;
E_0x57a740f63a60 .event posedge, v0x57a740faf6d0_0;
L_0x57a740fb0bd0 .concat [ 1 1 1 1], L_0x57a740f8c3b0, L_0x57a740fb1450, v0x57a740faf0d0_0, v0x57a740fae950_0;
L_0x57a740fb0d80 .functor MUXZ 8, v0x57a740fadc70_0, v0x57a740fac920_0, v0x57a740fad2a0_0, C4<>;
L_0x57a740fb11f0 .concat8 [ 8 4 4 0], L_0x57a740fb1030, L_0x57a740f8b0e0, L_0x57a740f8bc90;
L_0x57a740fb19b0 .part L_0x57a740fb0d80, 0, 4;
L_0x57a740fb1a80 .part L_0x57a740fb0d80, 4, 4;
L_0x57a740fb1b20 .part v0x57a740fafc50_0, 15, 1;
S_0x57a740f0d540 .scope module, "c1" "hexto7segment" 4 158, 5 23 0, S_0x57a740f7a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 7 "r";
v0x57a740f8b200_0 .var "r", 6 0;
v0x57a740f8b690_0 .net "x", 3 0, L_0x57a740fb19b0;  1 drivers
E_0x57a740f31600 .event anyedge, v0x57a740f8b690_0;
S_0x57a740fab100 .scope module, "c2" "hexto7segment" 4 159, 5 23 0, S_0x57a740f7a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 7 "r";
v0x57a740f8ba20_0 .var "r", 6 0;
v0x57a740f8bdb0_0 .net "x", 3 0, L_0x57a740fb1a80;  1 drivers
E_0x57a740f8f7c0 .event anyedge, v0x57a740f8bdb0_0;
S_0x57a740fab420 .scope module, "ctrl" "controller" 4 62, 6 23 0, S_0x57a740f7a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "cs";
    .port_info 2 /OUTPUT 1 "we";
    .port_info 3 /OUTPUT 7 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /INPUT 4 "btns";
    .port_info 7 /INPUT 8 "swtchs";
    .port_info 8 /OUTPUT 8 "leds";
    .port_info 9 /INPUT 7 "segs";
    .port_info 10 /OUTPUT 4 "state";
P_0x57a740fab600 .param/l "S_ADD_1" 1 6 103, +C4<00000000000000000000000000001001>;
P_0x57a740fab640 .param/l "S_ADD_2" 1 6 104, +C4<00000000000000000000000000001010>;
P_0x57a740fab680 .param/l "S_ADD_3" 1 6 105, +C4<00000000000000000000000000001011>;
P_0x57a740fab6c0 .param/l "S_ADD_START" 1 6 96, +C4<00000000000000000000000000000011>;
P_0x57a740fab700 .param/l "S_DEC_START" 1 6 100, +C4<00000000000000000000000000000110>;
P_0x57a740fab740 .param/l "S_IDLE" 1 6 93, +C4<00000000000000000000000000000000>;
P_0x57a740fab780 .param/l "S_INC_START" 1 6 101, +C4<00000000000000000000000000000111>;
P_0x57a740fab7c0 .param/l "S_MEM_WAIT" 1 6 102, +C4<00000000000000000000000000001000>;
P_0x57a740fab800 .param/l "S_POP_START" 1 6 95, +C4<00000000000000000000000000000010>;
P_0x57a740fab840 .param/l "S_PUSH_START" 1 6 94, +C4<00000000000000000000000000000001>;
P_0x57a740fab880 .param/l "S_RESET" 1 6 92, +C4<00000000000000000000000000001101>;
P_0x57a740fab8c0 .param/l "S_SUB_1" 1 6 106, +C4<00000000000000000000000000001100>;
P_0x57a740fab900 .param/l "S_SUB_2" 1 6 107, +C4<00000000000000000000000000001101>;
P_0x57a740fab940 .param/l "S_SUB_3" 1 6 108, +C4<00000000000000000000000000001110>;
P_0x57a740fab980 .param/l "S_SUB_START" 1 6 97, +C4<00000000000000000000000000000100>;
P_0x57a740fab9c0 .param/l "S_TOP_START" 1 6 99, +C4<00000000000000000000000000000101>;
L_0x57a740f8b900 .functor BUFZ 7, v0x57a740fad000_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x57a740f8c140_0 .var "EMPTY", 0 0;
v0x57a740f8c4d0_0 .net *"_ivl_12", 6 0, L_0x57a740f8b900;  1 drivers
L_0x7f9928cde018 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x57a740f81d50_0 .net/2u *"_ivl_4", 6 0, L_0x7f9928cde018;  1 drivers
v0x57a740fac230_0 .net *"_ivl_6", 0 0, L_0x57a740fb0f10;  1 drivers
v0x57a740fac2f0_0 .var "address", 6 0;
v0x57a740fac420_0 .net "btns", 3 0, L_0x57a740fb0bd0;  alias, 1 drivers
v0x57a740fac500_0 .net "clk", 0 0, v0x57a740fafb60_0;  1 drivers
v0x57a740fac5c0_0 .var "cs", 0 0;
v0x57a740fac680_0 .var "current_state", 3 0;
v0x57a740fac760_0 .var "dar", 6 0;
v0x57a740fac840_0 .net "data_in", 7 0, L_0x57a740fb0d80;  alias, 1 drivers
v0x57a740fac920_0 .var "data_out", 7 0;
v0x57a740faca00_0 .var "dvr", 7 0;
v0x57a740facae0_0 .var "input_en", 0 0;
v0x57a740facba0_0 .net "leds", 7 0, L_0x57a740fb1030;  1 drivers
v0x57a740facc80_0 .var "next_state", 3 0;
v0x57a740facd60_0 .var "op_1", 7 0;
v0x57a740face40_0 .var "op_2", 7 0;
L_0x7f9928cde060 .functor BUFT 1, C4<000000z>, C4<0>, C4<0>, C4<0>;
v0x57a740facf20_0 .net "segs", 6 0, L_0x7f9928cde060;  1 drivers
v0x57a740fad000_0 .var "spr", 6 0;
v0x57a740fad0e0_0 .net "state", 3 0, v0x57a740fac680_0;  alias, 1 drivers
v0x57a740fad1c0_0 .net "swtchs", 7 0, v0x57a740fb0b30_0;  alias, 1 drivers
v0x57a740fad2a0_0 .var "we", 0 0;
E_0x57a740fac120 .event posedge, v0x57a740fac500_0;
L_0x57a740fb0f10 .cmp/eq 7, v0x57a740fad000_0, L_0x7f9928cde018;
L_0x57a740fb1030 .concat8 [ 7 1 0 0], L_0x57a740f8b900, L_0x57a740fb0f10;
S_0x57a740fad520 .scope module, "mem" "memory" 4 65, 7 23 0, S_0x57a740f7a100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "cs";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
v0x57a740fad810 .array "RAM", 127 0, 7 0;
v0x57a740fad8f0_0 .net "address", 6 0, v0x57a740fac2f0_0;  alias, 1 drivers
v0x57a740fad9b0_0 .net "clock", 0 0, v0x57a740fafb60_0;  alias, 1 drivers
v0x57a740fadab0_0 .net "cs", 0 0, v0x57a740fac5c0_0;  alias, 1 drivers
v0x57a740fadb80_0 .net "data_in", 7 0, L_0x57a740fb0d80;  alias, 1 drivers
v0x57a740fadc70_0 .var "data_out", 7 0;
v0x57a740fadd10_0 .net "we", 0 0, v0x57a740fad2a0_0;  alias, 1 drivers
E_0x57a740fad790 .event negedge, v0x57a740fac500_0;
    .scope S_0x57a740fab420;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740f8c140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740facae0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x57a740fac680_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57a740facc80_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x57a740fab420;
T_1 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740fac680_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x57a740fac760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57a740faca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740f8c140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.1 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %jmp T_1.21;
T_1.17 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
T_1.25 ;
T_1.23 ;
    %jmp T_1.21;
T_1.18 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
T_1.29 ;
T_1.27 ;
    %jmp T_1.21;
T_1.19 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.33;
T_1.32 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
T_1.33 ;
T_1.31 ;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %load/vec4 v0x57a740fac420_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
T_1.37 ;
T_1.35 ;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740fad2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740fac5c0_0, 0;
    %load/vec4 v0x57a740fac840_0;
    %assign/vec4 v0x57a740faca00_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac760_0, 0;
    %load/vec4 v0x57a740fac760_0;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %jmp T_1.16;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %load/vec4 v0x57a740fad1c0_0;
    %assign/vec4 v0x57a740fac920_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fad2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fac5c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.5 ;
    %load/vec4 v0x57a740fac840_0;
    %assign/vec4 v0x57a740facd60_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.6 ;
    %load/vec4 v0x57a740fac840_0;
    %assign/vec4 v0x57a740face40_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.7 ;
    %load/vec4 v0x57a740facd60_0;
    %load/vec4 v0x57a740face40_0;
    %add;
    %assign/vec4 v0x57a740fac920_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fad2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fac5c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x57a740fac840_0;
    %assign/vec4 v0x57a740facd60_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x57a740fac840_0;
    %assign/vec4 v0x57a740face40_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x57a740facd60_0;
    %load/vec4 v0x57a740face40_0;
    %sub;
    %assign/vec4 v0x57a740fac920_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x57a740fad000_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fad2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fac5c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fad000_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fac760_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x57a740fac760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740facae0_0, 0;
    %load/vec4 v0x57a740fac760_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x57a740fac760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57a740fac680_0, 0;
    %load/vec4 v0x57a740fac760_0;
    %assign/vec4 v0x57a740fac2f0_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57a740fad520;
T_2 ;
    %wait E_0x57a740fad790;
    %load/vec4 v0x57a740fadd10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x57a740fadab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x57a740fadb80_0;
    %load/vec4 v0x57a740fad8f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57a740fad810, 0, 4;
T_2.0 ;
    %load/vec4 v0x57a740fad8f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x57a740fad810, 4;
    %assign/vec4 v0x57a740fadc70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x57a740f0d540;
T_3 ;
    %wait E_0x57a740f31600;
    %load/vec4 v0x57a740f8b690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x57a740f8b200_0, 0, 7;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x57a740fab100;
T_4 ;
    %wait E_0x57a740f8f7c0;
    %load/vec4 v0x57a740f8bdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x57a740f8ba20_0, 0, 7;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x57a740f7a100;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fafb60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57a740faf770_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faedd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faed10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fae950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740faf010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fae890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57a740fafc50_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0x57a740f7a100;
T_6 ;
    %wait E_0x57a740f63a60;
    %load/vec4 v0x57a740faf770_0;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740fafb60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740fafb60_0, 0;
T_6.1 ;
    %load/vec4 v0x57a740faf770_0;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57a740faf770_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x57a740faf770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x57a740faf770_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x57a740f7a100;
T_7 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faf250_0;
    %assign/vec4 v0x57a740faf550_0, 0;
    %load/vec4 v0x57a740faf550_0;
    %assign/vec4 v0x57a740faf490_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x57a740f7a100;
T_8 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faead0_0;
    %assign/vec4 v0x57a740faedd0_0, 0;
    %load/vec4 v0x57a740faedd0_0;
    %assign/vec4 v0x57a740faed10_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57a740f7a100;
T_9 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faee90_0;
    %assign/vec4 v0x57a740faf190_0, 0;
    %load/vec4 v0x57a740faf190_0;
    %assign/vec4 v0x57a740faf0d0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x57a740f7a100;
T_10 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740fae710_0;
    %assign/vec4 v0x57a740faea10_0, 0;
    %load/vec4 v0x57a740faea10_0;
    %assign/vec4 v0x57a740fae950_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x57a740f7a100;
T_11 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faf490_0;
    %assign/vec4 v0x57a740faf3d0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x57a740f7a100;
T_12 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faed10_0;
    %assign/vec4 v0x57a740faec50_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x57a740f7a100;
T_13 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740faf0d0_0;
    %assign/vec4 v0x57a740faf010_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x57a740f7a100;
T_14 ;
    %wait E_0x57a740fac120;
    %load/vec4 v0x57a740fae950_0;
    %assign/vec4 v0x57a740fae890_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x57a740f7a100;
T_15 ;
    %wait E_0x57a740f63a60;
    %load/vec4 v0x57a740fafc50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x57a740fafc50_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x57a740f7a100;
T_16 ;
    %wait E_0x57a740f64210;
    %load/vec4 v0x57a740faff30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x57a740faff30_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x57a740fae630_0, 0;
    %load/vec4 v0x57a740fafd10_0;
    %assign/vec4 v0x57a740fafff0_0, 0;
    %jmp T_16.2;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x57a740faff30_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x57a740fae630_0, 0;
    %load/vec4 v0x57a740fafdd0_0;
    %assign/vec4 v0x57a740fafff0_0, 0;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x57a740f4ac10;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x57a740fb08f0_0;
    %inv;
    %store/vec4 v0x57a740fb08f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x57a740f4ac10;
T_18 ;
    %vpi_call/w 3 38 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57a740f7a100 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb05b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x57a740fb0b30_0, 0, 8;
    %delay 90000, 0;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x57a740fb0b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0x57a740fb0b30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740fb0780_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57a740fb0850_0, 0, 1;
    %delay 200000, 0;
    %delay 5000000, 0;
    %vpi_call/w 3 67 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./sim_1/new/tb_top.v";
    "./sources_1/new/top.v";
    "./sources_1/new/hexto7segment.v";
    "./sources_1/new/controller.v";
    "./sources_1/new/memory.v";
