{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 16:45:10 2017 " "Info: Processing started: Mon Nov 13 16:45:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fast4bitadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/fast4bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAST4BITADDER-CarryLookAheadAdd " "Info (12022): Found design unit 1: FAST4BITADDER-CarryLookAheadAdd" {  } { { "project/FAST4BITADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FAST4BITADDER.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FAST4BITADDER " "Info (12023): Found entity 1: FAST4BITADDER" {  } { { "project/FAST4BITADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FAST4BITADDER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc_temp.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info (12022): Found design unit 1: pc_temp-SYN" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info (12023): Found entity 1: PC_Temp" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/pc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info (12022): Found design unit 1: pc-SYN" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxpc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info (12022): Found design unit 1: muxpc-SYN" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info (12023): Found entity 1: MuxPC" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/muxinc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info (12022): Found design unit 1: muxinc-SYN" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxINC.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info (12023): Found entity 1: MuxINC" {  } { { "project/memFilesProcessor/MuxINC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxINC.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info (12023): Found entity 1: MemoryInterface" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/mainmemory.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info (12022): Found design unit 1: mainmemory-SYN" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info (12023): Found entity 1: MainMemory" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info (12023): Found entity 1: InstructionAddressGenerator" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/const.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info (12022): Found design unit 1: const-SYN" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info (12023): Found entity 1: Const" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/memfilesprocessor/adder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info (12022): Found design unit 1: adder-SYN" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg_16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/reg_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-SYN " "Info (12022): Found design unit 1: reg_16-SYN" {  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Info (12023): Found entity 1: Reg_16" {  } { { "project/Reg_16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Reg_16.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux2_1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info (12022): Found design unit 1: mux2_1-SYN" {  } { { "project/MUX2_1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX2_1.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info (12023): Found entity 1: MUX2_1" {  } { { "project/MUX2_1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX2_1.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/io_memoryinterface.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_MemoryInterface " "Info (12023): Found entity 1: IO_MemoryInterface" {  } { { "project/IO_MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/IO_MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/immediate.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/immediate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info (12022): Found design unit 1: immediate-arch" {  } { { "project/immediate.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/immediate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info (12023): Found entity 1: immediate" {  } { { "project/immediate.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/immediate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/registry.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/registry.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registry-LOGIC " "Info (12022): Found design unit 1: Registry-LOGIC" {  } { { "project/Registry.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registry " "Info (12023): Found entity 1: Registry" {  } { { "project/Registry.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/reg16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/reg16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Info (12022): Found design unit 1: Reg16-behavior" {  } { { "project/reg16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/reg16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Info (12023): Found entity 1: Reg16" {  } { { "project/reg16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/reg16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-multiplex " "Info (12022): Found design unit 1: mux16-multiplex" {  } { { "project/mux16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/mux16.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Info (12023): Found entity 1: mux16" {  } { { "project/mux16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/mux16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX project/MUX.vhdl " "Warning (12090): Entity \"MUX\" obtained from \"project/MUX.vhdl\" instead of from Quartus II megafunction library" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-TwoTo1 " "Info (12022): Found design unit 1: MUX-TwoTo1" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Info (12023): Found entity 1: MUX" {  } { { "project/MUX.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/flaglogic.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLAGLOGIC-LOGIC " "Info (12022): Found design unit 1: FLAGLOGIC-LOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FLAGLOGIC.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FLAGLOGIC " "Info (12023): Found entity 1: FLAGLOGIC" {  } { { "project/FLAGLOGIC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FLAGLOGIC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/decoder16.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/decoder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-decode " "Info (12022): Found design unit 1: decoder16-decode" {  } { { "project/decoder16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/decoder16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Info (12023): Found entity 1: decoder16" {  } { { "project/decoder16.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/decoder16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/cu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/cu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavior " "Info (12022): Found design unit 1: CU-behavior" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info (12023): Found entity 1: CU" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/alu.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-LOGIC " "Info (12022): Found design unit 1: ALU-LOGIC" {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/processor.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-LOGIC " "Info (12022): Found design unit 1: processor-LOGIC" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info (12023): Found entity 1: processor" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ps.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/ps.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS-arch " "Info (12022): Found design unit 1: PS-arch" {  } { { "project/PS.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/PS.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PS " "Info (12023): Found entity 1: PS" {  } { { "project/PS.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/PS.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/ir.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-arch " "Info (12022): Found design unit 1: IR-arch" {  } { { "project/IR.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/IR.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info (12023): Found entity 1: IR" {  } { { "project/IR.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxb.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXB-MUX " "Info (12022): Found design unit 1: MUXB-MUX" {  } { { "project/MUXB.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXB.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXB " "Info (12023): Found entity 1: MUXB" {  } { { "project/MUXB.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXB.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxy.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxy.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXY-MUX " "Info (12022): Found design unit 1: MUXY-MUX" {  } { { "project/MUXY.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXY.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXY " "Info (12023): Found entity 1: MUXY" {  } { { "project/MUXY.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXY.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/mux6to1.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6TO1-mux " "Info (12022): Found design unit 1: MUX6TO1-mux" {  } { { "project/MUX6TO1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX6TO1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX6TO1 " "Info (12023): Found entity 1: MUX6TO1" {  } { { "project/MUX6TO1.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUX6TO1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/fastadder.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/fastadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FASTADDER-FASTADD " "Info (12022): Found design unit 1: FASTADDER-FASTADD" {  } { { "project/FASTADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FASTADDER " "Info (12023): Found entity 1: FASTADDER" {  } { { "project/FASTADDER.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/buffreg.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/buffreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFREG-BUFF " "Info (12022): Found design unit 1: BUFFREG-BUFF" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BUFFREG " "Info (12023): Found entity 1: BUFFREG" {  } { { "project/BUFFREG.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/BUFFREG.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxma.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxma.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXma-MUX " "Info (12022): Found design unit 1: MUXma-MUX" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXma " "Info (12023): Found entity 1: MUXma" {  } { { "project/MUXma.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXma.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/muxc.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file project/muxc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXC-MUX " "Info (12022): Found design unit 1: MUXC-MUX" {  } { { "project/MUXC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXC.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUXC " "Info (12023): Found entity 1: MUXC" {  } { { "project/MUXC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/MUXC.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info (12127): Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mfc_Output processor.vhdl(24) " "Warning (10541): VHDL Signal Declaration warning at processor.vhdl(24): used implicit default value for signal \"mfc_Output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:Step1 " "Info (12128): Elaborating entity \"CU\" for hierarchy \"CU:Step1\"" {  } { { "project/processor.vhdl" "Step1" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registry Registry:Step2 " "Info (12128): Elaborating entity \"Registry\" for hierarchy \"Registry:Step2\"" {  } { { "project/processor.vhdl" "Step2" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 Registry:Step2\|decoder16:decoder " "Info (12128): Elaborating entity \"decoder16\" for hierarchy \"Registry:Step2\|decoder16:decoder\"" {  } { { "project/Registry.vhdl" "decoder" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Registry:Step2\|Reg16:Register1 " "Info (12128): Elaborating entity \"Reg16\" for hierarchy \"Registry:Step2\|Reg16:Register1\"" {  } { { "project/Registry.vhdl" "Register1" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 Registry:Step2\|mux16:MUXA " "Info (12128): Elaborating entity \"mux16\" for hierarchy \"Registry:Step2\|mux16:MUXA\"" {  } { { "project/Registry.vhdl" "MUXA" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/Registry.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFREG BUFFREG:Step3 " "Info (12128): Elaborating entity \"BUFFREG\" for hierarchy \"BUFFREG:Step3\"" {  } { { "project/processor.vhdl" "Step3" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXB MUXB:Step8 " "Info (12128): Elaborating entity \"MUXB\" for hierarchy \"MUXB:Step8\"" {  } { { "project/processor.vhdl" "Step8" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXY MUXY:Step9 " "Info (12128): Elaborating entity \"MUXY\" for hierarchy \"MUXY:Step9\"" {  } { { "project/processor.vhdl" "Step9" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Step10 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:Step10\"" {  } { { "project/processor.vhdl" "Step10" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ShiftLeftLogical ALU.vhdl(50) " "Warning (10541): VHDL Signal Declaration warning at ALU.vhdl(50): used implicit default value for signal \"ShiftLeftLogical\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project/ALU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ALU:Step10\|MUX:MUXA " "Info (12128): Elaborating entity \"MUX\" for hierarchy \"ALU:Step10\|MUX:MUXA\"" {  } { { "project/ALU.vhdl" "MUXA" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FASTADDER ALU:Step10\|FASTADDER:FASTADD " "Info (12128): Elaborating entity \"FASTADDER\" for hierarchy \"ALU:Step10\|FASTADDER:FASTADD\"" {  } { { "project/ALU.vhdl" "FASTADD" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAST4BITADDER ALU:Step10\|FASTADDER:FASTADD\|FAST4BITADDER:add0to3 " "Info (12128): Elaborating entity \"FAST4BITADDER\" for hierarchy \"ALU:Step10\|FASTADDER:FASTADD\|FAST4BITADDER:add0to3\"" {  } { { "project/FASTADDER.vhdl" "add0to3" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6TO1 ALU:Step10\|MUX6TO1:MUXFINAL " "Info (12128): Elaborating entity \"MUX6TO1\" for hierarchy \"ALU:Step10\|MUX6TO1:MUXFINAL\"" {  } { { "project/ALU.vhdl" "MUXFINAL" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAGLOGIC ALU:Step10\|FLAGLOGIC:FLAGCHECK " "Info (12128): Elaborating entity \"FLAGLOGIC\" for hierarchy \"ALU:Step10\|FLAGLOGIC:FLAGCHECK\"" {  } { { "project/ALU.vhdl" "FLAGCHECK" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/ALU.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS PS:Step11 " "Info (12128): Elaborating entity \"PS\" for hierarchy \"PS:Step11\"" {  } { { "project/processor.vhdl" "Step11" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:Step12 " "Info (12128): Elaborating entity \"IR\" for hierarchy \"IR:Step12\"" {  } { { "project/processor.vhdl" "Step12" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:Step13 " "Info (12128): Elaborating entity \"immediate\" for hierarchy \"immediate:Step13\"" {  } { { "project/processor.vhdl" "Step13" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:Step14 " "Info (12128): Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:Step14\"" {  } { { "project/processor.vhdl" "Step14" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:Step14\|PC:inst2 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:Step14\|PC:inst2\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC.vhdl" "lpm_ff_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/PC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC.vhdl" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:Step14\|MuxPC:inst3 " "Info (12128): Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "lpm_mux_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\"" {  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/MuxPC.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MuxPC.vhdl" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info (12023): Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Info (12128): Elaborating entity \"mux_m4e\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxPC:inst3\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:Step14\|Adder:inst1 " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "project/memFilesProcessor/Adder.vhdl" "lpm_add_sub_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/Adder.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Adder.vhdl" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info (12023): Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info (12128): Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:Step14\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:Step14\|MuxINC:inst " "Info (12128): Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:Step14\|MuxINC:inst\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const InstructionAddressGenerator:Step14\|Const:inst5 " "Info (12128): Elaborating entity \"Const\" for hierarchy \"InstructionAddressGenerator:Step14\|Const:inst5\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst5" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { 408 112 176 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "project/memFilesProcessor/Const.vhdl" "lpm_constant_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\"" {  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|Const:inst5\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/Const.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/Const.vhdl" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:Step14\|PC_Temp:inst4 " "Info (12128): Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\"" {  } { { "project/memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "lpm_ff_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:Step14\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/PC_Temp.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/PC_Temp.vhdl" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXma MUXma:Step15 " "Info (12128): Elaborating entity \"MUXma\" for hierarchy \"MUXma:Step15\"" {  } { { "project/processor.vhdl" "Step15" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXC MUXC:Step16 " "Info (12128): Elaborating entity \"MUXC\" for hierarchy \"MUXC:Step16\"" {  } { { "project/processor.vhdl" "Step16" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:Step17 " "Info (12128): Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:Step17\"" {  } { { "project/processor.vhdl" "Step17" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Warning (275009): Pin \"MEM_read\" not connected" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:Step17\|MainMemory:inst " "Info (12128): Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\"" {  } { { "project/memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "altsyncram_component" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Info (12134): Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/memFilesProcessor/MainMemory.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/memFilesProcessor/MainMemory.vhdl" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Info (12023): Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:Step17\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CU:Step1\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CU:Step1\|Mod0\"" {  } { { "project/CU.vhdl" "Mod0" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:Step1\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"CU:Step1\|lpm_divide:Mod0\"" {  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:Step1\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"CU:Step1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info (12134): Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project/CU.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/CU.vhdl" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Info (12023): Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info (12023): Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info (12023): Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "extend_Output\[1\] GND " "Warning (13410): Pin \"extend_Output\[1\]\" is stuck at GND" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "y_select_Output\[1\] GND " "Warning (13410): Pin \"y_select_Output\[1\]\" is stuck at GND" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "a_inv_Output GND " "Warning (13410): Pin \"a_inv_Output\" is stuck at GND" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mfc_Output GND " "Warning (13410): Pin \"mfc_Output\" is stuck at GND" {  } { { "project/processor.vhdl" "" { Text "C:/Users/Zed/Desktop/CSCE230/230project/project/processor.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:Step1\|wmfc " "Info (17050): Register \"CU:Step1\|wmfc\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3274 " "Info (21057): Implemented 3274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "374 " "Info (21059): Implemented 374 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2874 " "Info (21061): Implemented 2874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info (21064): Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Info: Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 16:45:43 2017 " "Info: Processing ended: Mon Nov 13 16:45:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
