// Seed: 3723281417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  tri0 id_8;
  assign id_8 = 1 <= 1;
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2
);
  uwire id_4;
  always @("" == 1'b0 or posedge id_0) id_4 = id_1 - (1'b0 * 1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_8 = 0;
  assign id_2 = id_0;
  always begin : LABEL_0
    id_2 <= 1 == id_1;
  end
  wire id_5;
  wire id_6;
endmodule
