{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644638720741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644638720746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 23:05:20 2022 " "Processing started: Fri Feb 11 23:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644638720746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638720746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL3 -c Yongru_Pan_VHDL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL3 -c Yongru_Pan_VHDL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638720746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644638721184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_vhdl3_rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_vhdl3_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_VHDL3_RCA-bdf_type " "Found design unit 1: Yongru_Pan_VHDL3_RCA-bdf_type" {  } { { "Yongru_Pan_VHDL3_RCA.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_VHDL3_RCA " "Found entity 1: Yongru_Pan_VHDL3_RCA" {  } { { "Yongru_Pan_VHDL3_RCA.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenyi_xu_4bit_barrel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenyi_xu_4bit_barrel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenyi_xu_4bit_barrel-bdf_type " "Found design unit 1: chenyi_xu_4bit_barrel-bdf_type" {  } { { "chenyi_xu_4bit_barrel.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/chenyi_xu_4bit_barrel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727649 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenyi_xu_4bit_barrel " "Found entity 1: chenyi_xu_4bit_barrel" {  } { { "chenyi_xu_4bit_barrel.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/chenyi_xu_4bit_barrel.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727649 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" Yongru_Pan_VHDL3_RCA_behavioral.vhd(5) " "VHDL syntax error at Yongru_Pan_VHDL3_RCA_behavioral.vhd(5) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Yongru_Pan_VHDL3_RCA_behavioral.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA_behavioral.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_vhdl3_rca_behavioral.vhd 0 0 " "Found 0 design units, including 0 entities, in source file yongru_pan_vhdl3_rca_behavioral.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 23:05:27 2022 " "Processing ended: Fri Feb 11 23:05:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644638720741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644638720746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 23:05:20 2022 " "Processing started: Fri Feb 11 23:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644638720746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638720746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL3 -c Yongru_Pan_VHDL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL3 -c Yongru_Pan_VHDL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638720746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644638721184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_vhdl3_rca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yongru_pan_vhdl3_rca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_VHDL3_RCA-bdf_type " "Found design unit 1: Yongru_Pan_VHDL3_RCA-bdf_type" {  } { { "Yongru_Pan_VHDL3_RCA.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_VHDL3_RCA " "Found entity 1: Yongru_Pan_VHDL3_RCA" {  } { { "Yongru_Pan_VHDL3_RCA.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenyi_xu_4bit_barrel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenyi_xu_4bit_barrel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenyi_xu_4bit_barrel-bdf_type " "Found design unit 1: chenyi_xu_4bit_barrel-bdf_type" {  } { { "chenyi_xu_4bit_barrel.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/chenyi_xu_4bit_barrel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727649 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenyi_xu_4bit_barrel " "Found entity 1: chenyi_xu_4bit_barrel" {  } { { "chenyi_xu_4bit_barrel.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/chenyi_xu_4bit_barrel.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644638727649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727649 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or \"'\", or \".\" Yongru_Pan_VHDL3_RCA_behavioral.vhd(5) " "VHDL syntax error at Yongru_Pan_VHDL3_RCA_behavioral.vhd(5) near text \"entity\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Yongru_Pan_VHDL3_RCA_behavioral.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_RCA_behavioral.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yongru_pan_vhdl3_rca_behavioral.vhd 0 0 " "Found 0 design units, including 0 entities, in source file yongru_pan_vhdl3_rca_behavioral.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 23:05:27 2022 " "Processing ended: Fri Feb 11 23:05:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644638727718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638727718 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644638728344 ""}
