cocci_test_suite() {
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 92 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 88 */;
	u32 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 76 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 72 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 72 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 49 */;
	struct hibmc_drm_private *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 47 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 38 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 32 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 27 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 26 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 21 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_vdac.c 21 */;
}
