module test_cyclic_lamp;
  reg clk;
  wire [0:2] light;
cyclic_lamp LAMP (clk, light);
always #5 clk = ~clk;
initial
  begin
    clk = 1'b0;
    #100 $finish;
  end
initial
  begin
    $monitor ($time, " RGY: %b", light);
  end
endmodule
