
icetube.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00003174  00003208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003174  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  00800110  00800110  00003218  2**0
                  ALLOC
  3 .stab         00000ee8  00000000  00000000  00003218  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000348  00000000  00000000  00004100  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000228  00000000  00000000  00004448  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000034ed  00000000  00000000  00004670  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a83  00000000  00000000  00007b5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000015b4  00000000  00000000  000085e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a44  00000000  00000000  00009b94  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000084e  00000000  00000000  0000a5d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002b00  00000000  00000000  0000ae26  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000d926  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 88 01 	jmp	0x310	; 0x310 <__ctors_end>
       4:	0c 94 5d 02 	jmp	0x4ba	; 0x4ba <__vector_1>
       8:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
       c:	0c 94 3a 02 	jmp	0x474	; 0x474 <__vector_3>
      10:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      14:	0c 94 05 02 	jmp	0x40a	; 0x40a <__vector_5>
      18:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      1c:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      20:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      24:	0c 94 29 05 	jmp	0xa52	; 0xa52 <__vector_9>
      28:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      2c:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      30:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      34:	0c 94 90 02 	jmp	0x520	; 0x520 <__vector_13>
      38:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      3c:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      40:	0c 94 29 10 	jmp	0x2052	; 0x2052 <__vector_16>
      44:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      48:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      4c:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      50:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      54:	0c 94 c4 01 	jmp	0x388	; 0x388 <__vector_21>
      58:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      5c:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      60:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>
      64:	0c 94 a5 01 	jmp	0x34a	; 0x34a <__bad_interrupt>

00000068 <temp_fmt>:
      68:	20 25 33 64 2e 25 64 25 63 00                        %3d.%d%c.

00000072 <alarm_fmt2>:
      72:	25 30 32 64 3a 25 30 32 64 00                       %02d:%02d.

0000007c <alarm_fmt1>:
      7c:	25 32 64 3a 25 30 32 64 20 25 63 6d 00              %2d:%02d %cm.

00000089 <date_fmt2>:
      89:	25 53 20 25 2d 64 00                                %S %-d.

00000090 <monname>:
      90:	ea 00 e4 00 de 00 d8 00 d2 00 cc 00 c6 00 c0 00     ................
      a0:	ba 00 b4 00 ae 00 a8 00                             ........

000000a8 <dec>:
      a8:	64 65 63 65 6d 00                                   decem.

000000ae <nov>:
      ae:	6e 6f 76 65 6d 00                                   novem.

000000b4 <oct>:
      b4:	6f 63 74 6f 62 00                                   octob.

000000ba <sep>:
      ba:	20 73 65 70 74 00                                    sept.

000000c0 <aug>:
      c0:	61 75 67 73 74 00                                   augst.

000000c6 <jul>:
      c6:	20 6a 75 6c 79 00                                    july.

000000cc <jun>:
      cc:	20 6a 75 6e 65 00                                    june.

000000d2 <may>:
      d2:	20 20 6d 61 79 00                                     may.

000000d8 <apr>:
      d8:	61 70 72 69 6c 00                                   april.

000000de <mar>:
      de:	6d 61 72 63 68 00                                   march.

000000e4 <feb>:
      e4:	20 20 66 65 62 00                                     feb.

000000ea <jan>:
      ea:	20 20 6a 61 6e 00                                     jan.

000000f0 <date_fmt1>:
      f0:	25 30 32 64 2f 25 30 32 64 2f 25 30 32 64 00        %02d/%02d/%02d.

000000ff <dayname>:
      ff:	40 01 38 01 30 01 27 01 1e 01 16 01 0d 01           @.8.0.'.......

0000010d <sat>:
     10d:	73 61 74 75 72 64 61 79 00                          saturday.

00000116 <fri>:
     116:	20 66 72 69 64 61 79 00                              friday.

0000011e <thu>:
     11e:	74 68 75 72 73 64 61 79 00                          thursday.

00000127 <wed>:
     127:	77 65 64 6e 73 64 61 79 00                          wednsday.

00000130 <tue>:
     130:	74 75 65 73 64 61 79 00                             tuesday.

00000138 <mon>:
     138:	20 6d 6f 6e 64 61 79 00                              monday.

00000140 <sun>:
     140:	20 73 75 6e 64 61 79 00                              sunday.

00000148 <mon_tbl_p>:
     148:	4a 01                                               J.

0000014a <mon_tbl>:
     14a:	1f 1c 1f 1e 1f 1e 1f 1f 1e 1f 1e 1f                 ............

00000156 <dow_tbl>:
     156:	00 03 02 05 00 03 05 01 04 06 02 04                 ............

00000162 <trim_fmt>:
     162:	74 72 69 6d 20 25 2d 33 64 00                       trim %-3d.

0000016c <dst_off>:
     16c:	20 64 73 74 20 6f 2e 66 2e 66 2e 00                  dst o.f.f..

00000178 <dst_on>:
     178:	20 64 73 74 20 6f 2e 6e 2e 20 00                     dst o.n. .

00000183 <region2>:
     183:	65 75 72 2d 32 34 68 72 00                          eur-24hr.

0000018c <region1>:
     18c:	75 73 61 2d 31 32 68 72 00                          usa-12hr.

00000195 <brit_fmt2>:
     195:	62 72 69 74 20 61 75 74 00                          brit aut.

0000019e <brit_fmt1>:
     19e:	62 72 69 74 20 25 2d 32 64 20 00                    brit %-2d .

000001a9 <mux_divider_p>:
     1a9:	ab 01                                               ..

000001ab <mux_divider>:
     1ab:	5a 1e 1e 28 1e 1e 3c 1e 37                          Z..(..<.7

000001b4 <segmenttable_p>:
     1b4:	b6 01                                               ..

000001b6 <segmenttable>:
     1b6:	0b 10 12 0f 0d 0e 11 13                             ........

000001be <digittable_p>:
     1be:	c0 01                                               ..

000001c0 <digittable>:
     1c0:	03 07 08 09 06 0a 05 0c 04                          .........

000001c9 <verstr>:
     1c9:	76 65 72 20 32 2e 31 34 00                          ver 2.14.

000001d2 <numbertable_p>:
     1d2:	d4 01                                               ..

000001d4 <numbertable>:
     1d4:	fc 60 da f2 66 b6 be e0 fe e6                       .`..f.....

000001de <alphatable_p>:
     1de:	e0 01                                               ..

000001e0 <alphatable>:
     1e0:	fa 3e 1a 7a de 8e f6 2e 60 78 ae 1c aa 2a 3a ce     .>.z....`x...*:.
     1f0:	f3 0a b6 1e 38 38 b8 6e 76 da                       ....88.nv.

000001fa <__c.2078>:
     1fa:	73 6e 6f 6f 7a 65 00                                snooze.

00000201 <__c.2080>:
     201:	73 6e 6f 6f 7a 69 6e 67 00                          snoozing.

0000020a <__c.2140>:
     20a:	74 75 72 6e 69 6e 67 20 6f 6e 20 62 75 74 74 6f     turning on butto
     21a:	6e 73 00                                            ns.

0000021d <__c.2142>:
     21d:	74 75 72 6e 69 6e 67 20 6f 6e 20 61 6c 61 72 6d     turning on alarm
     22d:	73 77 00                                            sw.

00000230 <__c.2144>:
     230:	76 66 64 20 69 6e 69 74 00                          vfd init.

00000239 <__c.2146>:
     239:	62 6f 6f 73 74 20 69 6e 69 74 00                    boost init.

00000244 <__c.2148>:
     244:	73 70 65 61 6b 65 72 20 69 6e 69 74 00              speaker init.

00000251 <__c.2150>:
     251:	63 6c 6f 63 6b 20 69 6e 69 74 00                    clock init.

0000025c <__c.2152>:
     25c:	61 6c 61 72 6d 20 69 6e 69 74 00                    alarm init.

00000267 <__c.2154>:
     267:	69 6e 69 74 20 64 6f 6e 65 00                       init done.

00000271 <__c.2156>:
     271:	69 63 65 74 75 62 65 00                             icetube.

00000279 <__c.2178>:
     279:	73 65 74 20 61 6c 61 72 6d 00                       set alarm.

00000283 <__c.2196>:
     283:	73 65 74 20 74 69 6d 65 00                          set time.

0000028c <__c.2204>:
     28c:	43 68 72 6f 6e 6f 44 6f 74 20 73 65 74 21 00        ChronoDot set!.

0000029b <__c.2216>:
     29b:	73 65 74 20 64 61 74 65 00                          set date.

000002a4 <__c.2219>:
     2a4:	53 65 74 20 64 61 79 00                             Set day.

000002ac <__c.2235>:
     2ac:	73 65 74 20 62 72 69 74 00                          set brit.

000002b5 <__c.2246>:
     2b5:	73 65 74 20 72 67 6e 20 00                          set rgn .

000002be <__c.2257>:
     2be:	73 65 74 20 64 73 74 00                             set dst.

000002c6 <__c.2269>:
     2c6:	73 65 74 20 74 72 69 6d 00                          set trim.

000002cf <__c.2281>:
     2cf:	43 68 72 6f 6e 6f 44 6f 74 20 63 68 65 63 6b 20     ChronoDot check 
     2df:	66 61 69 6c 65 64 21 00                             failed!.

000002e7 <__c.2296>:
     2e7:	61 6c 61 72 6d 20 6f 66 66 00                       alarm off.

000002f1 <__c.2294>:
     2f1:	61 6c 61 72 6d 20 6f 6e 00                          alarm on.

000002fa <__c.2351>:
     2fa:	63 00                                               c.

000002fc <__c.2456>:
     2fc:	5d 00                                               ].

000002fe <__c.2467>:
     2fe:	7d 00                                               }.

00000300 <twi_fmt>:
     300:	74 77 69 20 25 30 32 78 3a 25 30 32 78 0d 0a 00     twi %02x:%02x...

00000310 <__ctors_end>:
     310:	11 24       	eor	r1, r1
     312:	1f be       	out	0x3f, r1	; 63
     314:	cf ef       	ldi	r28, 0xFF	; 255
     316:	d8 e0       	ldi	r29, 0x08	; 8
     318:	de bf       	out	0x3e, r29	; 62
     31a:	cd bf       	out	0x3d, r28	; 61

0000031c <__do_copy_data>:
     31c:	11 e0       	ldi	r17, 0x01	; 1
     31e:	a0 e0       	ldi	r26, 0x00	; 0
     320:	b1 e0       	ldi	r27, 0x01	; 1
     322:	e4 e7       	ldi	r30, 0x74	; 116
     324:	f1 e3       	ldi	r31, 0x31	; 49
     326:	02 c0       	rjmp	.+4      	; 0x32c <__do_copy_data+0x10>
     328:	05 90       	lpm	r0, Z+
     32a:	0d 92       	st	X+, r0
     32c:	a0 31       	cpi	r26, 0x10	; 16
     32e:	b1 07       	cpc	r27, r17
     330:	d9 f7       	brne	.-10     	; 0x328 <__do_copy_data+0xc>

00000332 <__do_clear_bss>:
     332:	11 e0       	ldi	r17, 0x01	; 1
     334:	a0 e1       	ldi	r26, 0x10	; 16
     336:	b1 e0       	ldi	r27, 0x01	; 1
     338:	01 c0       	rjmp	.+2      	; 0x33c <.do_clear_bss_start>

0000033a <.do_clear_bss_loop>:
     33a:	1d 92       	st	X+, r1

0000033c <.do_clear_bss_start>:
     33c:	a8 34       	cpi	r26, 0x48	; 72
     33e:	b1 07       	cpc	r27, r17
     340:	e1 f7       	brne	.-8      	; 0x33a <.do_clear_bss_loop>
     342:	0e 94 c6 13 	call	0x278c	; 0x278c <main>
     346:	0c 94 b8 18 	jmp	0x3170	; 0x3170 <_exit>

0000034a <__bad_interrupt>:
     34a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000034e <delayms>:
// We have a non-blocking delay function, milliseconds is updated by
// an interrupt
volatile uint16_t milliseconds = 0;
void delayms(uint16_t ms)
{
	while (ms > 1000) {
     34e:	0b c0       	rjmp	.+22     	; 0x366 <delayms+0x18>
		// Much longer than a second would trigger watchdog,
		//  so break it into smaller pieces.
		milliseconds = 0;
		while (milliseconds < 1000)
     350:	20 91 10 01 	lds	r18, 0x0110
     354:	30 91 11 01 	lds	r19, 0x0111
     358:	43 e0       	ldi	r20, 0x03	; 3
     35a:	28 3e       	cpi	r18, 0xE8	; 232
     35c:	34 07       	cpc	r19, r20
     35e:	c0 f3       	brcs	.-16     	; 0x350 <delayms+0x2>
			;
		ms -= 1000;
     360:	88 5e       	subi	r24, 0xE8	; 232
     362:	93 40       	sbci	r25, 0x03	; 3
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
     364:	a8 95       	wdr
void delayms(uint16_t ms)
{
	while (ms > 1000) {
		// Much longer than a second would trigger watchdog,
		//  so break it into smaller pieces.
		milliseconds = 0;
     366:	10 92 11 01 	sts	0x0111, r1
     36a:	10 92 10 01 	sts	0x0110, r1
// We have a non-blocking delay function, milliseconds is updated by
// an interrupt
volatile uint16_t milliseconds = 0;
void delayms(uint16_t ms)
{
	while (ms > 1000) {
     36e:	23 e0       	ldi	r18, 0x03	; 3
     370:	89 3e       	cpi	r24, 0xE9	; 233
     372:	92 07       	cpc	r25, r18
     374:	68 f7       	brcc	.-38     	; 0x350 <delayms+0x2>
			;
		ms -= 1000;
		kickthedog();
	}
	milliseconds = 0;
	while (milliseconds < ms)
     376:	20 91 10 01 	lds	r18, 0x0110
     37a:	30 91 11 01 	lds	r19, 0x0111
     37e:	28 17       	cp	r18, r24
     380:	39 07       	cpc	r19, r25
     382:	c8 f3       	brcs	.-14     	; 0x376 <delayms+0x28>
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
     384:	a8 95       	wdr
	}
	milliseconds = 0;
	while (milliseconds < ms)
		;
	kickthedog();
}
     386:	08 95       	ret

00000388 <__vector_21>:
// Lower ADC values mean more light, higher ADC values mean less.

volatile long adc_sum;			// Sum of ADC values to produce average
volatile uint16_t adc_count;		// Count of # of ADC readings in adc_sum

ISR(ADC_vect, ISR_NOBLOCK) {
     388:	78 94       	sei
     38a:	1f 92       	push	r1
     38c:	0f 92       	push	r0
     38e:	0f b6       	in	r0, 0x3f	; 63
     390:	0f 92       	push	r0
     392:	11 24       	eor	r1, r1
     394:	2f 93       	push	r18
     396:	3f 93       	push	r19
     398:	8f 93       	push	r24
     39a:	9f 93       	push	r25

	uint8_t low, high;
	unsigned int val;

	// Read 2-byte value. Must read ADCL first because that locks the value.
	low = ADCL;
     39c:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
     3a0:	90 91 79 00 	lds	r25, 0x0079
	val = (high << 8) | low;
     3a4:	39 2f       	mov	r19, r25
     3a6:	20 e0       	ldi	r18, 0x00	; 0
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	82 2b       	or	r24, r18
     3ac:	93 2b       	or	r25, r19
	// Set brightness to a value between min & max based on light reading.
	if (val >= PHOTOCELL_DARK) {
     3ae:	21 e0       	ldi	r18, 0x01	; 1
     3b0:	8b 33       	cpi	r24, 0x3B	; 59
     3b2:	92 07       	cpc	r25, r18
     3b4:	28 f4       	brcc	.+10     	; 0x3c0 <__vector_21+0x38>
		val = PHOTOCELL_MIN;
	} else if (val <= PHOTOCELL_LIGHT) {
     3b6:	00 97       	sbiw	r24, 0x00	; 0
     3b8:	19 f4       	brne	.+6      	; 0x3c0 <__vector_21+0x38>
		val = PHOTOCELL_MAX;
     3ba:	8a e5       	ldi	r24, 0x5A	; 90
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	02 c0       	rjmp	.+4      	; 0x3c4 <__vector_21+0x3c>
		// Max = 90, Min = 30
		// example: photocell value is 5
		// (Dark (315) - (5) / (dark (315) - light (0)) ) * (max (90) - min (30) ) =
		// 59
		// 59 + Min (30) = 89.04
		val = PHOTOCELL_MIN + ( (PHOTOCELL_DARK - val) / (PHOTOCELL_DARK - PHOTOCELL_LIGHT) ) * (PHOTOCELL_MAX - PHOTOCELL_MIN);
     3c0:	8e e1       	ldi	r24, 0x1E	; 30
     3c2:	90 e0       	ldi	r25, 0x00	; 0
	}

	if (flag(f_autobright)) {
     3c4:	20 91 46 01 	lds	r18, 0x0146
     3c8:	25 ff       	sbrs	r18, 5
     3ca:	16 c0       	rjmp	.+44     	; 0x3f8 <__vector_21+0x70>
		if (val > ocr0a) ocr0a++;					// Smoothly slew brightness
     3cc:	20 91 3d 01 	lds	r18, 0x013D
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	28 17       	cp	r18, r24
     3d4:	39 07       	cpc	r19, r25
     3d6:	28 f4       	brcc	.+10     	; 0x3e2 <__vector_21+0x5a>
     3d8:	20 91 3d 01 	lds	r18, 0x013D
     3dc:	2f 5f       	subi	r18, 0xFF	; 255
     3de:	20 93 3d 01 	sts	0x013D, r18
		if (val < ocr0a) ocr0a--;
     3e2:	20 91 3d 01 	lds	r18, 0x013D
     3e6:	30 e0       	ldi	r19, 0x00	; 0
     3e8:	82 17       	cp	r24, r18
     3ea:	93 07       	cpc	r25, r19
     3ec:	28 f4       	brcc	.+10     	; 0x3f8 <__vector_21+0x70>
     3ee:	80 91 3d 01 	lds	r24, 0x013D
     3f2:	81 50       	subi	r24, 0x01	; 1
     3f4:	80 93 3d 01 	sts	0x013D, r24
	}
}
     3f8:	9f 91       	pop	r25
     3fa:	8f 91       	pop	r24
     3fc:	3f 91       	pop	r19
     3fe:	2f 91       	pop	r18
     400:	0f 90       	pop	r0
     402:	0f be       	out	0x3f, r0	; 63
     404:	0f 90       	pop	r0
     406:	1f 90       	pop	r1
     408:	18 95       	reti

0000040a <__vector_5>:
// We use the pin change interrupts to detect when buttons are pressed


// This interrupt detects switches 0 and 2
ISR(PCINT2_vect, ISR_NOBLOCK)
{
     40a:	78 94       	sei
     40c:	1f 92       	push	r1
     40e:	0f 92       	push	r0
     410:	0f b6       	in	r0, 0x3f	; 63
     412:	0f 92       	push	r0
     414:	11 24       	eor	r1, r1
     416:	8f 93       	push	r24
     418:	9f 93       	push	r25
	if (PIND & _BV(BUTTON1))	// Button 0 is up:
     41a:	4d 9b       	sbis	0x09, 5	; 9
     41c:	05 c0       	rjmp	.+10     	; 0x428 <__vector_5+0x1e>
		btimer[0] = 0;			//  Stop timer
     41e:	10 92 20 01 	sts	0x0120, r1
     422:	10 92 1f 01 	sts	0x011F, r1
     426:	0c c0       	rjmp	.+24     	; 0x440 <__vector_5+0x36>
	else if (!btimer[0])		// Button 0 is down and timer isn't already running:
     428:	80 91 1f 01 	lds	r24, 0x011F
     42c:	90 91 20 01 	lds	r25, 0x0120
     430:	00 97       	sbiw	r24, 0x00	; 0
     432:	31 f4       	brne	.+12     	; 0x440 <__vector_5+0x36>
		btimer[0] = 1;			//  Start timer
     434:	81 e0       	ldi	r24, 0x01	; 1
     436:	90 e0       	ldi	r25, 0x00	; 0
     438:	90 93 20 01 	sts	0x0120, r25
     43c:	80 93 1f 01 	sts	0x011F, r24
	
	if (PIND & _BV(BUTTON3))	// Same for button 2
     440:	4c 9b       	sbis	0x09, 4	; 9
     442:	05 c0       	rjmp	.+10     	; 0x44e <__vector_5+0x44>
		btimer[2] = 0;
     444:	10 92 24 01 	sts	0x0124, r1
     448:	10 92 23 01 	sts	0x0123, r1
     44c:	0c c0       	rjmp	.+24     	; 0x466 <__vector_5+0x5c>
	else if (!btimer[2])
     44e:	80 91 23 01 	lds	r24, 0x0123
     452:	90 91 24 01 	lds	r25, 0x0124
     456:	00 97       	sbiw	r24, 0x00	; 0
     458:	31 f4       	brne	.+12     	; 0x466 <__vector_5+0x5c>
		btimer[2] = 1;
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	90 93 24 01 	sts	0x0124, r25
     462:	80 93 23 01 	sts	0x0123, r24
}
     466:	9f 91       	pop	r25
     468:	8f 91       	pop	r24
     46a:	0f 90       	pop	r0
     46c:	0f be       	out	0x3f, r0	; 63
     46e:	0f 90       	pop	r0
     470:	1f 90       	pop	r1
     472:	18 95       	reti

00000474 <__vector_3>:

// Just button #1
ISR(PCINT0_vect, ISR_NOBLOCK) 
{
     474:	78 94       	sei
     476:	1f 92       	push	r1
     478:	0f 92       	push	r0
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	0f 92       	push	r0
     47e:	11 24       	eor	r1, r1
     480:	8f 93       	push	r24
     482:	9f 93       	push	r25
	EIFR &= ~_BV(INTF0);
     484:	e0 98       	cbi	0x1c, 0	; 28

	if (PINB & _BV(BUTTON2))
     486:	18 9b       	sbis	0x03, 0	; 3
     488:	05 c0       	rjmp	.+10     	; 0x494 <__vector_3+0x20>
		btimer[1] = 0;
     48a:	10 92 22 01 	sts	0x0122, r1
     48e:	10 92 21 01 	sts	0x0121, r1
     492:	0c c0       	rjmp	.+24     	; 0x4ac <__vector_3+0x38>
	else if (!btimer[2])
     494:	80 91 23 01 	lds	r24, 0x0123
     498:	90 91 24 01 	lds	r25, 0x0124
     49c:	00 97       	sbiw	r24, 0x00	; 0
     49e:	31 f4       	brne	.+12     	; 0x4ac <__vector_3+0x38>
		btimer[1] = 1;
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	90 93 22 01 	sts	0x0122, r25
     4a8:	80 93 21 01 	sts	0x0121, r24
}
     4ac:	9f 91       	pop	r25
     4ae:	8f 91       	pop	r24
     4b0:	0f 90       	pop	r0
     4b2:	0f be       	out	0x3f, r0	; 63
     4b4:	0f 90       	pop	r0
     4b6:	1f 90       	pop	r1
     4b8:	18 95       	reti

000004ba <__vector_1>:

// Button 3 interrupt (alarm switch)
// This is turned into two buttons, 3 & 4: 3 for closed (alarm on)
//  and 4 for open (alarm off)
ISR(INT0_vect, ISR_NOBLOCK) 
{
     4ba:	78 94       	sei
     4bc:	1f 92       	push	r1
     4be:	0f 92       	push	r0
     4c0:	0f b6       	in	r0, 0x3f	; 63
     4c2:	0f 92       	push	r0
     4c4:	11 24       	eor	r1, r1
     4c6:	8f 93       	push	r24
     4c8:	9f 93       	push	r25
	EIFR &= ~_BV(INTF0);
     4ca:	e0 98       	cbi	0x1c, 0	; 28

	if (PIND & _BV(ALARM)) {
     4cc:	4a 9b       	sbis	0x09, 2	; 9
     4ce:	11 c0       	rjmp	.+34     	; 0x4f2 <__vector_1+0x38>
		btimer[4] = 0;
     4d0:	10 92 28 01 	sts	0x0128, r1
     4d4:	10 92 27 01 	sts	0x0127, r1
		if (!btimer[3])
     4d8:	80 91 25 01 	lds	r24, 0x0125
     4dc:	90 91 26 01 	lds	r25, 0x0126
     4e0:	00 97       	sbiw	r24, 0x00	; 0
     4e2:	b9 f4       	brne	.+46     	; 0x512 <__vector_1+0x58>
			btimer[3] = 1;
     4e4:	81 e0       	ldi	r24, 0x01	; 1
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	90 93 26 01 	sts	0x0126, r25
     4ec:	80 93 25 01 	sts	0x0125, r24
     4f0:	10 c0       	rjmp	.+32     	; 0x512 <__vector_1+0x58>
	} else {
		btimer[3] = 0;
     4f2:	10 92 26 01 	sts	0x0126, r1
     4f6:	10 92 25 01 	sts	0x0125, r1
		if (!btimer[4])
     4fa:	80 91 27 01 	lds	r24, 0x0127
     4fe:	90 91 28 01 	lds	r25, 0x0128
     502:	00 97       	sbiw	r24, 0x00	; 0
     504:	31 f4       	brne	.+12     	; 0x512 <__vector_1+0x58>
			btimer[4] = 1;
     506:	81 e0       	ldi	r24, 0x01	; 1
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	90 93 28 01 	sts	0x0128, r25
     50e:	80 93 27 01 	sts	0x0127, r24
	}	
}
     512:	9f 91       	pop	r25
     514:	8f 91       	pop	r24
     516:	0f 90       	pop	r0
     518:	0f be       	out	0x3f, r0	; 63
     51a:	0f 90       	pop	r0
     51c:	1f 90       	pop	r1
     51e:	18 95       	reti

00000520 <__vector_13>:
	}	
}

// Timer 1 overflow -- speaker driver
ISR (TIMER1_OVF_vect, ISR_NOBLOCK)
{
     520:	78 94       	sei
     522:	1f 92       	push	r1
     524:	0f 92       	push	r0
     526:	0f b6       	in	r0, 0x3f	; 63
     528:	0f 92       	push	r0
     52a:	11 24       	eor	r1, r1
     52c:	8f 93       	push	r24
     52e:	9f 93       	push	r25
	if (--beepcounter) return;			// Count off the cycles
     530:	80 91 33 01 	lds	r24, 0x0133
     534:	90 91 34 01 	lds	r25, 0x0134
     538:	01 97       	sbiw	r24, 0x01	; 1
     53a:	90 93 34 01 	sts	0x0134, r25
     53e:	80 93 33 01 	sts	0x0133, r24
     542:	00 97       	sbiw	r24, 0x00	; 0
     544:	41 f4       	brne	.+16     	; 0x556 <__vector_13+0x36>
	TCCR1B &= ~_BV(CS11);				// Turn off counter/timer
     546:	80 91 81 00 	lds	r24, 0x0081
     54a:	8d 7f       	andi	r24, 0xFD	; 253
     54c:	80 93 81 00 	sts	0x0081, r24
	PORTB &= ~_BV(SPK1) & ~_BV(SPK2);	// turn speaker off
     550:	85 b1       	in	r24, 0x05	; 5
     552:	89 7f       	andi	r24, 0xF9	; 249
     554:	85 b9       	out	0x05, r24	; 5
}
     556:	9f 91       	pop	r25
     558:	8f 91       	pop	r24
     55a:	0f 90       	pop	r0
     55c:	0f be       	out	0x3f, r0	; 63
     55e:	0f 90       	pop	r0
     560:	1f 90       	pop	r1
     562:	18 95       	reti

00000564 <b2bcd>:
	}
	brepeat &= ~_BV(2);
}

uint8_t b2bcd (uint8_t b) {
	return ((b / 10) << 4) | (b % 10);
     564:	6a e0       	ldi	r22, 0x0A	; 10
     566:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     56a:	82 95       	swap	r24
     56c:	80 7f       	andi	r24, 0xF0	; 240
}
     56e:	89 2b       	or	r24, r25
     570:	08 95       	ret

00000572 <bcd2b>:

uint8_t bcd2b (uint8_t bcd) {
	//return (bcd & 0x0f) + (bcd >> 4) * 10;
	return (((bcd >> 4) & 0x0f) * 10) + (bcd & 0x0f);
     572:	98 2f       	mov	r25, r24
     574:	92 95       	swap	r25
     576:	9f 70       	andi	r25, 0x0F	; 15
     578:	99 0f       	add	r25, r25
     57a:	29 2f       	mov	r18, r25
     57c:	22 0f       	add	r18, r18
     57e:	22 0f       	add	r18, r18
     580:	29 0f       	add	r18, r25
     582:	8f 70       	andi	r24, 0x0F	; 15
}
     584:	82 0f       	add	r24, r18
     586:	08 95       	ret

00000588 <limit_brightness>:
	}
	brepeat &= ~_BV(2);
}

uint8_t limit_brightness (uint8_t brightness) 
{
     588:	28 2f       	mov	r18, r24
	const uint8_t step = 5;
	
	// Set PWM value, don't set it so high that
	// we could damage the MAX chip or display
	// Or so low its not visible
	if (brightness < 30 || 90 < brightness)
     58a:	8e 51       	subi	r24, 0x1E	; 30
     58c:	8d 33       	cpi	r24, 0x3D	; 61
     58e:	08 f0       	brcs	.+2      	; 0x592 <limit_brightness+0xa>
		brightness = 30;
     590:	2e e1       	ldi	r18, 0x1E	; 30
	if ((i = brightness % step) != 0)
     592:	82 2f       	mov	r24, r18
     594:	65 e0       	ldi	r22, 0x05	; 5
     596:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     59a:	99 23       	and	r25, r25
     59c:	11 f0       	breq	.+4      	; 0x5a2 <limit_brightness+0x1a>
		brightness += step - i;	/* Round up to nearest multiple of 5 */
     59e:	2b 5f       	subi	r18, 0xFB	; 251
     5a0:	29 1b       	sub	r18, r25
	return brightness;
}
     5a2:	82 2f       	mov	r24, r18
     5a4:	08 95       	ret

000005a6 <init_rtc>:
}

// Turn on the RTC by selecting the external 32khz crystal
void init_rtc (void) {
	// 32.768 / 128 = 256 which is exactly an 8-bit timer overflow
	ASSR |= _BV(EXCLK);		// External clock (comment out if using xtal)
     5a6:	e6 eb       	ldi	r30, 0xB6	; 182
     5a8:	f0 e0       	ldi	r31, 0x00	; 0
     5aa:	80 81       	ld	r24, Z
     5ac:	80 64       	ori	r24, 0x40	; 64
     5ae:	80 83       	st	Z, r24
	ASSR |= _BV(AS2); // use crystal
     5b0:	80 81       	ld	r24, Z
     5b2:	80 62       	ori	r24, 0x20	; 32
     5b4:	80 83       	st	Z, r24
	TCCR2A = 0;
     5b6:	10 92 b0 00 	sts	0x00B0, r1
	TCCR2B = _BV(CS22) | _BV(CS20); // div by 128
     5ba:	85 e0       	ldi	r24, 0x05	; 5
     5bc:	80 93 b1 00 	sts	0x00B1, r24
	// We will overflow once a second, and call an interrupt

	CLKPR = _BV(CLKPCE);	// CPU clock division factor to 1
     5c0:	e1 e6       	ldi	r30, 0x61	; 97
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 e8       	ldi	r24, 0x80	; 128
     5c6:	80 83       	st	Z, r24
	CLKPR = 0;
     5c8:	10 82       	st	Z, r1

	// enable interrupt on overflow
	TIMSK2 = _BV(TOIE2);
     5ca:	81 e0       	ldi	r24, 0x01	; 1
     5cc:	80 93 70 00 	sts	0x0070, r24
}
     5d0:	08 95       	ret

000005d2 <init_alarm>:

// Set up the stored alarm time and date
void init_alarm (void) {
	alarm_m = eeprom_read_byte((uint8_t *)EE_ALARM_MIN) % 60;
     5d2:	88 e0       	ldi	r24, 0x08	; 8
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
     5da:	6c e3       	ldi	r22, 0x3C	; 60
     5dc:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     5e0:	90 93 1a 01 	sts	0x011A, r25
	alarm_h = eeprom_read_byte((uint8_t *)EE_ALARM_HOUR) % 24;
     5e4:	87 e0       	ldi	r24, 0x07	; 7
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
     5ec:	68 e1       	ldi	r22, 0x18	; 24
     5ee:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     5f2:	90 93 38 01 	sts	0x0138, r25
}
     5f6:	08 95       	ret

000005f8 <init_buttons>:
		}
	}
}

void init_buttons(void) {
		DDRB =	_BV(VFDCLK) | _BV(VFDDATA) | _BV(SPK1) | _BV(SPK2);
     5f8:	8e e2       	ldi	r24, 0x2E	; 46
     5fa:	84 b9       	out	0x04, r24	; 4
		DDRD = _BV(BOOST) | _BV(VFDSWITCH);
     5fc:	88 e4       	ldi	r24, 0x48	; 72
     5fe:	8a b9       	out	0x0a, r24	; 10
		DDRC = _BV(VFDLOAD) | _BV(VFDBLANK) | _BV(4);
     600:	89 e1       	ldi	r24, 0x19	; 25
     602:	87 b9       	out	0x07, r24	; 7
		PORTD = _BV(BUTTON1) | _BV(BUTTON3) | _BV(ALARM);
     604:	84 e3       	ldi	r24, 0x34	; 52
     606:	8b b9       	out	0x0b, r24	; 11
		PORTB = _BV(BUTTON2);
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	85 b9       	out	0x05, r24	; 5

		PCICR = _BV(PCIE0) | _BV(PCIE2);
     60c:	95 e0       	ldi	r25, 0x05	; 5
     60e:	90 93 68 00 	sts	0x0068, r25
		PCMSK0 = _BV(PCINT0);
     612:	80 93 6b 00 	sts	0x006B, r24
		PCMSK2 = _BV(PCINT21) | _BV(PCINT20);		
     616:	80 e3       	ldi	r24, 0x30	; 48
     618:	80 93 6d 00 	sts	0x006D, r24
}
     61c:	08 95       	ret

0000061e <init_speaker>:

// Set up the speaker to prepare for beeping!
void init_speaker(void) {

	// We use the built-in fast PWM, 8 bit timer
	PORTB |= _BV(SPK1) | _BV(SPK2); 
     61e:	85 b1       	in	r24, 0x05	; 5
     620:	86 60       	ori	r24, 0x06	; 6
     622:	85 b9       	out	0x05, r24	; 5

	// Turn on PWM outputs for both pins
	TCCR1A = _BV(COM1B1) | _BV(COM1B0) | _BV(WGM11);
     624:	82 e3       	ldi	r24, 0x32	; 50
     626:	80 93 80 00 	sts	0x0080, r24

	TCCR1B = _BV(WGM13) | _BV(WGM12);
     62a:	88 e1       	ldi	r24, 0x18	; 24
     62c:	80 93 81 00 	sts	0x0081, r24

	// start at 4khz:	250 * 8 multiplier * 4000 = 8mhz
	ICR1 = 250;
     630:	e6 e8       	ldi	r30, 0x86	; 134
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	8a ef       	ldi	r24, 0xFA	; 250
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	91 83       	std	Z+1, r25	; 0x01
     63a:	80 83       	st	Z, r24
	OCR1B = OCR1A = ICR1 / 2;
     63c:	80 81       	ld	r24, Z
     63e:	91 81       	ldd	r25, Z+1	; 0x01
     640:	96 95       	lsr	r25
     642:	87 95       	ror	r24
     644:	90 93 89 00 	sts	0x0089, r25
     648:	80 93 88 00 	sts	0x0088, r24
     64c:	90 93 8b 00 	sts	0x008B, r25
     650:	80 93 8a 00 	sts	0x008A, r24
}
     654:	08 95       	ret

00000656 <beep>:
{
	beep (500, 5, 1);
}

// We can play short beeps!
void beep(uint16_t freq, uint16_t cycles, uint8_t loud) {
     656:	0f 93       	push	r16
     658:	1f 93       	push	r17
     65a:	cf 93       	push	r28
     65c:	8b 01       	movw	r16, r22
     65e:	c4 2f       	mov	r28, r20
	// set the PWM output to match the desired frequency
	ICR1 = (F_CPU/8)/freq;
     660:	9c 01       	movw	r18, r24
     662:	40 e0       	ldi	r20, 0x00	; 0
     664:	50 e0       	ldi	r21, 0x00	; 0
     666:	60 e4       	ldi	r22, 0x40	; 64
     668:	72 e4       	ldi	r23, 0x42	; 66
     66a:	8f e0       	ldi	r24, 0x0F	; 15
     66c:	90 e0       	ldi	r25, 0x00	; 0
     66e:	0e 94 a0 15 	call	0x2b40	; 0x2b40 <__divmodsi4>
     672:	30 93 87 00 	sts	0x0087, r19
     676:	20 93 86 00 	sts	0x0086, r18
	// we want 50% duty cycle square wave
	OCR1A = OCR1B = ICR1/2;
     67a:	80 91 86 00 	lds	r24, 0x0086
     67e:	90 91 87 00 	lds	r25, 0x0087
     682:	96 95       	lsr	r25
     684:	87 95       	ror	r24
     686:	90 93 8b 00 	sts	0x008B, r25
     68a:	80 93 8a 00 	sts	0x008A, r24
     68e:	90 93 89 00 	sts	0x0089, r25
     692:	80 93 88 00 	sts	0x0088, r24
	beepcounter = cycles;
     696:	10 93 34 01 	sts	0x0134, r17
     69a:	00 93 33 01 	sts	0x0133, r16
	TCNT1 = 0;
     69e:	10 92 85 00 	sts	0x0085, r1
     6a2:	10 92 84 00 	sts	0x0084, r1
	if (loud)
		TCCR1A |= _BV(COM1A1);	// Drives both OCR1x outputs out of phase
     6a6:	80 91 80 00 	lds	r24, 0x0080
	ICR1 = (F_CPU/8)/freq;
	// we want 50% duty cycle square wave
	OCR1A = OCR1B = ICR1/2;
	beepcounter = cycles;
	TCNT1 = 0;
	if (loud)
     6aa:	cc 23       	and	r28, r28
     6ac:	11 f0       	breq	.+4      	; 0x6b2 <beep+0x5c>
		TCCR1A |= _BV(COM1A1);	// Drives both OCR1x outputs out of phase
     6ae:	80 68       	ori	r24, 0x80	; 128
     6b0:	01 c0       	rjmp	.+2      	; 0x6b4 <beep+0x5e>
	else
		TCCR1A &= ~_BV(COM1A1);
     6b2:	8f 77       	andi	r24, 0x7F	; 127
     6b4:	80 93 80 00 	sts	0x0080, r24
	TIMSK1 |= _BV(TOIE1);	// Enable interrupts
     6b8:	80 91 6f 00 	lds	r24, 0x006F
     6bc:	81 60       	ori	r24, 0x01	; 1
     6be:	80 93 6f 00 	sts	0x006F, r24
	TCCR1B |= _BV(CS11); // turn it on!
     6c2:	80 91 81 00 	lds	r24, 0x0081
     6c6:	82 60       	ori	r24, 0x02	; 2
     6c8:	80 93 81 00 	sts	0x0081, r24
}
     6cc:	cf 91       	pop	r28
     6ce:	1f 91       	pop	r17
     6d0:	0f 91       	pop	r16
     6d2:	08 95       	ret

000006d4 <tick>:
}

// This makes the speaker tick
void tick(void)
{
	beep (500, 5, 1);
     6d4:	84 ef       	ldi	r24, 0xF4	; 244
     6d6:	91 e0       	ldi	r25, 0x01	; 1
     6d8:	65 e0       	ldi	r22, 0x05	; 5
     6da:	70 e0       	ldi	r23, 0x00	; 0
     6dc:	41 e0       	ldi	r20, 0x01	; 1
     6de:	0e 94 2b 03 	call	0x656	; 0x656 <beep>
}
     6e2:	08 95       	ret

000006e4 <init_boost>:

// We control the boost converter by changing the PWM output
// pins
void init_boost (void) 
{
	brightness = eeprom_read_byte ((uint8_t *) EE_BRIGHT);
     6e4:	89 e0       	ldi	r24, 0x09	; 9
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
	brightness = limit_brightness(brightness);
     6ec:	0e 94 c4 02 	call	0x588	; 0x588 <limit_brightness>
     6f0:	80 93 45 01 	sts	0x0145, r24
	if (!flag(f_autobright)) {
     6f4:	90 91 46 01 	lds	r25, 0x0146
     6f8:	95 fd       	sbrc	r25, 5
     6fa:	05 c0       	rjmp	.+10     	; 0x706 <init_boost+0x22>
		ocr0a = brightness;
     6fc:	80 93 3d 01 	sts	0x013D, r24
		OCR0A = ocr0a;
     700:	80 91 3d 01 	lds	r24, 0x013D
     704:	87 bd       	out	0x27, r24	; 39
	}	

	// fast PWM, set OC0A (boost output pin) on match
	TCCR0A = _BV(WGM00) | _BV(WGM01);	
     706:	83 e0       	ldi	r24, 0x03	; 3
     708:	84 bd       	out	0x24, r24	; 36

	// Use the fastest clock
	TCCR0B = _BV(CS00);
     70a:	81 e0       	ldi	r24, 0x01	; 1
     70c:	85 bd       	out	0x25, r24	; 37
 
	TCCR0A |= _BV(COM0A1);
     70e:	84 b5       	in	r24, 0x24	; 36
     710:	80 68       	ori	r24, 0x80	; 128
     712:	84 bd       	out	0x24, r24	; 36
	TIMSK0 |= _BV(TOIE0); // turn on the interrupt for muxing
     714:	80 91 6e 00 	lds	r24, 0x006E
     718:	81 60       	ori	r24, 0x01	; 1
     71a:	80 93 6e 00 	sts	0x006E, r24
}
     71e:	08 95       	ret

00000720 <init_autobright>:

void init_autobright (void) {
	if (eeprom_read_byte ((uint8_t *)EE_AUTOB))
     720:	8e e0       	ldi	r24, 0x0E	; 14
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
     728:	88 23       	and	r24, r24
     72a:	21 f0       	breq	.+8      	; 0x734 <init_autobright+0x14>
		set_flag (f_autobright);
     72c:	80 91 46 01 	lds	r24, 0x0146
     730:	80 62       	ori	r24, 0x20	; 32
     732:	03 c0       	rjmp	.+6      	; 0x73a <init_autobright+0x1a>
	else
		clr_flag (f_autobright);
     734:	80 91 46 01 	lds	r24, 0x0146
     738:	8f 7d       	andi	r24, 0xDF	; 223
     73a:	80 93 46 01 	sts	0x0146, r24
	
	adc_sum = 0;
     73e:	10 92 1b 01 	sts	0x011B, r1
     742:	10 92 1c 01 	sts	0x011C, r1
     746:	10 92 1d 01 	sts	0x011D, r1
     74a:	10 92 1e 01 	sts	0x011E, r1
	adc_count = 0;
     74e:	10 92 18 01 	sts	0x0118, r1
     752:	10 92 17 01 	sts	0x0117, r1
	if (flag(f_autobright)) {
     756:	80 91 46 01 	lds	r24, 0x0146
     75a:	85 ff       	sbrs	r24, 5
     75c:	06 c0       	rjmp	.+12     	; 0x76a <init_autobright+0x4a>
		ocr0a = 90;		// Start at maximum
     75e:	8a e5       	ldi	r24, 0x5A	; 90
     760:	80 93 3d 01 	sts	0x013D, r24
		OCR0A = ocr0a;
     764:	80 91 3d 01 	lds	r24, 0x013D
     768:	87 bd       	out	0x27, r24	; 39
	}	

	
	ADMUX |= _BV(REFS0);	// Set ADC reference to AVCC
     76a:	80 91 7c 00 	lds	r24, 0x007C
     76e:	80 64       	ori	r24, 0x40	; 64
     770:	80 93 7c 00 	sts	0x007C, r24
	ADMUX |= _BV(ADC2D);			// Set ADC input as ADC2
     774:	80 91 7c 00 	lds	r24, 0x007C
     778:	84 60       	ori	r24, 0x04	; 4
     77a:	80 93 7c 00 	sts	0x007C, r24
	DIDR0 = _BV(ADC2D);		// Disable ADC2 digital input
     77e:	84 e0       	ldi	r24, 0x04	; 4
     780:	80 93 7e 00 	sts	0x007E, r24
	
	//ADCSRB = 0;
	// enable ADC and interrupts, divide clock by 128, start conversion
	//ADCSRA |= _BV(ADEN) | _BV(ADATE) | _BV(ADIE) | 0x7;
	ADCSRA |= _BV(ADPS2)| _BV(ADPS1); // Set ADC prescalar to 64 - 125KHz sample rate @ 8MHz F_CPU
     784:	80 91 7a 00 	lds	r24, 0x007A
     788:	86 60       	ori	r24, 0x06	; 6
     78a:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA |= _BV(ADEN);  // Enable ADC
     78e:	80 91 7a 00 	lds	r24, 0x007A
     792:	80 68       	ori	r24, 0x80	; 128
     794:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA |= _BV(ADIE);  // Enable ADC interrupt
     798:	80 91 7a 00 	lds	r24, 0x007A
     79c:	88 60       	ori	r24, 0x08	; 8
     79e:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA |= _BV(ADSC);
     7a2:	80 91 7a 00 	lds	r24, 0x007A
     7a6:	80 64       	ori	r24, 0x40	; 64
     7a8:	80 93 7a 00 	sts	0x007A, r24
}
     7ac:	08 95       	ret

000007ae <dow>:
/**************************** TIME CALCULATIONS *****************************/

const char dow_tbl[] PROGMEM = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};

// Calculate day of the week by Sakamoto's method, 0=Sunday
uint8_t dow (uint8_t y, uint8_t m, uint8_t d) {
     7ae:	cf 93       	push	r28
     7b0:	df 93       	push	r29
	uint16_t yy;		

	yy = y + 2000 - (m < 3);
     7b2:	c8 2f       	mov	r28, r24
     7b4:	d0 e0       	ldi	r29, 0x00	; 0
     7b6:	c0 53       	subi	r28, 0x30	; 48
     7b8:	d8 4f       	sbci	r29, 0xF8	; 248
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	63 30       	cpi	r22, 0x03	; 3
     7c0:	10 f0       	brcs	.+4      	; 0x7c6 <dow+0x18>
     7c2:	80 e0       	ldi	r24, 0x00	; 0
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	c8 1b       	sub	r28, r24
     7c8:	d9 0b       	sbc	r29, r25
	return (yy + yy/4 - yy/100 + yy/400 + pgm_read_byte(dow_tbl + m-1) + d) % 7;
     7ca:	e6 2f       	mov	r30, r22
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	eb 5a       	subi	r30, 0xAB	; 171
     7d0:	fe 4f       	sbci	r31, 0xFE	; 254
     7d2:	e4 91       	lpm	r30, Z
     7d4:	9e 01       	movw	r18, r28
     7d6:	24 0f       	add	r18, r20
     7d8:	31 1d       	adc	r19, r1
     7da:	ce 01       	movw	r24, r28
     7dc:	96 95       	lsr	r25
     7de:	87 95       	ror	r24
     7e0:	96 95       	lsr	r25
     7e2:	87 95       	ror	r24
     7e4:	28 0f       	add	r18, r24
     7e6:	39 1f       	adc	r19, r25
     7e8:	ce 01       	movw	r24, r28
     7ea:	60 e9       	ldi	r22, 0x90	; 144
     7ec:	71 e0       	ldi	r23, 0x01	; 1
     7ee:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
     7f2:	26 0f       	add	r18, r22
     7f4:	37 1f       	adc	r19, r23
     7f6:	ce 01       	movw	r24, r28
     7f8:	64 e6       	ldi	r22, 0x64	; 100
     7fa:	70 e0       	ldi	r23, 0x00	; 0
     7fc:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
     800:	26 1b       	sub	r18, r22
     802:	37 0b       	sbc	r19, r23
     804:	2e 0f       	add	r18, r30
     806:	31 1d       	adc	r19, r1
     808:	c9 01       	movw	r24, r18
     80a:	67 e0       	ldi	r22, 0x07	; 7
     80c:	70 e0       	ldi	r23, 0x00	; 0
     80e:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
}
     812:	df 91       	pop	r29
     814:	cf 91       	pop	r28
     816:	08 95       	ret

00000818 <leapyear>:

// This will calculate leap years, give it the year
// and it will return 1 (true) or 0 (false)
uint8_t leapyear(uint16_t y)  {
     818:	9c 01       	movw	r18, r24
	return ( (!(y % 4) && (y % 100)) || !(y % 400));
     81a:	83 70       	andi	r24, 0x03	; 3
     81c:	90 70       	andi	r25, 0x00	; 0
     81e:	00 97       	sbiw	r24, 0x00	; 0
     820:	39 f4       	brne	.+14     	; 0x830 <leapyear+0x18>
     822:	c9 01       	movw	r24, r18
     824:	64 e6       	ldi	r22, 0x64	; 100
     826:	70 e0       	ldi	r23, 0x00	; 0
     828:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
     82c:	00 97       	sbiw	r24, 0x00	; 0
     82e:	61 f4       	brne	.+24     	; 0x848 <leapyear+0x30>
     830:	c9 01       	movw	r24, r18
     832:	60 e9       	ldi	r22, 0x90	; 144
     834:	71 e0       	ldi	r23, 0x01	; 1
     836:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
     83a:	21 e0       	ldi	r18, 0x01	; 1
     83c:	30 e0       	ldi	r19, 0x00	; 0
     83e:	00 97       	sbiw	r24, 0x00	; 0
     840:	29 f0       	breq	.+10     	; 0x84c <leapyear+0x34>
     842:	20 e0       	ldi	r18, 0x00	; 0
     844:	30 e0       	ldi	r19, 0x00	; 0
     846:	02 c0       	rjmp	.+4      	; 0x84c <leapyear+0x34>
     848:	21 e0       	ldi	r18, 0x01	; 1
     84a:	30 e0       	ldi	r19, 0x00	; 0
}
     84c:	82 2f       	mov	r24, r18
     84e:	08 95       	ret

00000850 <monthlen>:

const char mon_tbl[] PROGMEM = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
PGM_P const mon_tbl_p PROGMEM = mon_tbl;

uint8_t monthlen(uint8_t y, uint8_t m) {
     850:	cf 93       	push	r28
     852:	df 93       	push	r29
     854:	0f 92       	push	r0
     856:	cd b7       	in	r28, 0x3d	; 61
     858:	de b7       	in	r29, 0x3e	; 62
	uint8_t ml;
	if (m == 2 && leapyear(y+2000))
     85a:	62 30       	cpi	r22, 0x02	; 2
     85c:	49 f4       	brne	.+18     	; 0x870 <monthlen+0x20>
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	80 53       	subi	r24, 0x30	; 48
     862:	98 4f       	sbci	r25, 0xF8	; 248
     864:	69 83       	std	Y+1, r22	; 0x01
     866:	0e 94 0c 04 	call	0x818	; 0x818 <leapyear>
     86a:	69 81       	ldd	r22, Y+1	; 0x01
     86c:	88 23       	and	r24, r24
     86e:	31 f4       	brne	.+12     	; 0x87c <monthlen+0x2c>
		ml = 29;
	else
		ml = pgm_read_byte(mon_tbl_p + (m-1));
     870:	e6 2f       	mov	r30, r22
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	e7 5b       	subi	r30, 0xB7	; 183
     876:	fe 4f       	sbci	r31, 0xFE	; 254
     878:	84 91       	lpm	r24, Z
     87a:	01 c0       	rjmp	.+2      	; 0x87e <monthlen+0x2e>
PGM_P const mon_tbl_p PROGMEM = mon_tbl;

uint8_t monthlen(uint8_t y, uint8_t m) {
	uint8_t ml;
	if (m == 2 && leapyear(y+2000))
		ml = 29;
     87c:	8d e1       	ldi	r24, 0x1D	; 29
	else
		ml = pgm_read_byte(mon_tbl_p + (m-1));
	return ml;
}
     87e:	0f 90       	pop	r0
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	08 95       	ret

00000886 <dst>:
#define October 10
#define November 11

// Returns 1 if specified point in time is subject to
// daylight savings' time, 0 otherwise.
uint8_t dst (uint8_t y, uint8_t m, uint8_t d, uint8_t h) {
     886:	cf 93       	push	r28
     888:	df 93       	push	r29
     88a:	d4 2f       	mov	r29, r20
     88c:	c2 2f       	mov	r28, r18
	uint8_t day;
	
	if (!flag(f_dst_enable)) return 0;
     88e:	90 91 46 01 	lds	r25, 0x0146
     892:	93 ff       	sbrs	r25, 3
     894:	40 c0       	rjmp	.+128    	; 0x916 <__stack+0x17>
	
	if (region == REGION_US) {
     896:	20 91 14 01 	lds	r18, 0x0114
     89a:	96 2f       	mov	r25, r22
     89c:	94 50       	subi	r25, 0x04	; 4
     89e:	22 23       	and	r18, r18
     8a0:	81 f4       	brne	.+32     	; 0x8c2 <dst+0x3c>
		if (March < m && m < November)
     8a2:	97 30       	cpi	r25, 0x07	; 7
     8a4:	b0 f1       	brcs	.+108    	; 0x912 <__stack+0x13>
			return 1;
		else if (m == March) {
     8a6:	63 30       	cpi	r22, 0x03	; 3
     8a8:	29 f4       	brne	.+10     	; 0x8b4 <dst+0x2e>
			day = 14 - dow (y, March, 14);	// 2nd Sunday
     8aa:	4e e0       	ldi	r20, 0x0E	; 14
     8ac:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
     8b0:	9e e0       	ldi	r25, 0x0E	; 14
     8b2:	0f c0       	rjmp	.+30     	; 0x8d2 <dst+0x4c>
			return (d > day) || ((d == day) && (h > 1));
		} else if (m == November) {
     8b4:	6b 30       	cpi	r22, 0x0B	; 11
     8b6:	79 f5       	brne	.+94     	; 0x916 <__stack+0x17>
			day = 7 - dow (y, November, 7);	// 1st Sunday
     8b8:	47 e0       	ldi	r20, 0x07	; 7
     8ba:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
     8be:	97 e0       	ldi	r25, 0x07	; 7
     8c0:	18 c0       	rjmp	.+48     	; 0x8f2 <dst+0x6c>
			return (d < day) || ((d == day) && (h < 1));
		} else
			return 0;
	} else {
		// European transition hour may be off, depending on timezone and country
		if (March < m && m < October)
     8c2:	96 30       	cpi	r25, 0x06	; 6
     8c4:	30 f1       	brcs	.+76     	; 0x912 <__stack+0x13>
			return 1;
		else if (m == March) {
     8c6:	63 30       	cpi	r22, 0x03	; 3
     8c8:	71 f4       	brne	.+28     	; 0x8e6 <dst+0x60>
			day = 31 - dow (y, March, 31);	// last Sunday
     8ca:	4f e1       	ldi	r20, 0x1F	; 31
     8cc:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
     8d0:	9f e1       	ldi	r25, 0x1F	; 31
     8d2:	98 1b       	sub	r25, r24
			return (d > day) || ((d == day) && (h > 1));
     8d4:	9d 17       	cp	r25, r29
     8d6:	b8 f0       	brcs	.+46     	; 0x906 <__stack+0x7>
     8d8:	d9 17       	cp	r29, r25
     8da:	c1 f4       	brne	.+48     	; 0x90c <__stack+0xd>
#define October 10
#define November 11

// Returns 1 if specified point in time is subject to
// daylight savings' time, 0 otherwise.
uint8_t dst (uint8_t y, uint8_t m, uint8_t d, uint8_t h) {
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	90 e0       	ldi	r25, 0x00	; 0
     8e0:	c2 30       	cpi	r28, 0x02	; 2
     8e2:	d0 f4       	brcc	.+52     	; 0x918 <__stack+0x19>
     8e4:	13 c0       	rjmp	.+38     	; 0x90c <__stack+0xd>
		if (March < m && m < October)
			return 1;
		else if (m == March) {
			day = 31 - dow (y, March, 31);	// last Sunday
			return (d > day) || ((d == day) && (h > 1));
		} else if (m == October) {
     8e6:	6a 30       	cpi	r22, 0x0A	; 10
     8e8:	b1 f4       	brne	.+44     	; 0x916 <__stack+0x17>
			day = 31 - dow (y, October, 31);	// last Sunday
     8ea:	4f e1       	ldi	r20, 0x1F	; 31
     8ec:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
     8f0:	9f e1       	ldi	r25, 0x1F	; 31
     8f2:	98 1b       	sub	r25, r24
			return (d < day) || ((d == day) && (h < 1));
     8f4:	d9 17       	cp	r29, r25
     8f6:	38 f0       	brcs	.+14     	; 0x906 <__stack+0x7>
     8f8:	d9 17       	cp	r29, r25
     8fa:	41 f4       	brne	.+16     	; 0x90c <__stack+0xd>
#define October 10
#define November 11

// Returns 1 if specified point in time is subject to
// daylight savings' time, 0 otherwise.
uint8_t dst (uint8_t y, uint8_t m, uint8_t d, uint8_t h) {
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	cc 23       	and	r28, r28
     902:	51 f0       	breq	.+20     	; 0x918 <__stack+0x19>
     904:	03 c0       	rjmp	.+6      	; 0x90c <__stack+0xd>
		else if (m == March) {
			day = 31 - dow (y, March, 31);	// last Sunday
			return (d > day) || ((d == day) && (h > 1));
		} else if (m == October) {
			day = 31 - dow (y, October, 31);	// last Sunday
			return (d < day) || ((d == day) && (h < 1));
     906:	81 e0       	ldi	r24, 0x01	; 1
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	06 c0       	rjmp	.+12     	; 0x918 <__stack+0x19>
     90c:	80 e0       	ldi	r24, 0x00	; 0
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	03 c0       	rjmp	.+6      	; 0x918 <__stack+0x19>
		} else
			return 0;
	} else {
		// European transition hour may be off, depending on timezone and country
		if (March < m && m < October)
			return 1;
     912:	81 e0       	ldi	r24, 0x01	; 1
     914:	01 c0       	rjmp	.+2      	; 0x918 <__stack+0x19>
// Returns 1 if specified point in time is subject to
// daylight savings' time, 0 otherwise.
uint8_t dst (uint8_t y, uint8_t m, uint8_t d, uint8_t h) {
	uint8_t day;
	
	if (!flag(f_dst_enable)) return 0;
     916:	80 e0       	ldi	r24, 0x00	; 0
			day = 31 - dow (y, October, 31);	// last Sunday
			return (d < day) || ((d == day) && (h < 1));
		} else
			return 0;		
	}
}
     918:	df 91       	pop	r29
     91a:	cf 91       	pop	r28
     91c:	08 95       	ret

0000091e <init_clock>:


/**************************** INITIALIZATION *****************************/


void init_clock(void) {
     91e:	cf 93       	push	r28
     920:	df 93       	push	r29
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
     926:	27 97       	sbiw	r28, 0x07	; 7
     928:	0f b6       	in	r0, 0x3f	; 63
     92a:	f8 94       	cli
     92c:	de bf       	out	0x3e, r29	; 62
     92e:	0f be       	out	0x3f, r0	; 63
     930:	cd bf       	out	0x3d, r28	; 61
	uint8_t dt[7];
	uint8_t i;
	
	// Initialize Daylight Saving Time enable
	if (eeprom_read_byte ((uint8_t *)EE_DST))
     932:	8d e0       	ldi	r24, 0x0D	; 13
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
     93a:	88 23       	and	r24, r24
     93c:	21 f0       	breq	.+8      	; 0x946 <init_clock+0x28>
		set_flag(f_dst_enable);
     93e:	80 91 46 01 	lds	r24, 0x0146
     942:	88 60       	ori	r24, 0x08	; 8
     944:	03 c0       	rjmp	.+6      	; 0x94c <init_clock+0x2e>
	else
		clr_flag(f_dst_enable);
     946:	80 91 46 01 	lds	r24, 0x0146
     94a:	87 7f       	andi	r24, 0xF7	; 247
     94c:	80 93 46 01 	sts	0x0146, r24
	
	// Read check values from ChronoDot alarm fields
	twiReadRegN(0xd0, 0x07, 7, dt);
     950:	80 ed       	ldi	r24, 0xD0	; 208
     952:	67 e0       	ldi	r22, 0x07	; 7
     954:	47 e0       	ldi	r20, 0x07	; 7
     956:	9e 01       	movw	r18, r28
     958:	2f 5f       	subi	r18, 0xFF	; 255
     95a:	3f 4f       	sbci	r19, 0xFF	; 255
     95c:	0e 94 10 12 	call	0x2420	; 0x2420 <twiReadRegN>
     960:	fe 01       	movw	r30, r28
     962:	31 96       	adiw	r30, 0x01	; 1
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i < 7; i++)
		if (dt[i] != i+1) break;
     968:	21 91       	ld	r18, Z+
     96a:	01 96       	adiw	r24, 0x01	; 1
     96c:	30 e0       	ldi	r19, 0x00	; 0
     96e:	28 17       	cp	r18, r24
     970:	39 07       	cpc	r19, r25
     972:	21 f4       	brne	.+8      	; 0x97c <init_clock+0x5e>
	else
		clr_flag(f_dst_enable);
	
	// Read check values from ChronoDot alarm fields
	twiReadRegN(0xd0, 0x07, 7, dt);
	for (i = 0; i < 7; i++)
     974:	87 30       	cpi	r24, 0x07	; 7
     976:	91 05       	cpc	r25, r1
     978:	b9 f7       	brne	.-18     	; 0x968 <init_clock+0x4a>
     97a:	63 c0       	rjmp	.+198    	; 0xa42 <init_clock+0x124>
		if (dt[i] != i+1) break;
	if (i != 7) {
		DEBUGP("ChronoDot check failed!");
     97c:	8f ec       	ldi	r24, 0xCF	; 207
     97e:	92 e0       	ldi	r25, 0x02	; 2
     980:	61 e0       	ldi	r22, 0x01	; 1
     982:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
		set_flag (f_timeunknown);	// let customer know time needs setting
     986:	80 91 46 01 	lds	r24, 0x0146
     98a:	82 60       	ori	r24, 0x02	; 2
     98c:	4f c0       	rjmp	.+158    	; 0xa2c <init_clock+0x10e>
	} else {
		// Sync to start of ChronoDot second
		cli();
		
		time_s = twiReadReg(0xd0, 0x00);
		do twiReadRegN(0xd0, 0x00, 7, dt); while (dt[0] == time_s);
     98e:	80 ed       	ldi	r24, 0xD0	; 208
     990:	60 e0       	ldi	r22, 0x00	; 0
     992:	47 e0       	ldi	r20, 0x07	; 7
     994:	9e 01       	movw	r18, r28
     996:	2f 5f       	subi	r18, 0xFF	; 255
     998:	3f 4f       	sbci	r19, 0xFF	; 255
     99a:	0e 94 10 12 	call	0x2420	; 0x2420 <twiReadRegN>
     99e:	80 91 42 01 	lds	r24, 0x0142
     9a2:	99 81       	ldd	r25, Y+1	; 0x01
     9a4:	98 17       	cp	r25, r24
     9a6:	99 f3       	breq	.-26     	; 0x98e <init_clock+0x70>

		// Zero T/C2 to sync AVR to start of seconds
		GTCCR |= _BV(PSRASY) | _BV(TSM);
     9a8:	83 b5       	in	r24, 0x23	; 35
     9aa:	82 68       	ori	r24, 0x82	; 130
     9ac:	83 bd       	out	0x23, r24	; 35
		TCNT2 = 0;		
     9ae:	10 92 b2 00 	sts	0x00B2, r1
		GTCCR &= ~_BV(TSM);
     9b2:	83 b5       	in	r24, 0x23	; 35
     9b4:	8f 77       	andi	r24, 0x7F	; 127
     9b6:	83 bd       	out	0x23, r24	; 35
		
		time_s = bcd2b (dt[0]);		// BCD to binary decode
     9b8:	89 81       	ldd	r24, Y+1	; 0x01
     9ba:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9be:	80 93 42 01 	sts	0x0142, r24
		time_m = bcd2b (dt[1]);
     9c2:	8a 81       	ldd	r24, Y+2	; 0x02
     9c4:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9c8:	80 93 35 01 	sts	0x0135, r24
		time_h = bcd2b (dt[2] & 0x3f);
     9cc:	8b 81       	ldd	r24, Y+3	; 0x03
     9ce:	8f 73       	andi	r24, 0x3F	; 63
     9d0:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9d4:	80 93 15 01 	sts	0x0115, r24

		date_d = bcd2b (dt[4]);
     9d8:	8d 81       	ldd	r24, Y+5	; 0x05
     9da:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9de:	80 93 29 01 	sts	0x0129, r24
		date_m = bcd2b (dt[5] & 0x1f);
     9e2:	8e 81       	ldd	r24, Y+6	; 0x06
     9e4:	8f 71       	andi	r24, 0x1F	; 31
     9e6:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9ea:	80 93 3e 01 	sts	0x013E, r24
		//date_y = bcd2b (dt[6]);
		date_y = bcd2b (dt[6] + 1970);
     9ee:	8f 81       	ldd	r24, Y+7	; 0x07
     9f0:	8e 54       	subi	r24, 0x4E	; 78
     9f2:	0e 94 b9 02 	call	0x572	; 0x572 <bcd2b>
     9f6:	80 93 19 01 	sts	0x0119, r24
		
		sei();
     9fa:	78 94       	sei

		clr_flag (f_timeunknown);
     9fc:	80 91 46 01 	lds	r24, 0x0146
     a00:	8d 7f       	andi	r24, 0xFD	; 253
     a02:	80 93 46 01 	sts	0x0146, r24
		
		// Initialize DST now since it is only done at top of hour
		set_dst_offset (date_y, date_m, date_d, time_h);
     a06:	80 91 19 01 	lds	r24, 0x0119
     a0a:	60 91 3e 01 	lds	r22, 0x013E
     a0e:	40 91 29 01 	lds	r20, 0x0129
     a12:	20 91 15 01 	lds	r18, 0x0115
#define set_flag(n) flags |= _BV(n)
#define clr_flag(n) flags &= ~_BV(n)

inline void set_dst_offset (uint8_t y, uint8_t m, uint8_t d, uint8_t h)
{
	if (dst (y, m, d, h))
     a16:	0e 94 43 04 	call	0x886	; 0x886 <dst>
     a1a:	88 23       	and	r24, r24
     a1c:	21 f0       	breq	.+8      	; 0xa26 <init_clock+0x108>
		set_flag (f_dst_offset);
     a1e:	80 91 46 01 	lds	r24, 0x0146
     a22:	81 60       	ori	r24, 0x01	; 1
     a24:	03 c0       	rjmp	.+6      	; 0xa2c <init_clock+0x10e>
	else
		clr_flag (f_dst_offset);
     a26:	80 91 46 01 	lds	r24, 0x0146
     a2a:	8e 7f       	andi	r24, 0xFE	; 254
     a2c:	80 93 46 01 	sts	0x0146, r24
		
		// Initialize DST now since it is only done at top of hour
		set_dst_offset (date_y, date_m, date_d, time_h);

	}
}
     a30:	27 96       	adiw	r28, 0x07	; 7
     a32:	0f b6       	in	r0, 0x3f	; 63
     a34:	f8 94       	cli
     a36:	de bf       	out	0x3e, r29	; 62
     a38:	0f be       	out	0x3f, r0	; 63
     a3a:	cd bf       	out	0x3d, r28	; 61
     a3c:	df 91       	pop	r29
     a3e:	cf 91       	pop	r28
     a40:	08 95       	ret
	if (i != 7) {
		DEBUGP("ChronoDot check failed!");
		set_flag (f_timeunknown);	// let customer know time needs setting
	} else {
		// Sync to start of ChronoDot second
		cli();
     a42:	f8 94       	cli
		
		time_s = twiReadReg(0xd0, 0x00);
     a44:	80 ed       	ldi	r24, 0xD0	; 208
     a46:	60 e0       	ldi	r22, 0x00	; 0
     a48:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <twiReadReg>
     a4c:	80 93 42 01 	sts	0x0142, r24
     a50:	9e cf       	rjmp	.-196    	; 0x98e <init_clock+0x70>

00000a52 <__vector_9>:
	PORTB &= ~_BV(SPK1) & ~_BV(SPK2);	// turn speaker off
}

// Timer 2 overflow -- master time base -- this goes off once a second
ISR (TIMER2_OVF_vect, ISR_NOBLOCK) 
{
     a52:	78 94       	sei
     a54:	1f 92       	push	r1
     a56:	0f 92       	push	r0
     a58:	0f b6       	in	r0, 0x3f	; 63
     a5a:	0f 92       	push	r0
     a5c:	11 24       	eor	r1, r1
     a5e:	2f 93       	push	r18
     a60:	3f 93       	push	r19
     a62:	4f 93       	push	r20
     a64:	5f 93       	push	r21
     a66:	6f 93       	push	r22
     a68:	7f 93       	push	r23
     a6a:	8f 93       	push	r24
     a6c:	9f 93       	push	r25
     a6e:	af 93       	push	r26
     a70:	bf 93       	push	r27
     a72:	cf 93       	push	r28
     a74:	ef 93       	push	r30
     a76:	ff 93       	push	r31
	set_flag (f_display_update);	// Notify main loop of change in time
     a78:	80 91 46 01 	lds	r24, 0x0146
     a7c:	80 61       	ori	r24, 0x10	; 16
     a7e:	80 93 46 01 	sts	0x0146, r24
	time_s++;				// One second has gone by
     a82:	80 91 42 01 	lds	r24, 0x0142
     a86:	8f 5f       	subi	r24, 0xFF	; 255
     a88:	80 93 42 01 	sts	0x0142, r24

	if (time_s >= 60) {
     a8c:	80 91 42 01 	lds	r24, 0x0142
     a90:	8c 33       	cpi	r24, 0x3C	; 60
     a92:	70 f1       	brcs	.+92     	; 0xaf0 <__vector_9+0x9e>
		// a minute!
		uint8_t h = (time_h + flag(f_dst_offset)) % 24;		// DST-adjusted hour
     a94:	30 91 15 01 	lds	r19, 0x0115
     a98:	80 91 46 01 	lds	r24, 0x0146
		
		time_s = 0;
     a9c:	10 92 42 01 	sts	0x0142, r1
		time_m++;
     aa0:	90 91 35 01 	lds	r25, 0x0135
     aa4:	9f 5f       	subi	r25, 0xFF	; 255
     aa6:	90 93 35 01 	sts	0x0135, r25

		if (flag(f_alarm_on) && (alarm_h == h) && (alarm_m == time_m)) {
     aaa:	90 91 46 01 	lds	r25, 0x0146
     aae:	96 ff       	sbrs	r25, 6
     ab0:	1f c0       	rjmp	.+62     	; 0xaf0 <__vector_9+0x9e>
     ab2:	20 91 38 01 	lds	r18, 0x0138
	set_flag (f_display_update);	// Notify main loop of change in time
	time_s++;				// One second has gone by

	if (time_s >= 60) {
		// a minute!
		uint8_t h = (time_h + flag(f_dst_offset)) % 24;		// DST-adjusted hour
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	81 70       	andi	r24, 0x01	; 1
     aba:	90 70       	andi	r25, 0x00	; 0
     abc:	83 0f       	add	r24, r19
     abe:	91 1d       	adc	r25, r1
     ac0:	68 e1       	ldi	r22, 0x18	; 24
     ac2:	70 e0       	ldi	r23, 0x00	; 0
     ac4:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
		
		time_s = 0;
		time_m++;

		if (flag(f_alarm_on) && (alarm_h == h) && (alarm_m == time_m)) {
     ac8:	28 17       	cp	r18, r24
     aca:	91 f4       	brne	.+36     	; 0xaf0 <__vector_9+0x9e>
     acc:	90 91 1a 01 	lds	r25, 0x011A
     ad0:	80 91 35 01 	lds	r24, 0x0135
     ad4:	98 17       	cp	r25, r24
     ad6:	61 f4       	brne	.+24     	; 0xaf0 <__vector_9+0x9e>
			alarming = 1;	// Sound the alarm
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	80 93 3a 01 	sts	0x013A, r24
			snoozetimer = 0;
     ade:	10 92 44 01 	sts	0x0144, r1
     ae2:	10 92 43 01 	sts	0x0143, r1
			TCCR1A &= ~_BV(COM1A1);		// start at low volume
     ae6:	80 91 80 00 	lds	r24, 0x0080
     aea:	8f 77       	andi	r24, 0x7F	; 127
     aec:	80 93 80 00 	sts	0x0080, r24
		}
	}

	if (time_m >= 60) {
     af0:	80 91 35 01 	lds	r24, 0x0135
     af4:	8c 33       	cpi	r24, 0x3C	; 60
     af6:	e0 f0       	brcs	.+56     	; 0xb30 <__vector_9+0xde>
		// an hour...
		time_m = 0;
     af8:	10 92 35 01 	sts	0x0135, r1
		time_h++;
     afc:	80 91 15 01 	lds	r24, 0x0115
     b00:	8f 5f       	subi	r24, 0xFF	; 255
     b02:	80 93 15 01 	sts	0x0115, r24
		
		set_dst_offset (date_y, date_m, date_d, time_h);	// re-calculate DST each hour
     b06:	80 91 19 01 	lds	r24, 0x0119
     b0a:	60 91 3e 01 	lds	r22, 0x013E
     b0e:	40 91 29 01 	lds	r20, 0x0129
     b12:	20 91 15 01 	lds	r18, 0x0115
#define set_flag(n) flags |= _BV(n)
#define clr_flag(n) flags &= ~_BV(n)

inline void set_dst_offset (uint8_t y, uint8_t m, uint8_t d, uint8_t h)
{
	if (dst (y, m, d, h))
     b16:	0e 94 43 04 	call	0x886	; 0x886 <dst>
     b1a:	88 23       	and	r24, r24
     b1c:	21 f0       	breq	.+8      	; 0xb26 <__vector_9+0xd4>
		set_flag (f_dst_offset);
     b1e:	80 91 46 01 	lds	r24, 0x0146
     b22:	81 60       	ori	r24, 0x01	; 1
     b24:	03 c0       	rjmp	.+6      	; 0xb2c <__vector_9+0xda>
	else
		clr_flag (f_dst_offset);
     b26:	80 91 46 01 	lds	r24, 0x0146
     b2a:	8e 7f       	andi	r24, 0xFE	; 254
     b2c:	80 93 46 01 	sts	0x0146, r24
		time_h++;
		
		set_dst_offset (date_y, date_m, date_d, time_h);	// re-calculate DST each hour
	}

	if (time_h >= 24) {
     b30:	80 91 15 01 	lds	r24, 0x0115
     b34:	88 31       	cpi	r24, 0x18	; 24
     b36:	38 f0       	brcs	.+14     	; 0xb46 <__vector_9+0xf4>
		// a day....
		time_h = 0;
     b38:	10 92 15 01 	sts	0x0115, r1
		date_d++;
     b3c:	80 91 29 01 	lds	r24, 0x0129
     b40:	8f 5f       	subi	r24, 0xFF	; 255
     b42:	80 93 29 01 	sts	0x0129, r24
	}

	if (date_d > monthlen(date_y, date_m)) {
     b46:	c0 91 29 01 	lds	r28, 0x0129
     b4a:	80 91 19 01 	lds	r24, 0x0119
     b4e:	60 91 3e 01 	lds	r22, 0x013E
     b52:	0e 94 28 04 	call	0x850	; 0x850 <monthlen>
     b56:	8c 17       	cp	r24, r28
     b58:	40 f4       	brcc	.+16     	; 0xb6a <__vector_9+0x118>
		// a full month!
		date_d = 1;
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	80 93 29 01 	sts	0x0129, r24
		date_m++;
     b60:	80 91 3e 01 	lds	r24, 0x013E
     b64:	8f 5f       	subi	r24, 0xFF	; 255
     b66:	80 93 3e 01 	sts	0x013E, r24
	}
	
	if (date_m > 12) {
     b6a:	80 91 3e 01 	lds	r24, 0x013E
     b6e:	8d 30       	cpi	r24, 0x0D	; 13
     b70:	40 f0       	brcs	.+16     	; 0xb82 <__vector_9+0x130>
		// HAPPY NEW YEAR!
		date_y++;
     b72:	80 91 19 01 	lds	r24, 0x0119
     b76:	8f 5f       	subi	r24, 0xFF	; 255
     b78:	80 93 19 01 	sts	0x0119, r24
		date_m = 1;
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	80 93 3e 01 	sts	0x013E, r24
	}
	
	// Various countdown timers with 1-second clock rate
	if (snoozetimer)		snoozetimer--;
     b82:	80 91 43 01 	lds	r24, 0x0143
     b86:	90 91 44 01 	lds	r25, 0x0144
     b8a:	00 97       	sbiw	r24, 0x00	; 0
     b8c:	29 f0       	breq	.+10     	; 0xb98 <__vector_9+0x146>
     b8e:	01 97       	sbiw	r24, 0x01	; 1
     b90:	90 93 44 01 	sts	0x0144, r25
     b94:	80 93 43 01 	sts	0x0143, r24
	if (timeoutcounter)		timeoutcounter--;
     b98:	80 91 40 01 	lds	r24, 0x0140
     b9c:	90 91 41 01 	lds	r25, 0x0141
     ba0:	00 97       	sbiw	r24, 0x00	; 0
     ba2:	29 f0       	breq	.+10     	; 0xbae <__vector_9+0x15c>
     ba4:	01 97       	sbiw	r24, 0x01	; 1
     ba6:	90 93 41 01 	sts	0x0141, r25
     baa:	80 93 40 01 	sts	0x0140, r24
}
     bae:	ff 91       	pop	r31
     bb0:	ef 91       	pop	r30
     bb2:	cf 91       	pop	r28
     bb4:	bf 91       	pop	r27
     bb6:	af 91       	pop	r26
     bb8:	9f 91       	pop	r25
     bba:	8f 91       	pop	r24
     bbc:	7f 91       	pop	r23
     bbe:	6f 91       	pop	r22
     bc0:	5f 91       	pop	r21
     bc2:	4f 91       	pop	r20
     bc4:	3f 91       	pop	r19
     bc6:	2f 91       	pop	r18
     bc8:	0f 90       	pop	r0
     bca:	0f be       	out	0x3f, r0	; 63
     bcc:	0f 90       	pop	r0
     bce:	1f 90       	pop	r1
     bd0:	18 95       	reti

00000bd2 <display_clear>:

/**************************** DISPLAY *****************************/

void display_clear(void)
{
	memset (display, 0, DISPLAYSIZE);
     bd2:	89 e0       	ldi	r24, 0x09	; 9
     bd4:	ea e2       	ldi	r30, 0x2A	; 42
     bd6:	f1 e0       	ldi	r31, 0x01	; 1
     bd8:	df 01       	movw	r26, r30
     bda:	1d 92       	st	X+, r1
     bdc:	8a 95       	dec	r24
     bde:	e9 f7       	brne	.-6      	; 0xbda <display_clear+0x8>
	DEBUGP("c")
     be0:	8a ef       	ldi	r24, 0xFA	; 250
     be2:	92 e0       	ldi	r25, 0x02	; 2
     be4:	61 e0       	ldi	r22, 0x01	; 1
     be6:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
}
     bea:	08 95       	ret

00000bec <display_time>:
	display_str (d);
}
*/

// This displays a time on the clock
void display_time(uint8_t h, uint8_t m, uint8_t s) {
     bec:	28 2f       	mov	r18, r24
     bee:	36 2f       	mov	r19, r22
     bf0:	84 2f       	mov	r24, r20
	 * 	8		32
	 * 		16			1
	 */

	// seconds and minutes are at the end
	display[8] =  pgm_read_byte(numbertable_p + (s % 10));
     bf2:	6a e0       	ldi	r22, 0x0A	; 10
     bf4:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     bf8:	e9 2f       	mov	r30, r25
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	ec 52       	subi	r30, 0x2C	; 44
     bfe:	fe 4f       	sbci	r31, 0xFE	; 254
     c00:	e4 91       	lpm	r30, Z
     c02:	e0 93 32 01 	sts	0x0132, r30
	display[7] =  pgm_read_byte(numbertable_p + (s / 10));
     c06:	e8 2f       	mov	r30, r24
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	ec 52       	subi	r30, 0x2C	; 44
     c0c:	fe 4f       	sbci	r31, 0xFE	; 254
     c0e:	e4 91       	lpm	r30, Z
     c10:	e0 93 31 01 	sts	0x0131, r30

	switch(s % 10) {
     c14:	93 30       	cpi	r25, 0x03	; 3
     c16:	c1 f0       	breq	.+48     	; 0xc48 <display_time+0x5c>
     c18:	94 30       	cpi	r25, 0x04	; 4
     c1a:	28 f4       	brcc	.+10     	; 0xc26 <display_time+0x3a>
     c1c:	91 30       	cpi	r25, 0x01	; 1
     c1e:	81 f0       	breq	.+32     	; 0xc40 <display_time+0x54>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	50 f4       	brcc	.+20     	; 0xc38 <display_time+0x4c>
     c24:	07 c0       	rjmp	.+14     	; 0xc34 <display_time+0x48>
     c26:	95 30       	cpi	r25, 0x05	; 5
     c28:	59 f0       	breq	.+22     	; 0xc40 <display_time+0x54>
     c2a:	95 30       	cpi	r25, 0x05	; 5
     c2c:	38 f0       	brcs	.+14     	; 0xc3c <display_time+0x50>
     c2e:	96 30       	cpi	r25, 0x06	; 6
     c30:	59 f4       	brne	.+22     	; 0xc48 <display_time+0x5c>
     c32:	08 c0       	rjmp	.+16     	; 0xc44 <display_time+0x58>
		case 0:
			display[3] = 0x08;
     c34:	88 e0       	ldi	r24, 0x08	; 8
     c36:	09 c0       	rjmp	.+18     	; 0xc4a <display_time+0x5e>
		case 1:
			display[3] = 0x02;
			display[6] = 0x02;
			break;
		case 2:
			display[3] = 0x40;
     c38:	80 e4       	ldi	r24, 0x40	; 64
     c3a:	07 c0       	rjmp	.+14     	; 0xc4a <display_time+0x5e>
		case 3:
			display[3] = 0x80;
			display[6] = 0x80;
			break;
		case 4:
			display[3] = 0x04;
     c3c:	84 e0       	ldi	r24, 0x04	; 4
     c3e:	05 c0       	rjmp	.+10     	; 0xc4a <display_time+0x5e>
			display[6] = 0x04;
			break;
		case 5:
			display[3] = 0x02;
     c40:	82 e0       	ldi	r24, 0x02	; 2
     c42:	03 c0       	rjmp	.+6      	; 0xc4a <display_time+0x5e>
			display[6] = 0x02;
			break;
		case 6:
			display[3] = 0x20;
     c44:	80 e2       	ldi	r24, 0x20	; 32
     c46:	01 c0       	rjmp	.+2      	; 0xc4a <display_time+0x5e>
			display[6] = 0x10;
		case 8:
			display[3] = 0x02;
			display[6] = 0x02;
		default:
			display[3] = 0x80;
     c48:	80 e8       	ldi	r24, 0x80	; 128
     c4a:	80 93 2d 01 	sts	0x012D, r24
			display[6] = 0x80;
     c4e:	80 93 30 01 	sts	0x0130, r24
		secondDisp+=1;
	}
	*/


	display[5] =  pgm_read_byte(numbertable_p + (m % 10));
     c52:	4a e0       	ldi	r20, 0x0A	; 10
     c54:	83 2f       	mov	r24, r19
     c56:	64 2f       	mov	r22, r20
     c58:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     c5c:	e9 2f       	mov	r30, r25
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	ec 52       	subi	r30, 0x2C	; 44
     c62:	fe 4f       	sbci	r31, 0xFE	; 254
     c64:	e4 91       	lpm	r30, Z
     c66:	e0 93 2f 01 	sts	0x012F, r30
	display[4] =  pgm_read_byte(numbertable_p + (m / 10)); 
     c6a:	e8 2f       	mov	r30, r24
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	ec 52       	subi	r30, 0x2C	; 44
     c70:	fe 4f       	sbci	r31, 0xFE	; 254
     c72:	e4 91       	lpm	r30, Z
     c74:	e0 93 2e 01 	sts	0x012E, r30


	// check euro (24h) or US (12h) style time
	if (region == REGION_US) {
     c78:	80 91 14 01 	lds	r24, 0x0114
     c7c:	88 23       	and	r24, r24
     c7e:	11 f5       	brne	.+68     	; 0xcc4 <display_time+0xd8>
		display[2] =  pgm_read_byte(numbertable_p + ( (((h+11)%12)+1) % 10));
     c80:	82 2f       	mov	r24, r18
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	0b 96       	adiw	r24, 0x0b	; 11
     c86:	6c e0       	ldi	r22, 0x0C	; 12
     c88:	70 e0       	ldi	r23, 0x00	; 0
     c8a:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	6a e0       	ldi	r22, 0x0A	; 10
     c92:	70 e0       	ldi	r23, 0x00	; 0
     c94:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
     c98:	fc 01       	movw	r30, r24
     c9a:	ec 52       	subi	r30, 0x2C	; 44
     c9c:	fe 4f       	sbci	r31, 0xFE	; 254
     c9e:	e4 91       	lpm	r30, Z
     ca0:	e0 93 2c 01 	sts	0x012C, r30
		display[1] =  pgm_read_byte(numbertable_p + ( (((h+11)%12)+1) / 10));
     ca4:	6c 52       	subi	r22, 0x2C	; 44
     ca6:	7e 4f       	sbci	r23, 0xFE	; 254
     ca8:	fb 01       	movw	r30, r22
     caa:	64 91       	lpm	r22, Z
     cac:	60 93 2b 01 	sts	0x012B, r22

		// We use the '*' as an am/pm notice
		if (h >= 12)
			display[0] |= 0x1;  // 'pm' notice
     cb0:	80 91 2a 01 	lds	r24, 0x012A
	if (region == REGION_US) {
		display[2] =  pgm_read_byte(numbertable_p + ( (((h+11)%12)+1) % 10));
		display[1] =  pgm_read_byte(numbertable_p + ( (((h+11)%12)+1) / 10));

		// We use the '*' as an am/pm notice
		if (h >= 12)
     cb4:	2c 30       	cpi	r18, 0x0C	; 12
     cb6:	10 f0       	brcs	.+4      	; 0xcbc <display_time+0xd0>
			display[0] |= 0x1;  // 'pm' notice
     cb8:	81 60       	ori	r24, 0x01	; 1
     cba:	01 c0       	rjmp	.+2      	; 0xcbe <display_time+0xd2>
		else 
			display[0] &= ~0x1;  // 'pm' notice
     cbc:	8e 7f       	andi	r24, 0xFE	; 254
     cbe:	80 93 2a 01 	sts	0x012A, r24
     cc2:	08 95       	ret
	} else {
		display[2] =  pgm_read_byte(numbertable_p + ( (h%24) % 10));
     cc4:	82 2f       	mov	r24, r18
     cc6:	68 e1       	ldi	r22, 0x18	; 24
     cc8:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     ccc:	89 2f       	mov	r24, r25
     cce:	64 2f       	mov	r22, r20
     cd0:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
     cd4:	e9 2f       	mov	r30, r25
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	ec 52       	subi	r30, 0x2C	; 44
     cda:	fe 4f       	sbci	r31, 0xFE	; 254
     cdc:	e4 91       	lpm	r30, Z
     cde:	e0 93 2c 01 	sts	0x012C, r30
		display[1] =  pgm_read_byte(numbertable_p + ( (h%24) / 10));
     ce2:	e8 2f       	mov	r30, r24
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	ec 52       	subi	r30, 0x2C	; 44
     ce8:	fe 4f       	sbci	r31, 0xFE	; 254
     cea:	e4 91       	lpm	r30, Z
     cec:	e0 93 2b 01 	sts	0x012B, r30
     cf0:	08 95       	ret

00000cf2 <display_char>:
// Set bit 7 to turn on decimal point
void display_char (char c, uint8_t pos)
{
	uint8_t dp = 0;
	
	if (c & _BV(7)) {
     cf2:	87 ff       	sbrs	r24, 7
     cf4:	03 c0       	rjmp	.+6      	; 0xcfc <display_char+0xa>
		// if top bit set, turn on decimal point
		c &= 0x7f;
     cf6:	8f 77       	andi	r24, 0x7F	; 127
		dp = 0x01;
     cf8:	91 e0       	ldi	r25, 0x01	; 1
     cfa:	01 c0       	rjmp	.+2      	; 0xcfe <display_char+0xc>

// Numbers and letters are looked up in the font table!
// Set bit 7 to turn on decimal point
void display_char (char c, uint8_t pos)
{
	uint8_t dp = 0;
     cfc:	90 e0       	ldi	r25, 0x00	; 0
	if (c & _BV(7)) {
		// if top bit set, turn on decimal point
		c &= 0x7f;
		dp = 0x01;
	}
	if (('a' <= c) && (c <= 'z')) {
     cfe:	28 2f       	mov	r18, r24
     d00:	21 56       	subi	r18, 0x61	; 97
     d02:	2a 31       	cpi	r18, 0x1A	; 26
     d04:	28 f4       	brcc	.+10     	; 0xd10 <display_char+0x1e>
		display[pos] =	pgm_read_byte(alphatable_p + c - 'a') | dp;
     d06:	e8 2f       	mov	r30, r24
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	e1 58       	subi	r30, 0x81	; 129
     d0c:	fe 4f       	sbci	r31, 0xFE	; 254
     d0e:	08 c0       	rjmp	.+16     	; 0xd20 <display_char+0x2e>
	} else if (('0' <= c) && (c <= '9')) {
     d10:	28 2f       	mov	r18, r24
     d12:	20 53       	subi	r18, 0x30	; 48
     d14:	2a 30       	cpi	r18, 0x0A	; 10
     d16:	60 f4       	brcc	.+24     	; 0xd30 <display_char+0x3e>
		display[pos] =	pgm_read_byte(numbertable_p + c - '0') | dp;
     d18:	e8 2f       	mov	r30, r24
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	ec 55       	subi	r30, 0x5C	; 92
     d1e:	fe 4f       	sbci	r31, 0xFE	; 254
     d20:	e4 91       	lpm	r30, Z
     d22:	a6 2f       	mov	r26, r22
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	a6 5d       	subi	r26, 0xD6	; 214
     d28:	be 4f       	sbci	r27, 0xFE	; 254
     d2a:	e9 2b       	or	r30, r25
     d2c:	ec 93       	st	X, r30
     d2e:	08 95       	ret
     d30:	a6 2f       	mov	r26, r22
     d32:	b0 e0       	ldi	r27, 0x00	; 0
	} else if (c == '-') {	
		display[pos] =	0x02 | dp;
     d34:	a6 5d       	subi	r26, 0xD6	; 214
     d36:	be 4f       	sbci	r27, 0xFE	; 254
	}
	if (('a' <= c) && (c <= 'z')) {
		display[pos] =	pgm_read_byte(alphatable_p + c - 'a') | dp;
	} else if (('0' <= c) && (c <= '9')) {
		display[pos] =	pgm_read_byte(numbertable_p + c - '0') | dp;
	} else if (c == '-') {	
     d38:	8d 32       	cpi	r24, 0x2D	; 45
     d3a:	19 f4       	brne	.+6      	; 0xd42 <display_char+0x50>
		display[pos] =	0x02 | dp;
     d3c:	92 60       	ori	r25, 0x02	; 2
     d3e:	9c 93       	st	X, r25
     d40:	08 95       	ret
	} else {
		display[pos] = 0;			// spaces and other stuff are blanked :(
     d42:	1c 92       	st	X, r1
     d44:	08 95       	ret

00000d46 <display_Pstr>:
	}	
}

// Like display_str only argument is pointer to program memory
void display_Pstr(PGM_P s) 
{
     d46:	0f 93       	push	r16
     d48:	1f 93       	push	r17
     d4a:	cf 93       	push	r28
     d4c:	df 93       	push	r29
     d4e:	ec 01       	movw	r28, r24
	char c;
	uint8_t i, limit = DISPLAYSIZE;
	
#if DEBUG
	uart_putchar ('{');
     d50:	8b e7       	ldi	r24, 0x7B	; 123
     d52:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
	uart_puts_P (s);
     d56:	ce 01       	movw	r24, r28
     d58:	0e 94 dd 12 	call	0x25ba	; 0x25ba <uart_puts_P>
	DEBUGP("}");
     d5c:	8e ef       	ldi	r24, 0xFE	; 254
     d5e:	92 e0       	ldi	r25, 0x02	; 2
     d60:	61 e0       	ldi	r22, 0x01	; 1
     d62:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
#endif
	display_clear();
     d66:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>

// Like display_str only argument is pointer to program memory
void display_Pstr(PGM_P s) 
{
	char c;
	uint8_t i, limit = DISPLAYSIZE;
     d6a:	09 e0       	ldi	r16, 0x09	; 9
	uart_putchar ('{');
	uart_puts_P (s);
	DEBUGP("}");
#endif
	display_clear();
	for (i=1; i < limit; s++, i++) {
     d6c:	11 e0       	ldi	r17, 0x01	; 1
		c = pgm_read_byte (s);
     d6e:	fe 01       	movw	r30, r28
     d70:	84 91       	lpm	r24, Z
		if (c == 0) break;
     d72:	88 23       	and	r24, r24
     d74:	99 f0       	breq	.+38     	; 0xd9c <display_Pstr+0x56>
		if (c == '.') {
     d76:	8e 32       	cpi	r24, 0x2E	; 46
     d78:	51 f4       	brne	.+20     	; 0xd8e <display_Pstr+0x48>
			i--;				// Can't do easy look-ahead in pgmspace,
     d7a:	11 50       	subi	r17, 0x01	; 1
			display[i] |= 0x1;	//  so back up and add DP to display of previous char
     d7c:	e1 2f       	mov	r30, r17
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	e6 5d       	subi	r30, 0xD6	; 214
     d82:	fe 4f       	sbci	r31, 0xFE	; 254
     d84:	80 81       	ld	r24, Z
     d86:	81 60       	ori	r24, 0x01	; 1
     d88:	80 83       	st	Z, r24
			limit++;
     d8a:	0f 5f       	subi	r16, 0xFF	; 255
     d8c:	03 c0       	rjmp	.+6      	; 0xd94 <display_Pstr+0x4e>
		} else
			display_char (c, i);
     d8e:	61 2f       	mov	r22, r17
     d90:	0e 94 79 06 	call	0xcf2	; 0xcf2 <display_char>
	uart_putchar ('{');
	uart_puts_P (s);
	DEBUGP("}");
#endif
	display_clear();
	for (i=1; i < limit; s++, i++) {
     d94:	21 96       	adiw	r28, 0x01	; 1
     d96:	1f 5f       	subi	r17, 0xFF	; 255
     d98:	10 17       	cp	r17, r16
     d9a:	48 f3       	brcs	.-46     	; 0xd6e <display_Pstr+0x28>
			display[i] |= 0x1;	//  so back up and add DP to display of previous char
			limit++;
		} else
			display_char (c, i);
	}
}
     d9c:	df 91       	pop	r29
     d9e:	cf 91       	pop	r28
     da0:	1f 91       	pop	r17
     da2:	0f 91       	pop	r16
     da4:	08 95       	ret

00000da6 <set_dst>:

const char dst_on[] PROGMEM = " dst o.n. ";
const char dst_off[] PROGMEM = " dst o.f.f.";


void set_dst(void) {
     da6:	ef 92       	push	r14
     da8:	ff 92       	push	r15
     daa:	0f 93       	push	r16
     dac:	1f 93       	push	r17
     dae:	cf 93       	push	r28
     db0:	df 93       	push	r29
	uint8_t mode = SHOW_MENU;
	uint8_t b;

	display_Pstr(PSTR("set dst"));
     db2:	8e eb       	ldi	r24, 0xBE	; 190
     db4:	92 e0       	ldi	r25, 0x02	; 2
     db6:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	
	timeoutcounter = 5;
     dba:	85 e0       	ldi	r24, 0x05	; 5
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	90 93 41 01 	sts	0x0141, r25
     dc2:	80 93 40 01 	sts	0x0140, r24
const char dst_on[] PROGMEM = " dst o.n. ";
const char dst_off[] PROGMEM = " dst o.f.f.";


void set_dst(void) {
	uint8_t mode = SHOW_MENU;
     dc6:	c0 e0       	ldi	r28, 0x00	; 0
	timeoutcounter = 5;
	while (1) {
		kickthedog();
		b = buttons;
		if (b & 0x7) {
			timeoutcounter = 5;	
     dc8:	65 e0       	ldi	r22, 0x05	; 5
     dca:	e6 2e       	mov	r14, r22
     dcc:	f1 2c       	mov	r15, r1
			}
		}
		if (b & _BV(2)) {
			button_clear(2);
			if (mode == SET_DST) {
				flags ^= _BV(f_dst_enable);
     dce:	d8 e0       	ldi	r29, 0x08	; 8
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
     dd0:	a8 95       	wdr
	display_Pstr(PSTR("set dst"));
	
	timeoutcounter = 5;
	while (1) {
		kickthedog();
		b = buttons;
     dd2:	00 91 3b 01 	lds	r16, 0x013B
		if (b & 0x7) {
     dd6:	10 e0       	ldi	r17, 0x00	; 0
     dd8:	c8 01       	movw	r24, r16
     dda:	87 70       	andi	r24, 0x07	; 7
     ddc:	90 70       	andi	r25, 0x00	; 0
     dde:	00 97       	sbiw	r24, 0x00	; 0
     de0:	29 f0       	breq	.+10     	; 0xdec <set_dst+0x46>
			timeoutcounter = 5;	
     de2:	f0 92 41 01 	sts	0x0141, r15
     de6:	e0 92 40 01 	sts	0x0140, r14
     dea:	09 c0       	rjmp	.+18     	; 0xdfe <set_dst+0x58>
		} else if (!timeoutcounter) {	// timeout w/no buttons pressed after 3 seconds?
     dec:	80 91 40 01 	lds	r24, 0x0140
     df0:	90 91 41 01 	lds	r25, 0x0141
     df4:	00 97       	sbiw	r24, 0x00	; 0
     df6:	19 f4       	brne	.+6      	; 0xdfe <set_dst+0x58>
			set_flag(f_show_time);		 
     df8:	80 91 46 01 	lds	r24, 0x0146
     dfc:	18 c0       	rjmp	.+48     	; 0xe2e <set_dst+0x88>
			break;
		}
		if (b & _BV(0)) { // mode change
     dfe:	00 fd       	sbrc	r16, 0
     e00:	50 c0       	rjmp	.+160    	; 0xea2 <set_dst+0xfc>
			break;
		}
		if (b & _BV(1)) {
     e02:	01 ff       	sbrs	r16, 1
     e04:	18 c0       	rjmp	.+48     	; 0xe36 <set_dst+0x90>
			button_clear(1);
     e06:	80 91 3b 01 	lds	r24, 0x013B
     e0a:	8d 7f       	andi	r24, 0xFD	; 253
     e0c:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {	// first time through loop
				mode = SET_DST;
				display_Pstr((flag(f_dst_enable)) ? dst_on : dst_off);
     e10:	80 91 46 01 	lds	r24, 0x0146
		if (b & _BV(0)) { // mode change
			break;
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {	// first time through loop
     e14:	cc 23       	and	r28, r28
     e16:	59 f4       	brne	.+22     	; 0xe2e <set_dst+0x88>
				mode = SET_DST;
				display_Pstr((flag(f_dst_enable)) ? dst_on : dst_off);
     e18:	83 ff       	sbrs	r24, 3
     e1a:	03 c0       	rjmp	.+6      	; 0xe22 <set_dst+0x7c>
     e1c:	88 e7       	ldi	r24, 0x78	; 120
     e1e:	91 e0       	ldi	r25, 0x01	; 1
     e20:	02 c0       	rjmp	.+4      	; 0xe26 <set_dst+0x80>
     e22:	8c e6       	ldi	r24, 0x6C	; 108
     e24:	91 e0       	ldi	r25, 0x01	; 1
     e26:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
			break;
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {	// first time through loop
				mode = SET_DST;
     e2a:	cc e0       	ldi	r28, 0x0C	; 12
     e2c:	04 c0       	rjmp	.+8      	; 0xe36 <set_dst+0x90>
				display_Pstr((flag(f_dst_enable)) ? dst_on : dst_off);
			} else {	
				set_flag(f_show_time);
     e2e:	80 68       	ori	r24, 0x80	; 128
     e30:	80 93 46 01 	sts	0x0146, r24
				break;
     e34:	36 c0       	rjmp	.+108    	; 0xea2 <set_dst+0xfc>
			}
		}
		if (b & _BV(2)) {
     e36:	02 ff       	sbrs	r16, 2
     e38:	cb cf       	rjmp	.-106    	; 0xdd0 <set_dst+0x2a>
			button_clear(2);
     e3a:	80 91 3b 01 	lds	r24, 0x013B
     e3e:	8b 7f       	andi	r24, 0xFB	; 251
     e40:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SET_DST) {
     e44:	cc 30       	cpi	r28, 0x0C	; 12
     e46:	21 f6       	brne	.-120    	; 0xdd0 <set_dst+0x2a>
				flags ^= _BV(f_dst_enable);
     e48:	80 91 46 01 	lds	r24, 0x0146
     e4c:	8d 27       	eor	r24, r29
     e4e:	80 93 46 01 	sts	0x0146, r24
				display_Pstr((flag(f_dst_enable)) ? dst_on : dst_off);
     e52:	80 91 46 01 	lds	r24, 0x0146
     e56:	83 ff       	sbrs	r24, 3
     e58:	03 c0       	rjmp	.+6      	; 0xe60 <set_dst+0xba>
     e5a:	88 e7       	ldi	r24, 0x78	; 120
     e5c:	91 e0       	ldi	r25, 0x01	; 1
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <set_dst+0xbe>
     e60:	8c e6       	ldi	r24, 0x6C	; 108
     e62:	91 e0       	ldi	r25, 0x01	; 1
     e64:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
				eeprom_write_byte((uint8_t *)EE_DST, flag(f_dst_enable));
     e68:	60 91 46 01 	lds	r22, 0x0146
     e6c:	68 70       	andi	r22, 0x08	; 8
     e6e:	8d e0       	ldi	r24, 0x0D	; 13
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
				set_dst_offset (date_y, date_m, date_d, time_h);
     e76:	80 91 19 01 	lds	r24, 0x0119
     e7a:	60 91 3e 01 	lds	r22, 0x013E
     e7e:	40 91 29 01 	lds	r20, 0x0129
     e82:	20 91 15 01 	lds	r18, 0x0115
#define set_flag(n) flags |= _BV(n)
#define clr_flag(n) flags &= ~_BV(n)

inline void set_dst_offset (uint8_t y, uint8_t m, uint8_t d, uint8_t h)
{
	if (dst (y, m, d, h))
     e86:	0e 94 43 04 	call	0x886	; 0x886 <dst>
     e8a:	88 23       	and	r24, r24
     e8c:	21 f0       	breq	.+8      	; 0xe96 <set_dst+0xf0>
		set_flag (f_dst_offset);
     e8e:	80 91 46 01 	lds	r24, 0x0146
     e92:	81 60       	ori	r24, 0x01	; 1
     e94:	03 c0       	rjmp	.+6      	; 0xe9c <set_dst+0xf6>
	else
		clr_flag (f_dst_offset);
     e96:	80 91 46 01 	lds	r24, 0x0146
     e9a:	8e 7f       	andi	r24, 0xFE	; 254
     e9c:	80 93 46 01 	sts	0x0146, r24
     ea0:	97 cf       	rjmp	.-210    	; 0xdd0 <set_dst+0x2a>
				eeprom_write_byte((uint8_t *)EE_DST, flag(f_dst_enable));
				set_dst_offset (date_y, date_m, date_d, time_h);
			}
		}
	}
}
     ea2:	df 91       	pop	r29
     ea4:	cf 91       	pop	r28
     ea6:	1f 91       	pop	r17
     ea8:	0f 91       	pop	r16
     eaa:	ff 90       	pop	r15
     eac:	ef 90       	pop	r14
     eae:	08 95       	ret

00000eb0 <set_region>:


const char region1[] PROGMEM = "usa-12hr";
const char region2[] PROGMEM = "eur-24hr";

void set_region(void) {
     eb0:	0f 93       	push	r16
     eb2:	1f 93       	push	r17
     eb4:	cf 93       	push	r28
     eb6:	df 93       	push	r29
	uint8_t mode = SHOW_MENU;
	uint8_t b;

	display_Pstr(PSTR("set rgn "));
     eb8:	85 eb       	ldi	r24, 0xB5	; 181
     eba:	92 e0       	ldi	r25, 0x02	; 2
     ebc:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	
	timeoutcounter = 5;	
     ec0:	85 e0       	ldi	r24, 0x05	; 5
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	90 93 41 01 	sts	0x0141, r25
     ec8:	80 93 40 01 	sts	0x0140, r24
	region = eeprom_read_byte((uint8_t *)EE_REGION);
     ecc:	8b e0       	ldi	r24, 0x0B	; 11
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
     ed4:	80 93 14 01 	sts	0x0114, r24

const char region1[] PROGMEM = "usa-12hr";
const char region2[] PROGMEM = "eur-24hr";

void set_region(void) {
	uint8_t mode = SHOW_MENU;
     ed8:	10 e0       	ldi	r17, 0x00	; 0

	while (1) {
		kickthedog();
		b = buttons;
		if (buttons & 0x7) {
			timeoutcounter = 5;	
     eda:	c5 e0       	ldi	r28, 0x05	; 5
     edc:	d0 e0       	ldi	r29, 0x00	; 0
     ede:	01 c0       	rjmp	.+2      	; 0xee2 <set_region+0x32>
				break;
			}
		}
		if (b & _BV(2)) {
			button_clear(2);
			if (mode == SET_REG) {
     ee0:	10 e0       	ldi	r17, 0x00	; 0
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
     ee2:	a8 95       	wdr
	timeoutcounter = 5;	
	region = eeprom_read_byte((uint8_t *)EE_REGION);

	while (1) {
		kickthedog();
		b = buttons;
     ee4:	00 91 3b 01 	lds	r16, 0x013B
		if (buttons & 0x7) {
     ee8:	80 91 3b 01 	lds	r24, 0x013B
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	87 70       	andi	r24, 0x07	; 7
     ef0:	90 70       	andi	r25, 0x00	; 0
     ef2:	00 97       	sbiw	r24, 0x00	; 0
     ef4:	29 f0       	breq	.+10     	; 0xf00 <set_region+0x50>
			timeoutcounter = 5;	
     ef6:	d0 93 41 01 	sts	0x0141, r29
     efa:	c0 93 40 01 	sts	0x0140, r28
     efe:	06 c0       	rjmp	.+12     	; 0xf0c <set_region+0x5c>
			// timeout w/no buttons pressed after 3 seconds?
		} else if (!timeoutcounter) {
     f00:	80 91 40 01 	lds	r24, 0x0140
     f04:	90 91 41 01 	lds	r25, 0x0141
     f08:	00 97       	sbiw	r24, 0x00	; 0
     f0a:	c1 f0       	breq	.+48     	; 0xf3c <set_region+0x8c>
			//timed out!
			set_flag(f_show_time);		 
			break;
		}
		if (b & _BV(0)) { // mode change
     f0c:	00 fd       	sbrc	r16, 0
     f0e:	3c c0       	rjmp	.+120    	; 0xf88 <set_region+0xd8>
			// button_clear(0); leave it to trigger main loop
			break;
		}
		if (b & _BV(1)) {
     f10:	01 ff       	sbrs	r16, 1
     f12:	1a c0       	rjmp	.+52     	; 0xf48 <set_region+0x98>
			button_clear(1);
     f14:	80 91 3b 01 	lds	r24, 0x013B
     f18:	8d 7f       	andi	r24, 0xFD	; 253
     f1a:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
     f1e:	11 23       	and	r17, r17
     f20:	69 f4       	brne	.+26     	; 0xf3c <set_region+0x8c>
				// start!
				mode = SET_REG;
				// display region
				if (region == REGION_US) {
     f22:	80 91 14 01 	lds	r24, 0x0114
     f26:	88 23       	and	r24, r24
     f28:	19 f4       	brne	.+6      	; 0xf30 <set_region+0x80>
					display_Pstr(region1);
     f2a:	8c e8       	ldi	r24, 0x8C	; 140
     f2c:	91 e0       	ldi	r25, 0x01	; 1
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <set_region+0x84>
				} else {
					display_Pstr(region2);
     f30:	83 e8       	ldi	r24, 0x83	; 131
     f32:	91 e0       	ldi	r25, 0x01	; 1
     f34:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
				// start!
				mode = SET_REG;
     f38:	11 e0       	ldi	r17, 0x01	; 1
     f3a:	06 c0       	rjmp	.+12     	; 0xf48 <set_region+0x98>
					display_Pstr(region1);
				} else {
					display_Pstr(region2);
				}
			} else {	
				set_flag(f_show_time);
     f3c:	80 91 46 01 	lds	r24, 0x0146
     f40:	80 68       	ori	r24, 0x80	; 128
     f42:	80 93 46 01 	sts	0x0146, r24
				break;
     f46:	20 c0       	rjmp	.+64     	; 0xf88 <set_region+0xd8>
			}
		}
		if (b & _BV(2)) {
     f48:	02 ff       	sbrs	r16, 2
     f4a:	cb cf       	rjmp	.-106    	; 0xee2 <set_region+0x32>
			button_clear(2);
     f4c:	80 91 3b 01 	lds	r24, 0x013B
     f50:	8b 7f       	andi	r24, 0xFB	; 251
     f52:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SET_REG) {
     f56:	11 30       	cpi	r17, 0x01	; 1
     f58:	19 f6       	brne	.-122    	; 0xee0 <set_region+0x30>
				region = !region;
     f5a:	81 e0       	ldi	r24, 0x01	; 1
     f5c:	90 91 14 01 	lds	r25, 0x0114
     f60:	91 11       	cpse	r25, r1
     f62:	80 e0       	ldi	r24, 0x00	; 0
     f64:	80 93 14 01 	sts	0x0114, r24
				if (region == REGION_US) {
     f68:	88 23       	and	r24, r24
     f6a:	19 f4       	brne	.+6      	; 0xf72 <set_region+0xc2>
					display_Pstr(region1);
     f6c:	8c e8       	ldi	r24, 0x8C	; 140
     f6e:	91 e0       	ldi	r25, 0x01	; 1
     f70:	02 c0       	rjmp	.+4      	; 0xf76 <set_region+0xc6>
				} else {
					display_Pstr(region2);
     f72:	83 e8       	ldi	r24, 0x83	; 131
     f74:	91 e0       	ldi	r25, 0x01	; 1
     f76:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
				}
				eeprom_write_byte((uint8_t *)EE_REGION, region);
     f7a:	8b e0       	ldi	r24, 0x0B	; 11
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	60 91 14 01 	lds	r22, 0x0114
     f82:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
     f86:	ad cf       	rjmp	.-166    	; 0xee2 <set_region+0x32>
			}
		}
	}
}
     f88:	df 91       	pop	r29
     f8a:	cf 91       	pop	r28
     f8c:	1f 91       	pop	r17
     f8e:	0f 91       	pop	r16
     f90:	08 95       	ret

00000f92 <set_time>:
	//return (bcd & 0x0f) + (bcd >> 4) * 10;
	return (((bcd >> 4) & 0x0f) * 10) + (bcd & 0x0f);
}

void set_time(void) 
{
     f92:	8f 92       	push	r8
     f94:	9f 92       	push	r9
     f96:	af 92       	push	r10
     f98:	bf 92       	push	r11
     f9a:	cf 92       	push	r12
     f9c:	df 92       	push	r13
     f9e:	ef 92       	push	r14
     fa0:	ff 92       	push	r15
     fa2:	0f 93       	push	r16
     fa4:	1f 93       	push	r17
     fa6:	cf 93       	push	r28
     fa8:	df 93       	push	r29
     faa:	00 d0       	rcall	.+0      	; 0xfac <set_time+0x1a>
     fac:	00 d0       	rcall	.+0      	; 0xfae <set_time+0x1c>
     fae:	cd b7       	in	r28, 0x3d	; 61
     fb0:	de b7       	in	r29, 0x3e	; 62
	uint8_t mode;
	uint8_t hour, min, sec;
	uint8_t b;
		
	display_Pstr(PSTR("set time"));
     fb2:	83 e8       	ldi	r24, 0x83	; 131
     fb4:	92 e0       	ldi	r25, 0x02	; 2
     fb6:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>

	hour = time_h;
     fba:	f0 90 15 01 	lds	r15, 0x0115
	min = time_m;
     fbe:	00 91 35 01 	lds	r16, 0x0135
	sec = time_s;
     fc2:	10 91 42 01 	lds	r17, 0x0142
	mode = SHOW_MENU;

	timeoutcounter = 5;
     fc6:	85 e0       	ldi	r24, 0x05	; 5
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	90 93 41 01 	sts	0x0141, r25
     fce:	80 93 40 01 	sts	0x0140, r24
	brepeat |= _BV(2);
     fd2:	80 91 3f 01 	lds	r24, 0x013F
     fd6:	84 60       	ori	r24, 0x04	; 4
     fd8:	80 93 3f 01 	sts	0x013F, r24
	display_Pstr(PSTR("set time"));

	hour = time_h;
	min = time_m;
	sec = time_s;
	mode = SHOW_MENU;
     fdc:	20 e0       	ldi	r18, 0x00	; 0
		b = buttons;
		if (b & _BV(0)) { // mode change
			break;
		}
		if (buttons & 0x7) {
			timeoutcounter = 45;	
     fde:	7d e2       	ldi	r23, 0x2D	; 45
     fe0:	a7 2e       	mov	r10, r23
     fe2:	b1 2c       	mov	r11, r1
				display[4] |= 0x1;
				display[5] |= 0x1;
				time_m = min;
			}
			if ((mode == SET_SEC) ) {
				sec = (sec+1) % 60;
     fe4:	ec e3       	ldi	r30, 0x3C	; 60
     fe6:	ce 2e       	mov	r12, r30
     fe8:	d1 2c       	mov	r13, r1
		}
		if (b & _BV(2)) {
			button_clear(2);
			
			if (mode == SET_HOUR) {
				hour = (hour+1) % 24;
     fea:	f8 e1       	ldi	r31, 0x18	; 24
     fec:	8f 2e       	mov	r8, r31
     fee:	91 2c       	mov	r9, r1
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
     ff0:	a8 95       	wdr
	timeoutcounter = 5;
	brepeat |= _BV(2);
	
	while (1) {
		kickthedog();
		b = buttons;
     ff2:	e0 90 3b 01 	lds	r14, 0x013B
		if (b & _BV(0)) { // mode change
     ff6:	e0 fc       	sbrc	r14, 0
     ff8:	06 c1       	rjmp	.+524    	; 0x1206 <set_time+0x274>
			break;
		}
		if (buttons & 0x7) {
     ffa:	80 91 3b 01 	lds	r24, 0x013B
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	87 70       	andi	r24, 0x07	; 7
    1002:	90 70       	andi	r25, 0x00	; 0
    1004:	00 97       	sbiw	r24, 0x00	; 0
    1006:	29 f0       	breq	.+10     	; 0x1012 <set_time+0x80>
			timeoutcounter = 45;	
    1008:	b0 92 41 01 	sts	0x0141, r11
    100c:	a0 92 40 01 	sts	0x0140, r10
    1010:	07 c0       	rjmp	.+14     	; 0x1020 <set_time+0x8e>
			// longer timeout since user may be weaiting for clock sync
		} else if (!timeoutcounter) {
    1012:	80 91 40 01 	lds	r24, 0x0140
    1016:	90 91 41 01 	lds	r25, 0x0141
    101a:	00 97       	sbiw	r24, 0x00	; 0
    101c:	09 f4       	brne	.+2      	; 0x1020 <set_time+0x8e>
    101e:	8e c0       	rjmp	.+284    	; 0x113c <set_time+0x1aa>
			//timed out!
			set_flag(f_show_time);		 
			break;
		}
		if (b & _BV(1)) {
    1020:	e1 fe       	sbrs	r14, 1
    1022:	92 c0       	rjmp	.+292    	; 0x1148 <set_time+0x1b6>
			button_clear(1);
    1024:	80 91 3b 01 	lds	r24, 0x013B
    1028:	8d 7f       	andi	r24, 0xFD	; 253
    102a:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
    102e:	22 23       	and	r18, r18
    1030:	b9 f4       	brne	.+46     	; 0x1060 <set_time+0xce>
				hour = time_h;
    1032:	f0 90 15 01 	lds	r15, 0x0115
				min = time_m;
    1036:	00 91 35 01 	lds	r16, 0x0135
				sec = time_s;
    103a:	10 91 42 01 	lds	r17, 0x0142

				// ok now its selected
				mode = SET_HOUR;
				display_time(hour, min, sec);
    103e:	8f 2d       	mov	r24, r15
    1040:	60 2f       	mov	r22, r16
    1042:	41 2f       	mov	r20, r17
    1044:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[1] |= 0x1;
    1048:	80 91 2b 01 	lds	r24, 0x012B
    104c:	81 60       	ori	r24, 0x01	; 1
    104e:	80 93 2b 01 	sts	0x012B, r24
				display[2] |= 0x1;	
    1052:	80 91 2c 01 	lds	r24, 0x012C
    1056:	81 60       	ori	r24, 0x01	; 1
    1058:	80 93 2c 01 	sts	0x012C, r24
				hour = time_h;
				min = time_m;
				sec = time_s;

				// ok now its selected
				mode = SET_HOUR;
    105c:	21 e0       	ldi	r18, 0x01	; 1
    105e:	74 c0       	rjmp	.+232    	; 0x1148 <set_time+0x1b6>
				display_time(hour, min, sec);
				display[1] |= 0x1;
				display[2] |= 0x1;	
			} else if (mode == SET_HOUR) {
    1060:	21 30       	cpi	r18, 0x01	; 1
    1062:	89 f4       	brne	.+34     	; 0x1086 <set_time+0xf4>
				mode = SET_MIN;
				display_time(hour, min, sec);
    1064:	8f 2d       	mov	r24, r15
    1066:	60 2f       	mov	r22, r16
    1068:	41 2f       	mov	r20, r17
    106a:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[4] |= 0x1;
    106e:	80 91 2e 01 	lds	r24, 0x012E
    1072:	81 60       	ori	r24, 0x01	; 1
    1074:	80 93 2e 01 	sts	0x012E, r24
				display[5] |= 0x1;
    1078:	80 91 2f 01 	lds	r24, 0x012F
    107c:	81 60       	ori	r24, 0x01	; 1
    107e:	80 93 2f 01 	sts	0x012F, r24
				mode = SET_HOUR;
				display_time(hour, min, sec);
				display[1] |= 0x1;
				display[2] |= 0x1;	
			} else if (mode == SET_HOUR) {
				mode = SET_MIN;
    1082:	22 e0       	ldi	r18, 0x02	; 2
    1084:	61 c0       	rjmp	.+194    	; 0x1148 <set_time+0x1b6>
				display_time(hour, min, sec);
				display[4] |= 0x1;
				display[5] |= 0x1;
			} else if (mode == SET_MIN) {
    1086:	22 30       	cpi	r18, 0x02	; 2
    1088:	11 f0       	breq	.+4      	; 0x108e <set_time+0xfc>
    108a:	20 e0       	ldi	r18, 0x00	; 0
    108c:	11 c0       	rjmp	.+34     	; 0x10b0 <set_time+0x11e>
				mode = SET_SEC;
				display_time(hour, min, sec);
    108e:	8f 2d       	mov	r24, r15
    1090:	60 2f       	mov	r22, r16
    1092:	41 2f       	mov	r20, r17
    1094:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[7] |= 0x1;
    1098:	80 91 31 01 	lds	r24, 0x0131
    109c:	81 60       	ori	r24, 0x01	; 1
    109e:	80 93 31 01 	sts	0x0131, r24
				display[8] |= 0x1;
    10a2:	80 91 32 01 	lds	r24, 0x0132
    10a6:	81 60       	ori	r24, 0x01	; 1
    10a8:	80 93 32 01 	sts	0x0132, r24
				mode = SET_MIN;
				display_time(hour, min, sec);
				display[4] |= 0x1;
				display[5] |= 0x1;
			} else if (mode == SET_MIN) {
				mode = SET_SEC;
    10ac:	23 e0       	ldi	r18, 0x03	; 3
    10ae:	4c c0       	rjmp	.+152    	; 0x1148 <set_time+0x1b6>
uint8_t bcd2b (uint8_t bcd) {
	//return (bcd & 0x0f) + (bcd >> 4) * 10;
	return (((bcd >> 4) & 0x0f) * 10) + (bcd & 0x0f);
}

void set_time(void) 
    10b0:	62 2f       	mov	r22, r18
    10b2:	69 5f       	subi	r22, 0xF9	; 249
				// done!
				uint8_t dt[3];
				uint8_t i;
				
				for (i = 0; i < 7; i++)
					twiWriteReg(0xd0, 0x07+i, i+1);		// Write check values into alarm fields
    10b4:	2f 5f       	subi	r18, 0xFF	; 255
    10b6:	80 ed       	ldi	r24, 0xD0	; 208
    10b8:	42 2f       	mov	r20, r18
    10ba:	2c 83       	std	Y+4, r18	; 0x04
    10bc:	0e 94 65 11 	call	0x22ca	; 0x22ca <twiWriteReg>
			} else {
				// done!
				uint8_t dt[3];
				uint8_t i;
				
				for (i = 0; i < 7; i++)
    10c0:	2c 81       	ldd	r18, Y+4	; 0x04
    10c2:	27 30       	cpi	r18, 0x07	; 7
    10c4:	a9 f7       	brne	.-22     	; 0x10b0 <set_time+0x11e>
					twiWriteReg(0xd0, 0x07+i, i+1);		// Write check values into alarm fields
				
				time_h = hour;
    10c6:	f0 92 15 01 	sts	0x0115, r15
				time_m = min;
    10ca:	00 93 35 01 	sts	0x0135, r16
				time_s = sec;
    10ce:	10 93 42 01 	sts	0x0142, r17
				
				TCNT2 = 0;		// Sync AVR to start of seconds
    10d2:	10 92 b2 00 	sts	0x00B2, r1
				
				// Update ChronoDot
				dt[0] = b2bcd(sec);
    10d6:	81 2f       	mov	r24, r17
    10d8:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    10dc:	89 83       	std	Y+1, r24	; 0x01
				dt[1] = b2bcd(min);
    10de:	80 2f       	mov	r24, r16
    10e0:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    10e4:	8a 83       	std	Y+2, r24	; 0x02
				dt[2] = b2bcd(hour);
    10e6:	8f 2d       	mov	r24, r15
    10e8:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    10ec:	8b 83       	std	Y+3, r24	; 0x03
				twiWriteRegN(0xd0, 0x00, 3, dt);
    10ee:	80 ed       	ldi	r24, 0xD0	; 208
    10f0:	60 e0       	ldi	r22, 0x00	; 0
    10f2:	43 e0       	ldi	r20, 0x03	; 3
    10f4:	9e 01       	movw	r18, r28
    10f6:	2f 5f       	subi	r18, 0xFF	; 255
    10f8:	3f 4f       	sbci	r19, 0xFF	; 255
    10fa:	0e 94 96 11 	call	0x232c	; 0x232c <twiWriteRegN>
				
				set_dst_offset (date_y, date_m, date_d, time_h);
    10fe:	80 91 19 01 	lds	r24, 0x0119
    1102:	60 91 3e 01 	lds	r22, 0x013E
    1106:	40 91 29 01 	lds	r20, 0x0129
    110a:	20 91 15 01 	lds	r18, 0x0115
#define set_flag(n) flags |= _BV(n)
#define clr_flag(n) flags &= ~_BV(n)

inline void set_dst_offset (uint8_t y, uint8_t m, uint8_t d, uint8_t h)
{
	if (dst (y, m, d, h))
    110e:	0e 94 43 04 	call	0x886	; 0x886 <dst>
    1112:	88 23       	and	r24, r24
    1114:	21 f0       	breq	.+8      	; 0x111e <set_time+0x18c>
		set_flag (f_dst_offset);
    1116:	80 91 46 01 	lds	r24, 0x0146
    111a:	81 60       	ori	r24, 0x01	; 1
    111c:	03 c0       	rjmp	.+6      	; 0x1124 <set_time+0x192>
	else
		clr_flag (f_dst_offset);
    111e:	80 91 46 01 	lds	r24, 0x0146
    1122:	8e 7f       	andi	r24, 0xFE	; 254
    1124:	80 93 46 01 	sts	0x0146, r24
				dt[1] = b2bcd(min);
				dt[2] = b2bcd(hour);
				twiWriteRegN(0xd0, 0x00, 3, dt);
				
				set_dst_offset (date_y, date_m, date_d, time_h);
				clr_flag(f_timeunknown);
    1128:	80 91 46 01 	lds	r24, 0x0146
    112c:	8d 7f       	andi	r24, 0xFD	; 253
    112e:	80 93 46 01 	sts	0x0146, r24
				DEBUGP ("ChronoDot set!");
    1132:	8c e8       	ldi	r24, 0x8C	; 140
    1134:	92 e0       	ldi	r25, 0x02	; 2
    1136:	61 e0       	ldi	r22, 0x01	; 1
    1138:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
				
				set_flag(f_show_time);
    113c:	80 91 46 01 	lds	r24, 0x0146
    1140:	80 68       	ori	r24, 0x80	; 128
    1142:	80 93 46 01 	sts	0x0146, r24
				break;
    1146:	5f c0       	rjmp	.+190    	; 0x1206 <set_time+0x274>
			}
		}
		if (b & _BV(2)) {
    1148:	e2 fe       	sbrs	r14, 2
    114a:	52 cf       	rjmp	.-348    	; 0xff0 <set_time+0x5e>
			button_clear(2);
    114c:	80 91 3b 01 	lds	r24, 0x013B
    1150:	8b 7f       	andi	r24, 0xFB	; 251
    1152:	80 93 3b 01 	sts	0x013B, r24
			
			if (mode == SET_HOUR) {
    1156:	21 30       	cpi	r18, 0x01	; 1
    1158:	d1 f4       	brne	.+52     	; 0x118e <set_time+0x1fc>
				hour = (hour+1) % 24;
    115a:	8f 2d       	mov	r24, r15
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	01 96       	adiw	r24, 0x01	; 1
    1160:	b4 01       	movw	r22, r8
    1162:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    1166:	e8 2e       	mov	r14, r24
    1168:	f8 2e       	mov	r15, r24
				display_time(hour, min, sec);
    116a:	60 2f       	mov	r22, r16
    116c:	41 2f       	mov	r20, r17
    116e:	2c 83       	std	Y+4, r18	; 0x04
    1170:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[1] |= 0x1;
    1174:	80 91 2b 01 	lds	r24, 0x012B
    1178:	81 60       	ori	r24, 0x01	; 1
    117a:	80 93 2b 01 	sts	0x012B, r24
				display[2] |= 0x1;
    117e:	80 91 2c 01 	lds	r24, 0x012C
    1182:	81 60       	ori	r24, 0x01	; 1
    1184:	80 93 2c 01 	sts	0x012C, r24
				time_h = hour;
    1188:	e0 92 15 01 	sts	0x0115, r14
    118c:	3a c0       	rjmp	.+116    	; 0x1202 <set_time+0x270>
			}
			if (mode == SET_MIN) {
    118e:	22 30       	cpi	r18, 0x02	; 2
    1190:	d9 f4       	brne	.+54     	; 0x11c8 <set_time+0x236>
				min = (min+1) % 60;
    1192:	80 2f       	mov	r24, r16
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	01 96       	adiw	r24, 0x01	; 1
    1198:	b6 01       	movw	r22, r12
    119a:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    119e:	e8 2e       	mov	r14, r24
    11a0:	08 2f       	mov	r16, r24
				display_time(hour, min, sec);
    11a2:	8f 2d       	mov	r24, r15
    11a4:	6e 2d       	mov	r22, r14
    11a6:	41 2f       	mov	r20, r17
    11a8:	2c 83       	std	Y+4, r18	; 0x04
    11aa:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[4] |= 0x1;
    11ae:	80 91 2e 01 	lds	r24, 0x012E
    11b2:	81 60       	ori	r24, 0x01	; 1
    11b4:	80 93 2e 01 	sts	0x012E, r24
				display[5] |= 0x1;
    11b8:	80 91 2f 01 	lds	r24, 0x012F
    11bc:	81 60       	ori	r24, 0x01	; 1
    11be:	80 93 2f 01 	sts	0x012F, r24
				time_m = min;
    11c2:	e0 92 35 01 	sts	0x0135, r14
    11c6:	1d c0       	rjmp	.+58     	; 0x1202 <set_time+0x270>
			}
			if ((mode == SET_SEC) ) {
    11c8:	23 30       	cpi	r18, 0x03	; 3
    11ca:	09 f0       	breq	.+2      	; 0x11ce <set_time+0x23c>
    11cc:	11 cf       	rjmp	.-478    	; 0xff0 <set_time+0x5e>
				sec = (sec+1) % 60;
    11ce:	81 2f       	mov	r24, r17
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	01 96       	adiw	r24, 0x01	; 1
    11d4:	b6 01       	movw	r22, r12
    11d6:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    11da:	e8 2e       	mov	r14, r24
    11dc:	18 2f       	mov	r17, r24
				display_time(hour, min, sec);
    11de:	8f 2d       	mov	r24, r15
    11e0:	60 2f       	mov	r22, r16
    11e2:	4e 2d       	mov	r20, r14
    11e4:	2c 83       	std	Y+4, r18	; 0x04
    11e6:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>
				display[7] |= 0x1;
    11ea:	80 91 31 01 	lds	r24, 0x0131
    11ee:	81 60       	ori	r24, 0x01	; 1
    11f0:	80 93 31 01 	sts	0x0131, r24
				display[8] |= 0x1;
    11f4:	80 91 32 01 	lds	r24, 0x0132
    11f8:	81 60       	ori	r24, 0x01	; 1
    11fa:	80 93 32 01 	sts	0x0132, r24
				time_s = sec;
    11fe:	e0 92 42 01 	sts	0x0142, r14
    1202:	2c 81       	ldd	r18, Y+4	; 0x04
    1204:	f5 ce       	rjmp	.-534    	; 0xff0 <set_time+0x5e>
			}
		}
	}
	brepeat &= ~_BV(2);
    1206:	80 91 3f 01 	lds	r24, 0x013F
    120a:	8b 7f       	andi	r24, 0xFB	; 251
    120c:	80 93 3f 01 	sts	0x013F, r24
}
    1210:	0f 90       	pop	r0
    1212:	0f 90       	pop	r0
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	df 91       	pop	r29
    121a:	cf 91       	pop	r28
    121c:	1f 91       	pop	r17
    121e:	0f 91       	pop	r16
    1220:	ff 90       	pop	r15
    1222:	ef 90       	pop	r14
    1224:	df 90       	pop	r13
    1226:	cf 90       	pop	r12
    1228:	bf 90       	pop	r11
    122a:	af 90       	pop	r10
    122c:	9f 90       	pop	r9
    122e:	8f 90       	pop	r8
    1230:	08 95       	ret

00001232 <setsnooze>:
// When the alarm is going off, pressing a button turns on snooze mode
// this sets the snoozetimer off in MAXSNOOZE seconds - which turns on
// the alarm again
void setsnooze(void)
{
	snoozetimer = MAXSNOOZE;
    1232:	88 e5       	ldi	r24, 0x58	; 88
    1234:	92 e0       	ldi	r25, 0x02	; 2
    1236:	90 93 44 01 	sts	0x0144, r25
    123a:	80 93 43 01 	sts	0x0143, r24
	DEBUGP("snooze");
    123e:	8a ef       	ldi	r24, 0xFA	; 250
    1240:	91 e0       	ldi	r25, 0x01	; 1
    1242:	61 e0       	ldi	r22, 0x01	; 1
    1244:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	display_Pstr(PSTR("snoozing"));
    1248:	81 e0       	ldi	r24, 0x01	; 1
    124a:	92 e0       	ldi	r25, 0x02	; 2
    124c:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	clr_flag (f_show_time);
    1250:	80 91 46 01 	lds	r24, 0x0146
    1254:	8f 77       	andi	r24, 0x7F	; 127
    1256:	80 93 46 01 	sts	0x0146, r24
	delayms(1000);
    125a:	88 ee       	ldi	r24, 0xE8	; 232
    125c:	93 e0       	ldi	r25, 0x03	; 3
    125e:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
	set_flag (f_show_time);
    1262:	80 91 46 01 	lds	r24, 0x0146
    1266:	80 68       	ori	r24, 0x80	; 128
    1268:	80 93 46 01 	sts	0x0146, r24
}
    126c:	08 95       	ret

0000126e <display_str>:
	display_str (d);
}

// display words (menus, prompts, etc)
void display_str(char *s) 
{
    126e:	0f 93       	push	r16
    1270:	1f 93       	push	r17
    1272:	cf 93       	push	r28
    1274:	df 93       	push	r29
    1276:	ec 01       	movw	r28, r24
	uint8_t i, limit = DISPLAYSIZE;
	
#if DEBUG
	uart_putchar('[');
    1278:	8b e5       	ldi	r24, 0x5B	; 91
    127a:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
	uart_puts(s);
    127e:	ce 01       	movw	r24, r28
    1280:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <uart_puts>
	DEBUGP("]");
    1284:	8c ef       	ldi	r24, 0xFC	; 252
    1286:	92 e0       	ldi	r25, 0x02	; 2
    1288:	61 e0       	ldi	r22, 0x01	; 1
    128a:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
}

// display words (menus, prompts, etc)
void display_str(char *s) 
{
	uint8_t i, limit = DISPLAYSIZE;
    128e:	09 e0       	ldi	r16, 0x09	; 9
	uart_puts(s);
	DEBUGP("]");
#endif

	// up to 8 characters
	for (i = 1; *s && i < limit; s++, i++) {
    1290:	11 e0       	ldi	r17, 0x01	; 1
    1292:	0f c0       	rjmp	.+30     	; 0x12b2 <display_str+0x44>
		if (*(s+1) == '.') {
    1294:	99 81       	ldd	r25, Y+1	; 0x01
    1296:	9e 32       	cpi	r25, 0x2E	; 46
    1298:	39 f4       	brne	.+14     	; 0x12a8 <display_str+0x3a>
			// Period follows: add decimal point to this character
			display_char (*s++ | 0x80, i);
    129a:	21 96       	adiw	r28, 0x01	; 1
    129c:	80 68       	ori	r24, 0x80	; 128
    129e:	61 2f       	mov	r22, r17
    12a0:	0e 94 79 06 	call	0xcf2	; 0xcf2 <display_char>
			limit++;
    12a4:	0f 5f       	subi	r16, 0xFF	; 255
    12a6:	03 c0       	rjmp	.+6      	; 0x12ae <display_str+0x40>
		} else
			display_char (*s, i);
    12a8:	61 2f       	mov	r22, r17
    12aa:	0e 94 79 06 	call	0xcf2	; 0xcf2 <display_char>
	uart_puts(s);
	DEBUGP("]");
#endif

	// up to 8 characters
	for (i = 1; *s && i < limit; s++, i++) {
    12ae:	21 96       	adiw	r28, 0x01	; 1
    12b0:	1f 5f       	subi	r17, 0xFF	; 255
    12b2:	88 81       	ld	r24, Y
    12b4:	88 23       	and	r24, r24
    12b6:	11 f0       	breq	.+4      	; 0x12bc <display_str+0x4e>
    12b8:	10 17       	cp	r17, r16
    12ba:	60 f3       	brcs	.-40     	; 0x1294 <display_str+0x26>
			display_char (*s++ | 0x80, i);
			limit++;
		} else
			display_char (*s, i);
	}	
}
    12bc:	df 91       	pop	r29
    12be:	cf 91       	pop	r28
    12c0:	1f 91       	pop	r17
    12c2:	0f 91       	pop	r16
    12c4:	08 95       	ret

000012c6 <display_temp>:
}

const char temp_fmt[] PROGMEM = " %3d.%d%c";

void display_temp(void) 
{
    12c6:	0f 93       	push	r16
    12c8:	1f 93       	push	r17
    12ca:	cf 93       	push	r28
    12cc:	df 93       	push	r29
    12ce:	cd b7       	in	r28, 0x3d	; 61
    12d0:	de b7       	in	r29, 0x3e	; 62
    12d2:	2b 97       	sbiw	r28, 0x0b	; 11
    12d4:	0f b6       	in	r0, 0x3f	; 63
    12d6:	f8 94       	cli
    12d8:	de bf       	out	0x3e, r29	; 62
    12da:	0f be       	out	0x3f, r0	; 63
    12dc:	cd bf       	out	0x3d, r28	; 61
	char c, d[DISPLAYSIZE];
	uint8_t dt[2];
	uint16_t t;
	
	twiReadRegN (0xd0, 0x11, 2, dt);	// Read temperature from ChronoDot
    12de:	80 ed       	ldi	r24, 0xD0	; 208
    12e0:	61 e1       	ldi	r22, 0x11	; 17
    12e2:	42 e0       	ldi	r20, 0x02	; 2
    12e4:	9e 01       	movw	r18, r28
    12e6:	2f 5f       	subi	r18, 0xFF	; 255
    12e8:	3f 4f       	sbci	r19, 0xFF	; 255
    12ea:	0e 94 10 12 	call	0x2420	; 0x2420 <twiReadRegN>
	t = ((dt[0] << 8) | dt[1]) >> 6;	// in degrees C/4
    12ee:	99 81       	ldd	r25, Y+1	; 0x01
    12f0:	80 e0       	ldi	r24, 0x00	; 0
    12f2:	0a 81       	ldd	r16, Y+2	; 0x02
    12f4:	10 e0       	ldi	r17, 0x00	; 0
    12f6:	08 2b       	or	r16, r24
    12f8:	19 2b       	or	r17, r25
    12fa:	a6 e0       	ldi	r26, 0x06	; 6
    12fc:	15 95       	asr	r17
    12fe:	07 95       	ror	r16
    1300:	aa 95       	dec	r26
    1302:	e1 f7       	brne	.-8      	; 0x12fc <display_temp+0x36>

	display_clear ();
    1304:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>
	//if (region == REGION_US) {
		t = t * 9/5 + (32 << 2);		// convert to degrees F/4
    1308:	c8 01       	movw	r24, r16
    130a:	b3 e0       	ldi	r27, 0x03	; 3
    130c:	88 0f       	add	r24, r24
    130e:	99 1f       	adc	r25, r25
    1310:	ba 95       	dec	r27
    1312:	e1 f7       	brne	.-8      	; 0x130c <display_temp+0x46>
    1314:	80 0f       	add	r24, r16
    1316:	91 1f       	adc	r25, r17
    1318:	65 e0       	ldi	r22, 0x05	; 5
    131a:	70 e0       	ldi	r23, 0x00	; 0
    131c:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
    1320:	60 58       	subi	r22, 0x80	; 128
    1322:	7f 4f       	sbci	r23, 0xFF	; 255
	/*
	} else {
		c = 'c';
	}
	*/
	sprintf_P (d, temp_fmt, t/4, (t % 4)*10/4, c);
    1324:	8d b7       	in	r24, 0x3d	; 61
    1326:	9e b7       	in	r25, 0x3e	; 62
    1328:	0a 97       	sbiw	r24, 0x0a	; 10
    132a:	0f b6       	in	r0, 0x3f	; 63
    132c:	f8 94       	cli
    132e:	9e bf       	out	0x3e, r25	; 62
    1330:	0f be       	out	0x3f, r0	; 63
    1332:	8d bf       	out	0x3d, r24	; 61
    1334:	ed b7       	in	r30, 0x3d	; 61
    1336:	fe b7       	in	r31, 0x3e	; 62
    1338:	31 96       	adiw	r30, 0x01	; 1
    133a:	8e 01       	movw	r16, r28
    133c:	0d 5f       	subi	r16, 0xFD	; 253
    133e:	1f 4f       	sbci	r17, 0xFF	; 255
    1340:	ad b7       	in	r26, 0x3d	; 61
    1342:	be b7       	in	r27, 0x3e	; 62
    1344:	12 96       	adiw	r26, 0x02	; 2
    1346:	1c 93       	st	X, r17
    1348:	0e 93       	st	-X, r16
    134a:	11 97       	sbiw	r26, 0x01	; 1
    134c:	88 e6       	ldi	r24, 0x68	; 104
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	93 83       	std	Z+3, r25	; 0x03
    1352:	82 83       	std	Z+2, r24	; 0x02
    1354:	cb 01       	movw	r24, r22
    1356:	96 95       	lsr	r25
    1358:	87 95       	ror	r24
    135a:	96 95       	lsr	r25
    135c:	87 95       	ror	r24
    135e:	95 83       	std	Z+5, r25	; 0x05
    1360:	84 83       	std	Z+4, r24	; 0x04
    1362:	63 70       	andi	r22, 0x03	; 3
    1364:	70 70       	andi	r23, 0x00	; 0
    1366:	cb 01       	movw	r24, r22
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	43 e0       	ldi	r20, 0x03	; 3
    136e:	66 0f       	add	r22, r22
    1370:	77 1f       	adc	r23, r23
    1372:	4a 95       	dec	r20
    1374:	e1 f7       	brne	.-8      	; 0x136e <display_temp+0xa8>
    1376:	86 0f       	add	r24, r22
    1378:	97 1f       	adc	r25, r23
    137a:	96 95       	lsr	r25
    137c:	87 95       	ror	r24
    137e:	96 95       	lsr	r25
    1380:	87 95       	ror	r24
    1382:	97 83       	std	Z+7, r25	; 0x07
    1384:	86 83       	std	Z+6, r24	; 0x06
    1386:	86 e6       	ldi	r24, 0x66	; 102
    1388:	90 e0       	ldi	r25, 0x00	; 0
    138a:	91 87       	std	Z+9, r25	; 0x09
    138c:	80 87       	std	Z+8, r24	; 0x08
    138e:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
	display_str (d);
    1392:	8d b7       	in	r24, 0x3d	; 61
    1394:	9e b7       	in	r25, 0x3e	; 62
    1396:	0a 96       	adiw	r24, 0x0a	; 10
    1398:	0f b6       	in	r0, 0x3f	; 63
    139a:	f8 94       	cli
    139c:	9e bf       	out	0x3e, r25	; 62
    139e:	0f be       	out	0x3f, r0	; 63
    13a0:	8d bf       	out	0x3d, r24	; 61
    13a2:	c8 01       	movw	r24, r16
    13a4:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
}
    13a8:	2b 96       	adiw	r28, 0x0b	; 11
    13aa:	0f b6       	in	r0, 0x3f	; 63
    13ac:	f8 94       	cli
    13ae:	de bf       	out	0x3e, r29	; 62
    13b0:	0f be       	out	0x3f, r0	; 63
    13b2:	cd bf       	out	0x3d, r28	; 61
    13b4:	df 91       	pop	r29
    13b6:	cf 91       	pop	r28
    13b8:	1f 91       	pop	r17
    13ba:	0f 91       	pop	r16
    13bc:	08 95       	ret

000013be <display_alarm>:
const char alarm_fmt1[] PROGMEM = "%2d:%02d %cm";
const char alarm_fmt2[] PROGMEM = "%02d:%02d";

// Kinda like display_time but just hours and minutes
void display_alarm(uint8_t h, uint8_t m)
{ 
    13be:	1f 93       	push	r17
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	cd b7       	in	r28, 0x3d	; 61
    13c6:	de b7       	in	r29, 0x3e	; 62
    13c8:	2a 97       	sbiw	r28, 0x0a	; 10
    13ca:	0f b6       	in	r0, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	de bf       	out	0x3e, r29	; 62
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	cd bf       	out	0x3d, r28	; 61
    13d4:	16 2f       	mov	r17, r22
	char c, d[DISPLAYSIZE];

	display_clear();
    13d6:	8a 87       	std	Y+10, r24	; 0x0a
    13d8:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>

	// check euro or US style time
	if (region == REGION_US) {
    13dc:	90 91 14 01 	lds	r25, 0x0114
    13e0:	8a 85       	ldd	r24, Y+10	; 0x0a
    13e2:	99 23       	and	r25, r25
    13e4:	91 f5       	brne	.+100    	; 0x144a <display_alarm+0x8c>
		c = (h >= 12) ? 'p' : 'a';
    13e6:	8c 30       	cpi	r24, 0x0C	; 12
    13e8:	10 f0       	brcs	.+4      	; 0x13ee <display_alarm+0x30>
    13ea:	20 e7       	ldi	r18, 0x70	; 112
    13ec:	01 c0       	rjmp	.+2      	; 0x13f0 <display_alarm+0x32>
    13ee:	21 e6       	ldi	r18, 0x61	; 97
		h = (h+11)%12+1;
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	0b 96       	adiw	r24, 0x0b	; 11
    13f4:	6c e0       	ldi	r22, 0x0C	; 12
    13f6:	70 e0       	ldi	r23, 0x00	; 0
    13f8:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
		sprintf_P (d, alarm_fmt1, h, m, c);
    13fc:	4d b7       	in	r20, 0x3d	; 61
    13fe:	5e b7       	in	r21, 0x3e	; 62
    1400:	4a 50       	subi	r20, 0x0A	; 10
    1402:	50 40       	sbci	r21, 0x00	; 0
    1404:	0f b6       	in	r0, 0x3f	; 63
    1406:	f8 94       	cli
    1408:	5e bf       	out	0x3e, r21	; 62
    140a:	0f be       	out	0x3f, r0	; 63
    140c:	4d bf       	out	0x3d, r20	; 61
    140e:	ed b7       	in	r30, 0x3d	; 61
    1410:	fe b7       	in	r31, 0x3e	; 62
    1412:	31 96       	adiw	r30, 0x01	; 1
    1414:	ae 01       	movw	r20, r28
    1416:	4f 5f       	subi	r20, 0xFF	; 255
    1418:	5f 4f       	sbci	r21, 0xFF	; 255
    141a:	ad b7       	in	r26, 0x3d	; 61
    141c:	be b7       	in	r27, 0x3e	; 62
    141e:	12 96       	adiw	r26, 0x02	; 2
    1420:	5c 93       	st	X, r21
    1422:	4e 93       	st	-X, r20
    1424:	11 97       	sbiw	r26, 0x01	; 1
    1426:	4c e7       	ldi	r20, 0x7C	; 124
    1428:	50 e0       	ldi	r21, 0x00	; 0
    142a:	53 83       	std	Z+3, r21	; 0x03
    142c:	42 83       	std	Z+2, r20	; 0x02
	display_clear();

	// check euro or US style time
	if (region == REGION_US) {
		c = (h >= 12) ? 'p' : 'a';
		h = (h+11)%12+1;
    142e:	8f 5f       	subi	r24, 0xFF	; 255
		sprintf_P (d, alarm_fmt1, h, m, c);
    1430:	84 83       	std	Z+4, r24	; 0x04
    1432:	15 82       	std	Z+5, r1	; 0x05
    1434:	16 83       	std	Z+6, r17	; 0x06
    1436:	17 82       	std	Z+7, r1	; 0x07
    1438:	20 87       	std	Z+8, r18	; 0x08
    143a:	11 86       	std	Z+9, r1	; 0x09
    143c:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
    1440:	2d b7       	in	r18, 0x3d	; 61
    1442:	3e b7       	in	r19, 0x3e	; 62
    1444:	26 5f       	subi	r18, 0xF6	; 246
    1446:	3f 4f       	sbci	r19, 0xFF	; 255
    1448:	23 c0       	rjmp	.+70     	; 0x1490 <display_alarm+0xd2>
	} else
		sprintf_P (d, alarm_fmt2, h, m);
    144a:	4d b7       	in	r20, 0x3d	; 61
    144c:	5e b7       	in	r21, 0x3e	; 62
    144e:	48 50       	subi	r20, 0x08	; 8
    1450:	50 40       	sbci	r21, 0x00	; 0
    1452:	0f b6       	in	r0, 0x3f	; 63
    1454:	f8 94       	cli
    1456:	5e bf       	out	0x3e, r21	; 62
    1458:	0f be       	out	0x3f, r0	; 63
    145a:	4d bf       	out	0x3d, r20	; 61
    145c:	ed b7       	in	r30, 0x3d	; 61
    145e:	fe b7       	in	r31, 0x3e	; 62
    1460:	31 96       	adiw	r30, 0x01	; 1
    1462:	9e 01       	movw	r18, r28
    1464:	2f 5f       	subi	r18, 0xFF	; 255
    1466:	3f 4f       	sbci	r19, 0xFF	; 255
    1468:	ad b7       	in	r26, 0x3d	; 61
    146a:	be b7       	in	r27, 0x3e	; 62
    146c:	12 96       	adiw	r26, 0x02	; 2
    146e:	3c 93       	st	X, r19
    1470:	2e 93       	st	-X, r18
    1472:	11 97       	sbiw	r26, 0x01	; 1
    1474:	22 e7       	ldi	r18, 0x72	; 114
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	33 83       	std	Z+3, r19	; 0x03
    147a:	22 83       	std	Z+2, r18	; 0x02
    147c:	84 83       	std	Z+4, r24	; 0x04
    147e:	15 82       	std	Z+5, r1	; 0x05
    1480:	16 83       	std	Z+6, r17	; 0x06
    1482:	17 82       	std	Z+7, r1	; 0x07
    1484:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
    1488:	2d b7       	in	r18, 0x3d	; 61
    148a:	3e b7       	in	r19, 0x3e	; 62
    148c:	28 5f       	subi	r18, 0xF8	; 248
    148e:	3f 4f       	sbci	r19, 0xFF	; 255
    1490:	0f b6       	in	r0, 0x3f	; 63
    1492:	f8 94       	cli
    1494:	3e bf       	out	0x3e, r19	; 62
    1496:	0f be       	out	0x3f, r0	; 63
    1498:	2d bf       	out	0x3d, r18	; 61
	display_str (d);
    149a:	ce 01       	movw	r24, r28
    149c:	01 96       	adiw	r24, 0x01	; 1
    149e:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
}
    14a2:	2a 96       	adiw	r28, 0x0a	; 10
    14a4:	0f b6       	in	r0, 0x3f	; 63
    14a6:	f8 94       	cli
    14a8:	de bf       	out	0x3e, r29	; 62
    14aa:	0f be       	out	0x3f, r0	; 63
    14ac:	cd bf       	out	0x3d, r28	; 61
    14ae:	df 91       	pop	r29
    14b0:	cf 91       	pop	r28
    14b2:	1f 91       	pop	r17
    14b4:	08 95       	ret

000014b6 <setalarmstate>:
}

// This turns on/off the alarm when the switch has been
// set. It also displays the alarm time
void setalarmstate(uint8_t on) {
	if (on) { 
    14b6:	88 23       	and	r24, r24
    14b8:	51 f1       	breq	.+84     	; 0x150e <setalarmstate+0x58>
		// Don't display the alarm/beep if we already have
		if	(!flag(f_alarm_on)) {
    14ba:	80 91 46 01 	lds	r24, 0x0146
    14be:	86 fd       	sbrc	r24, 6
    14c0:	46 c0       	rjmp	.+140    	; 0x154e <setalarmstate+0x98>
			set_flag (f_alarm_on);						// alarm on!
    14c2:	80 91 46 01 	lds	r24, 0x0146
    14c6:	80 64       	ori	r24, 0x40	; 64
    14c8:	80 93 46 01 	sts	0x0146, r24
			snoozetimer = 0;					// reset snoozing
    14cc:	10 92 44 01 	sts	0x0144, r1
    14d0:	10 92 43 01 	sts	0x0143, r1
			display_Pstr(PSTR("alarm on"));			// show the status on the VFD tube
    14d4:	81 ef       	ldi	r24, 0xF1	; 241
    14d6:	92 e0       	ldi	r25, 0x02	; 2
    14d8:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
			clr_flag(f_show_time);			// its not actually SHOW_SNOOZE but just anything but SHOW_TIME
    14dc:	80 91 46 01 	lds	r24, 0x0146
    14e0:	8f 77       	andi	r24, 0x7F	; 127
    14e2:	80 93 46 01 	sts	0x0146, r24
			delayms(1000);
    14e6:	88 ee       	ldi	r24, 0xE8	; 232
    14e8:	93 e0       	ldi	r25, 0x03	; 3
    14ea:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
			display_alarm(alarm_h, alarm_m);	// show the current alarm time set
    14ee:	80 91 38 01 	lds	r24, 0x0138
    14f2:	60 91 1a 01 	lds	r22, 0x011A
    14f6:	0e 94 df 09 	call	0x13be	; 0x13be <display_alarm>
			delayms(1000);
    14fa:	88 ee       	ldi	r24, 0xE8	; 232
    14fc:	93 e0       	ldi	r25, 0x03	; 3
    14fe:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
			set_flag(f_show_time);
    1502:	80 91 46 01 	lds	r24, 0x0146
    1506:	80 68       	ori	r24, 0x80	; 128
    1508:	80 93 46 01 	sts	0x0146, r24
    150c:	08 95       	ret
		}
	} else {
		if (flag(f_alarm_on)) {
    150e:	80 91 46 01 	lds	r24, 0x0146
    1512:	86 ff       	sbrs	r24, 6
    1514:	1c c0       	rjmp	.+56     	; 0x154e <setalarmstate+0x98>
			clr_flag (f_alarm_on);	// turn off the alarm
    1516:	80 91 46 01 	lds	r24, 0x0146
    151a:	8f 7b       	andi	r24, 0xBF	; 191
    151c:	80 93 46 01 	sts	0x0146, r24
			snoozetimer = 0;
    1520:	10 92 44 01 	sts	0x0144, r1
    1524:	10 92 43 01 	sts	0x0143, r1
			if (alarming) {
    1528:	80 91 3a 01 	lds	r24, 0x013A
    152c:	88 23       	and	r24, r24
    152e:	79 f0       	breq	.+30     	; 0x154e <setalarmstate+0x98>
				// if the alarm is going off, we should turn it off and quiet the speaker
				DEBUGP("alarm off");
    1530:	87 ee       	ldi	r24, 0xE7	; 231
    1532:	92 e0       	ldi	r25, 0x02	; 2
    1534:	61 e0       	ldi	r22, 0x01	; 1
    1536:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
				alarming = 0;
    153a:	10 92 3a 01 	sts	0x013A, r1
				TCCR1B &= ~_BV(CS11); // turn it off!
    153e:	80 91 81 00 	lds	r24, 0x0081
    1542:	8d 7f       	andi	r24, 0xFD	; 253
    1544:	80 93 81 00 	sts	0x0081, r24
				PORTB |= _BV(SPK1) | _BV(SPK2);
    1548:	85 b1       	in	r24, 0x05	; 5
    154a:	86 60       	ori	r24, 0x06	; 6
    154c:	85 b9       	out	0x05, r24	; 5
    154e:	08 95       	ret

00001550 <set_alarm>:
}

/**************************** SUB-MENUS *****************************/

void set_alarm(void) 
{
    1550:	af 92       	push	r10
    1552:	bf 92       	push	r11
    1554:	cf 92       	push	r12
    1556:	df 92       	push	r13
    1558:	ef 92       	push	r14
    155a:	ff 92       	push	r15
    155c:	0f 93       	push	r16
    155e:	1f 93       	push	r17
    1560:	cf 93       	push	r28
    1562:	df 93       	push	r29
	uint8_t mode;
	uint8_t hour, min, sec;
	uint8_t b;
		
	display_Pstr(PSTR("set alarm"));
    1564:	89 e7       	ldi	r24, 0x79	; 121
    1566:	92 e0       	ldi	r25, 0x02	; 2
    1568:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>

	hour = min = sec = 0;
	mode = SHOW_MENU;

	hour = alarm_h;
    156c:	c0 91 38 01 	lds	r28, 0x0138
	min = alarm_m;
    1570:	d0 91 1a 01 	lds	r29, 0x011A
	sec = 0;
	
	timeoutcounter = 10;
    1574:	8a e0       	ldi	r24, 0x0A	; 10
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	90 93 41 01 	sts	0x0141, r25
    157c:	80 93 40 01 	sts	0x0140, r24
	brepeat |= _BV(2);		// Repeat button 2 if held down
    1580:	80 91 3f 01 	lds	r24, 0x013F
    1584:	84 60       	ori	r24, 0x04	; 4
    1586:	80 93 3f 01 	sts	0x013F, r24
	uint8_t b;
		
	display_Pstr(PSTR("set alarm"));

	hour = min = sec = 0;
	mode = SHOW_MENU;
    158a:	10 e0       	ldi	r17, 0x00	; 0
		b = buttons;	// Do this so ISR can't slip in a button in the middle of the loop
		if (b & _BV(0)) { // mode change
			break;
		}
		if (buttons & 0x7) {
			timeoutcounter = 10;	
    158c:	6a e0       	ldi	r22, 0x0A	; 10
    158e:	e6 2e       	mov	r14, r22
    1590:	f1 2c       	mov	r15, r1
				display_alarm(hour, min);
				display[1] |= 0x1;
				display[2] |= 0x1;
			}
			if (mode == SET_MIN) {
				min = (min+1) % 60;
    1592:	7c e3       	ldi	r23, 0x3C	; 60
    1594:	c7 2e       	mov	r12, r23
    1596:	d1 2c       	mov	r13, r1
		}
		if (b & _BV(2)) {
			button_clear(2);

			if (mode == SET_HOUR) {
				hour = (hour+1) % 24;
    1598:	e8 e1       	ldi	r30, 0x18	; 24
    159a:	ae 2e       	mov	r10, r30
    159c:	b1 2c       	mov	r11, r1
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    159e:	a8 95       	wdr
	timeoutcounter = 10;
	brepeat |= _BV(2);		// Repeat button 2 if held down
	
	while (1) {
		kickthedog();
		b = buttons;	// Do this so ISR can't slip in a button in the middle of the loop
    15a0:	00 91 3b 01 	lds	r16, 0x013B
		if (b & _BV(0)) { // mode change
    15a4:	00 fd       	sbrc	r16, 0
    15a6:	a0 c0       	rjmp	.+320    	; 0x16e8 <set_alarm+0x198>
			break;
		}
		if (buttons & 0x7) {
    15a8:	80 91 3b 01 	lds	r24, 0x013B
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	87 70       	andi	r24, 0x07	; 7
    15b0:	90 70       	andi	r25, 0x00	; 0
    15b2:	00 97       	sbiw	r24, 0x00	; 0
    15b4:	29 f0       	breq	.+10     	; 0x15c0 <set_alarm+0x70>
			timeoutcounter = 10;	
    15b6:	f0 92 41 01 	sts	0x0141, r15
    15ba:	e0 92 40 01 	sts	0x0140, r14
    15be:	1c c0       	rjmp	.+56     	; 0x15f8 <set_alarm+0xa8>
			// timeout w/no buttons pressed after 3 seconds?
		} else if (!timeoutcounter) {
    15c0:	80 91 40 01 	lds	r24, 0x0140
    15c4:	90 91 41 01 	lds	r25, 0x0141
    15c8:	00 97       	sbiw	r24, 0x00	; 0
    15ca:	b1 f4       	brne	.+44     	; 0x15f8 <set_alarm+0xa8>
			//timed out!
			set_flag(f_show_time);		 
    15cc:	80 91 46 01 	lds	r24, 0x0146
    15d0:	80 68       	ori	r24, 0x80	; 128
    15d2:	80 93 46 01 	sts	0x0146, r24
			alarm_h = hour;
    15d6:	c0 93 38 01 	sts	0x0138, r28
			alarm_m = min;
    15da:	d0 93 1a 01 	sts	0x011A, r29
			eeprom_write_byte((uint8_t *)EE_ALARM_HOUR, alarm_h);		
    15de:	60 91 38 01 	lds	r22, 0x0138
    15e2:	87 e0       	ldi	r24, 0x07	; 7
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
			eeprom_write_byte((uint8_t *)EE_ALARM_MIN, alarm_m);		
    15ea:	60 91 1a 01 	lds	r22, 0x011A
    15ee:	88 e0       	ldi	r24, 0x08	; 8
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
			break;
    15f6:	78 c0       	rjmp	.+240    	; 0x16e8 <set_alarm+0x198>
		}
		if (b & _BV(1)) {
    15f8:	01 ff       	sbrs	r16, 1
    15fa:	3f c0       	rjmp	.+126    	; 0x167a <set_alarm+0x12a>
			button_clear(1);
    15fc:	80 91 3b 01 	lds	r24, 0x013B
    1600:	8d 7f       	andi	r24, 0xFD	; 253
    1602:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
    1606:	11 23       	and	r17, r17
    1608:	81 f4       	brne	.+32     	; 0x162a <set_alarm+0xda>
				// ok now it's selected
				mode = SET_HOUR;
				display_alarm(hour, min);
    160a:	8c 2f       	mov	r24, r28
    160c:	6d 2f       	mov	r22, r29
    160e:	0e 94 df 09 	call	0x13be	; 0x13be <display_alarm>
				display[1] |= 0x1;
    1612:	80 91 2b 01 	lds	r24, 0x012B
    1616:	81 60       	ori	r24, 0x01	; 1
    1618:	80 93 2b 01 	sts	0x012B, r24
				display[2] |= 0x1;	
    161c:	80 91 2c 01 	lds	r24, 0x012C
    1620:	81 60       	ori	r24, 0x01	; 1
    1622:	80 93 2c 01 	sts	0x012C, r24
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
				// ok now it's selected
				mode = SET_HOUR;
    1626:	11 e0       	ldi	r17, 0x01	; 1
    1628:	28 c0       	rjmp	.+80     	; 0x167a <set_alarm+0x12a>
				display_alarm(hour, min);
				display[1] |= 0x1;
				display[2] |= 0x1;	
			} else if (mode == SET_HOUR) {
    162a:	11 30       	cpi	r17, 0x01	; 1
    162c:	81 f4       	brne	.+32     	; 0x164e <set_alarm+0xfe>
				mode = SET_MIN;
				display_alarm(hour, min);
    162e:	8c 2f       	mov	r24, r28
    1630:	6d 2f       	mov	r22, r29
    1632:	0e 94 df 09 	call	0x13be	; 0x13be <display_alarm>
				display[4] |= 0x1;
    1636:	80 91 2e 01 	lds	r24, 0x012E
    163a:	81 60       	ori	r24, 0x01	; 1
    163c:	80 93 2e 01 	sts	0x012E, r24
				display[5] |= 0x1;
    1640:	80 91 2f 01 	lds	r24, 0x012F
    1644:	81 60       	ori	r24, 0x01	; 1
    1646:	80 93 2f 01 	sts	0x012F, r24
				mode = SET_HOUR;
				display_alarm(hour, min);
				display[1] |= 0x1;
				display[2] |= 0x1;	
			} else if (mode == SET_HOUR) {
				mode = SET_MIN;
    164a:	12 e0       	ldi	r17, 0x02	; 2
    164c:	16 c0       	rjmp	.+44     	; 0x167a <set_alarm+0x12a>
				display_alarm(hour, min);
				display[4] |= 0x1;
				display[5] |= 0x1;
			} else {
				// done!
				alarm_h = hour;
    164e:	c0 93 38 01 	sts	0x0138, r28
				alarm_m = min;
    1652:	d0 93 1a 01 	sts	0x011A, r29
				eeprom_write_byte((uint8_t *)EE_ALARM_HOUR, alarm_h);		
    1656:	60 91 38 01 	lds	r22, 0x0138
    165a:	87 e0       	ldi	r24, 0x07	; 7
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
				eeprom_write_byte((uint8_t *)EE_ALARM_MIN, alarm_m);		
    1662:	60 91 1a 01 	lds	r22, 0x011A
    1666:	88 e0       	ldi	r24, 0x08	; 8
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
				set_flag(f_show_time);
    166e:	80 91 46 01 	lds	r24, 0x0146
    1672:	80 68       	ori	r24, 0x80	; 128
    1674:	80 93 46 01 	sts	0x0146, r24
				break;
    1678:	37 c0       	rjmp	.+110    	; 0x16e8 <set_alarm+0x198>
			}
		}
		if (b & _BV(2)) {
    167a:	02 ff       	sbrs	r16, 2
    167c:	90 cf       	rjmp	.-224    	; 0x159e <set_alarm+0x4e>
			button_clear(2);
    167e:	80 91 3b 01 	lds	r24, 0x013B
    1682:	8b 7f       	andi	r24, 0xFB	; 251
    1684:	80 93 3b 01 	sts	0x013B, r24

			if (mode == SET_HOUR) {
    1688:	11 30       	cpi	r17, 0x01	; 1
    168a:	a9 f4       	brne	.+42     	; 0x16b6 <set_alarm+0x166>
				hour = (hour+1) % 24;
    168c:	8c 2f       	mov	r24, r28
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	01 96       	adiw	r24, 0x01	; 1
    1692:	b5 01       	movw	r22, r10
    1694:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    1698:	c8 2f       	mov	r28, r24
				display_alarm(hour, min);
    169a:	6d 2f       	mov	r22, r29
    169c:	0e 94 df 09 	call	0x13be	; 0x13be <display_alarm>
				display[1] |= 0x1;
    16a0:	80 91 2b 01 	lds	r24, 0x012B
    16a4:	81 60       	ori	r24, 0x01	; 1
    16a6:	80 93 2b 01 	sts	0x012B, r24
				display[2] |= 0x1;
    16aa:	80 91 2c 01 	lds	r24, 0x012C
    16ae:	81 60       	ori	r24, 0x01	; 1
    16b0:	80 93 2c 01 	sts	0x012C, r24
    16b4:	74 cf       	rjmp	.-280    	; 0x159e <set_alarm+0x4e>
			}
			if (mode == SET_MIN) {
    16b6:	12 30       	cpi	r17, 0x02	; 2
    16b8:	09 f0       	breq	.+2      	; 0x16bc <set_alarm+0x16c>
    16ba:	71 cf       	rjmp	.-286    	; 0x159e <set_alarm+0x4e>
				min = (min+1) % 60;
    16bc:	8d 2f       	mov	r24, r29
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	01 96       	adiw	r24, 0x01	; 1
    16c2:	b6 01       	movw	r22, r12
    16c4:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    16c8:	68 2f       	mov	r22, r24
    16ca:	d8 2f       	mov	r29, r24
				display_alarm(hour, min);
    16cc:	8c 2f       	mov	r24, r28
    16ce:	0e 94 df 09 	call	0x13be	; 0x13be <display_alarm>
				display[4] |= 0x1;
    16d2:	80 91 2e 01 	lds	r24, 0x012E
    16d6:	81 60       	ori	r24, 0x01	; 1
    16d8:	80 93 2e 01 	sts	0x012E, r24
				display[5] |= 0x1;
    16dc:	80 91 2f 01 	lds	r24, 0x012F
    16e0:	81 60       	ori	r24, 0x01	; 1
    16e2:	80 93 2f 01 	sts	0x012F, r24
    16e6:	5b cf       	rjmp	.-330    	; 0x159e <set_alarm+0x4e>
			}
		}
	}
	brepeat &= ~_BV(2);
    16e8:	80 91 3f 01 	lds	r24, 0x013F
    16ec:	8b 7f       	andi	r24, 0xFB	; 251
    16ee:	80 93 3f 01 	sts	0x013F, r24
}
    16f2:	df 91       	pop	r29
    16f4:	cf 91       	pop	r28
    16f6:	1f 91       	pop	r17
    16f8:	0f 91       	pop	r16
    16fa:	ff 90       	pop	r15
    16fc:	ef 90       	pop	r14
    16fe:	df 90       	pop	r13
    1700:	cf 90       	pop	r12
    1702:	bf 90       	pop	r11
    1704:	af 90       	pop	r10
    1706:	08 95       	ret

00001708 <display_sdate>:

const char date_fmt2[] PROGMEM = "%S %-d";

// This is more "Sunday June 21" style
void display_sdate(void)
{
    1708:	ef 92       	push	r14
    170a:	ff 92       	push	r15
    170c:	1f 93       	push	r17
    170e:	cf 93       	push	r28
    1710:	df 93       	push	r29
    1712:	cd b7       	in	r28, 0x3d	; 61
    1714:	de b7       	in	r29, 0x3e	; 62
    1716:	2b 97       	sbiw	r28, 0x0b	; 11
    1718:	0f b6       	in	r0, 0x3f	; 63
    171a:	f8 94       	cli
    171c:	de bf       	out	0x3e, r29	; 62
    171e:	0f be       	out	0x3f, r0	; 63
    1720:	cd bf       	out	0x3d, r28	; 61
	char d[DISPLAYSIZE];
	uint8_t mm, dd;
	PGM_P p;

	mm = date_m;
    1722:	e0 90 3e 01 	lds	r14, 0x013E
	dd = date_d;
    1726:	10 91 29 01 	lds	r17, 0x0129
	if (flag(f_dst_offset) && time_h == 23) {
    172a:	80 91 46 01 	lds	r24, 0x0146
    172e:	80 ff       	sbrs	r24, 0
    1730:	0e c0       	rjmp	.+28     	; 0x174e <display_sdate+0x46>
    1732:	80 91 15 01 	lds	r24, 0x0115
    1736:	87 31       	cpi	r24, 0x17	; 23
    1738:	51 f4       	brne	.+20     	; 0x174e <display_sdate+0x46>
		if (++dd > monthlen (date_y, mm)) {
    173a:	1f 5f       	subi	r17, 0xFF	; 255
    173c:	80 91 19 01 	lds	r24, 0x0119
    1740:	6e 2d       	mov	r22, r14
    1742:	0e 94 28 04 	call	0x850	; 0x850 <monthlen>
    1746:	81 17       	cp	r24, r17
    1748:	10 f4       	brcc	.+4      	; 0x174e <display_sdate+0x46>
			dd = 1;
			++mm;
    174a:	e3 94       	inc	r14

	mm = date_m;
	dd = date_d;
	if (flag(f_dst_offset) && time_h == 23) {
		if (++dd > monthlen (date_y, mm)) {
			dd = 1;
    174c:	11 e0       	ldi	r17, 0x01	; 1
			++mm;
		}
	}
	display_clear ();
    174e:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>
	memcpy_P (&p, &monname[mm-1], sizeof(PGM_P));
    1752:	6e 2d       	mov	r22, r14
    1754:	70 e0       	ldi	r23, 0x00	; 0
    1756:	66 0f       	add	r22, r22
    1758:	77 1f       	adc	r23, r23
    175a:	62 57       	subi	r22, 0x72	; 114
    175c:	7f 4f       	sbci	r23, 0xFF	; 255
    175e:	ce 01       	movw	r24, r28
    1760:	01 96       	adiw	r24, 0x01	; 1
    1762:	42 e0       	ldi	r20, 0x02	; 2
    1764:	50 e0       	ldi	r21, 0x00	; 0
    1766:	0e 94 bb 15 	call	0x2b76	; 0x2b76 <memcpy_P>
	sprintf_P (d, date_fmt2, p, dd);
    176a:	8d b7       	in	r24, 0x3d	; 61
    176c:	9e b7       	in	r25, 0x3e	; 62
    176e:	08 97       	sbiw	r24, 0x08	; 8
    1770:	0f b6       	in	r0, 0x3f	; 63
    1772:	f8 94       	cli
    1774:	9e bf       	out	0x3e, r25	; 62
    1776:	0f be       	out	0x3f, r0	; 63
    1778:	8d bf       	out	0x3d, r24	; 61
    177a:	ed b7       	in	r30, 0x3d	; 61
    177c:	fe b7       	in	r31, 0x3e	; 62
    177e:	31 96       	adiw	r30, 0x01	; 1
    1780:	a3 e0       	ldi	r26, 0x03	; 3
    1782:	ea 2e       	mov	r14, r26
    1784:	f1 2c       	mov	r15, r1
    1786:	ec 0e       	add	r14, r28
    1788:	fd 1e       	adc	r15, r29
    178a:	ad b7       	in	r26, 0x3d	; 61
    178c:	be b7       	in	r27, 0x3e	; 62
    178e:	12 96       	adiw	r26, 0x02	; 2
    1790:	fc 92       	st	X, r15
    1792:	ee 92       	st	-X, r14
    1794:	11 97       	sbiw	r26, 0x01	; 1
    1796:	89 e8       	ldi	r24, 0x89	; 137
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	93 83       	std	Z+3, r25	; 0x03
    179c:	82 83       	std	Z+2, r24	; 0x02
    179e:	89 81       	ldd	r24, Y+1	; 0x01
    17a0:	9a 81       	ldd	r25, Y+2	; 0x02
    17a2:	95 83       	std	Z+5, r25	; 0x05
    17a4:	84 83       	std	Z+4, r24	; 0x04
    17a6:	16 83       	std	Z+6, r17	; 0x06
    17a8:	17 82       	std	Z+7, r1	; 0x07
    17aa:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
	display_str (d);
    17ae:	8d b7       	in	r24, 0x3d	; 61
    17b0:	9e b7       	in	r25, 0x3e	; 62
    17b2:	08 96       	adiw	r24, 0x08	; 8
    17b4:	0f b6       	in	r0, 0x3f	; 63
    17b6:	f8 94       	cli
    17b8:	9e bf       	out	0x3e, r25	; 62
    17ba:	0f be       	out	0x3f, r0	; 63
    17bc:	8d bf       	out	0x3d, r24	; 61
    17be:	c7 01       	movw	r24, r14
    17c0:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
}
    17c4:	2b 96       	adiw	r28, 0x0b	; 11
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	f8 94       	cli
    17ca:	de bf       	out	0x3e, r29	; 62
    17cc:	0f be       	out	0x3f, r0	; 63
    17ce:	cd bf       	out	0x3d, r28	; 61
    17d0:	df 91       	pop	r29
    17d2:	cf 91       	pop	r28
    17d4:	1f 91       	pop	r17
    17d6:	ff 90       	pop	r15
    17d8:	ef 90       	pop	r14
    17da:	08 95       	ret

000017dc <display_date>:

const char date_fmt1[] PROGMEM = "%02d/%02d/%02d";

// This type is mm-dd-yy OR dd-mm-yy depending on our region
void display_date(uint8_t yy, uint8_t mm, uint8_t dd) 
{
    17dc:	0f 93       	push	r16
    17de:	1f 93       	push	r17
    17e0:	cf 93       	push	r28
    17e2:	df 93       	push	r29
    17e4:	cd b7       	in	r28, 0x3d	; 61
    17e6:	de b7       	in	r29, 0x3e	; 62
    17e8:	2c 97       	sbiw	r28, 0x0c	; 12
    17ea:	0f b6       	in	r0, 0x3f	; 63
    17ec:	f8 94       	cli
    17ee:	de bf       	out	0x3e, r29	; 62
    17f0:	0f be       	out	0x3f, r0	; 63
    17f2:	cd bf       	out	0x3d, r28	; 61
	char d[DISPLAYSIZE];

	display_clear();
    17f4:	4c 87       	std	Y+12, r20	; 0x0c
    17f6:	6b 87       	std	Y+11, r22	; 0x0b
    17f8:	8a 87       	std	Y+10, r24	; 0x0a
    17fa:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>

	//if (region == REGION_US)
		sprintf_P (d, date_fmt1, mm, dd, yy);	// mm-dd-yy
    17fe:	2d b7       	in	r18, 0x3d	; 61
    1800:	3e b7       	in	r19, 0x3e	; 62
    1802:	2a 50       	subi	r18, 0x0A	; 10
    1804:	30 40       	sbci	r19, 0x00	; 0
    1806:	0f b6       	in	r0, 0x3f	; 63
    1808:	f8 94       	cli
    180a:	3e bf       	out	0x3e, r19	; 62
    180c:	0f be       	out	0x3f, r0	; 63
    180e:	2d bf       	out	0x3d, r18	; 61
    1810:	ed b7       	in	r30, 0x3d	; 61
    1812:	fe b7       	in	r31, 0x3e	; 62
    1814:	31 96       	adiw	r30, 0x01	; 1
    1816:	8e 01       	movw	r16, r28
    1818:	0f 5f       	subi	r16, 0xFF	; 255
    181a:	1f 4f       	sbci	r17, 0xFF	; 255
    181c:	ad b7       	in	r26, 0x3d	; 61
    181e:	be b7       	in	r27, 0x3e	; 62
    1820:	12 96       	adiw	r26, 0x02	; 2
    1822:	1c 93       	st	X, r17
    1824:	0e 93       	st	-X, r16
    1826:	11 97       	sbiw	r26, 0x01	; 1
    1828:	20 ef       	ldi	r18, 0xF0	; 240
    182a:	30 e0       	ldi	r19, 0x00	; 0
    182c:	33 83       	std	Z+3, r19	; 0x03
    182e:	22 83       	std	Z+2, r18	; 0x02
    1830:	6b 85       	ldd	r22, Y+11	; 0x0b
    1832:	64 83       	std	Z+4, r22	; 0x04
    1834:	15 82       	std	Z+5, r1	; 0x05
    1836:	4c 85       	ldd	r20, Y+12	; 0x0c
    1838:	46 83       	std	Z+6, r20	; 0x06
    183a:	17 82       	std	Z+7, r1	; 0x07
    183c:	8a 85       	ldd	r24, Y+10	; 0x0a
    183e:	80 87       	std	Z+8, r24	; 0x08
    1840:	11 86       	std	Z+9, r1	; 0x09
    1842:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
	//else
		//sprintf_P (d, date_fmt1, dd, mm, yy);	// dd-mm-yy
	display_str (d);
    1846:	2d b7       	in	r18, 0x3d	; 61
    1848:	3e b7       	in	r19, 0x3e	; 62
    184a:	26 5f       	subi	r18, 0xF6	; 246
    184c:	3f 4f       	sbci	r19, 0xFF	; 255
    184e:	0f b6       	in	r0, 0x3f	; 63
    1850:	f8 94       	cli
    1852:	3e bf       	out	0x3e, r19	; 62
    1854:	0f be       	out	0x3f, r0	; 63
    1856:	2d bf       	out	0x3d, r18	; 61
    1858:	c8 01       	movw	r24, r16
    185a:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
}
    185e:	2c 96       	adiw	r28, 0x0c	; 12
    1860:	0f b6       	in	r0, 0x3f	; 63
    1862:	f8 94       	cli
    1864:	de bf       	out	0x3e, r29	; 62
    1866:	0f be       	out	0x3f, r0	; 63
    1868:	cd bf       	out	0x3d, r28	; 61
    186a:	df 91       	pop	r29
    186c:	cf 91       	pop	r28
    186e:	1f 91       	pop	r17
    1870:	0f 91       	pop	r16
    1872:	08 95       	ret

00001874 <set_date>:
}



void set_date(void) 
{
    1874:	af 92       	push	r10
    1876:	bf 92       	push	r11
    1878:	cf 92       	push	r12
    187a:	df 92       	push	r13
    187c:	ef 92       	push	r14
    187e:	ff 92       	push	r15
    1880:	0f 93       	push	r16
    1882:	1f 93       	push	r17
    1884:	cf 93       	push	r28
    1886:	df 93       	push	r29
    1888:	00 d0       	rcall	.+0      	; 0x188a <set_date+0x16>
    188a:	00 d0       	rcall	.+0      	; 0x188c <set_date+0x18>
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
	uint8_t mode = SHOW_MENU;
	uint8_t m, d, y;
	uint8_t dt[4];
	uint8_t b;

	display_Pstr(PSTR("set date"));
    1890:	8b e9       	ldi	r24, 0x9B	; 155
    1892:	92 e0       	ldi	r25, 0x02	; 2
    1894:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	
	timeoutcounter = 5;	
    1898:	85 e0       	ldi	r24, 0x05	; 5
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	90 93 41 01 	sts	0x0141, r25
    18a0:	80 93 40 01 	sts	0x0140, r24
	m = date_m;
    18a4:	10 91 3e 01 	lds	r17, 0x013E
	d = date_d;
    18a8:	f0 90 29 01 	lds	r15, 0x0129
	y = date_y;
    18ac:	00 91 19 01 	lds	r16, 0x0119
	
	brepeat |= _BV(2);
    18b0:	80 91 3f 01 	lds	r24, 0x013F
    18b4:	84 60       	ori	r24, 0x04	; 4
    18b6:	80 93 3f 01 	sts	0x013F, r24



void set_date(void) 
{
	uint8_t mode = SHOW_MENU;
    18ba:	ee 24       	eor	r14, r14

	while (1) {
		kickthedog();
		b = buttons;
		if (buttons & 0x7) {
			timeoutcounter = 5;	
    18bc:	35 e0       	ldi	r19, 0x05	; 5
    18be:	a3 2e       	mov	r10, r19
    18c0:	b1 2c       	mov	r11, r1
				}
				//twiWriteReg (0xd0, 0x04, b2bcd(d));
			}
			if (mode == SET_YEAR) {
				y++;
				y %= 100;
    18c2:	44 e6       	ldi	r20, 0x64	; 100
    18c4:	d4 2e       	mov	r13, r20
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    18c6:	a8 95       	wdr
	
	brepeat |= _BV(2);

	while (1) {
		kickthedog();
		b = buttons;
    18c8:	c0 90 3b 01 	lds	r12, 0x013B
		if (buttons & 0x7) {
    18cc:	80 91 3b 01 	lds	r24, 0x013B
    18d0:	90 e0       	ldi	r25, 0x00	; 0
    18d2:	87 70       	andi	r24, 0x07	; 7
    18d4:	90 70       	andi	r25, 0x00	; 0
    18d6:	00 97       	sbiw	r24, 0x00	; 0
    18d8:	29 f0       	breq	.+10     	; 0x18e4 <set_date+0x70>
			timeoutcounter = 5;	
    18da:	b0 92 41 01 	sts	0x0141, r11
    18de:	a0 92 40 01 	sts	0x0140, r10
    18e2:	07 c0       	rjmp	.+14     	; 0x18f2 <set_date+0x7e>
			// timeout w/no buttons pressed after 3 seconds?
		} else if (!timeoutcounter) {
    18e4:	80 91 40 01 	lds	r24, 0x0140
    18e8:	90 91 41 01 	lds	r25, 0x0141
    18ec:	00 97       	sbiw	r24, 0x00	; 0
    18ee:	09 f4       	brne	.+2      	; 0x18f2 <set_date+0x7e>
    18f0:	b4 c0       	rjmp	.+360    	; 0x1a5a <set_date+0x1e6>
			//timed out!
			set_flag(f_show_time);		 
			break;
		}
		if (b & _BV(0)) { // mode change
    18f2:	c0 fc       	sbrc	r12, 0
    18f4:	15 c1       	rjmp	.+554    	; 0x1b20 <set_date+0x2ac>
			break;
		}
		if (b & _BV(1)) {
    18f6:	c1 fe       	sbrs	r12, 1
    18f8:	b6 c0       	rjmp	.+364    	; 0x1a66 <set_date+0x1f2>
			button_clear(1);
    18fa:	80 91 3b 01 	lds	r24, 0x013B
    18fe:	8d 7f       	andi	r24, 0xFD	; 253
    1900:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
    1904:	ee 20       	and	r14, r14
    1906:	f1 f4       	brne	.+60     	; 0x1944 <set_date+0xd0>
				// start!
				if (region == REGION_US) {
    1908:	80 91 14 01 	lds	r24, 0x0114
    190c:	88 23       	and	r24, r24
    190e:	41 f0       	breq	.+16     	; 0x1920 <set_date+0xac>
					mode = SET_MONTH;
				} else {
					DEBUGP("Set day");
    1910:	84 ea       	ldi	r24, 0xA4	; 164
    1912:	92 e0       	ldi	r25, 0x02	; 2
    1914:	61 e0       	ldi	r22, 0x01	; 1
    1916:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
					mode = SET_DAY;
    191a:	22 e0       	ldi	r18, 0x02	; 2
    191c:	e2 2e       	mov	r14, r18
    191e:	02 c0       	rjmp	.+4      	; 0x1924 <set_date+0xb0>
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
				// start!
				if (region == REGION_US) {
					mode = SET_MONTH;
    1920:	ee 24       	eor	r14, r14
    1922:	e3 94       	inc	r14
				} else {
					DEBUGP("Set day");
					mode = SET_DAY;
				}
				display_date (y, m, d);
    1924:	80 2f       	mov	r24, r16
    1926:	61 2f       	mov	r22, r17
    1928:	4f 2d       	mov	r20, r15
    192a:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				display[1] |= 0x1;
    192e:	80 91 2b 01 	lds	r24, 0x012B
    1932:	81 60       	ori	r24, 0x01	; 1
    1934:	80 93 2b 01 	sts	0x012B, r24
				display[2] |= 0x1;
    1938:	80 91 2c 01 	lds	r24, 0x012C
    193c:	81 60       	ori	r24, 0x01	; 1
    193e:	80 93 2c 01 	sts	0x012C, r24
    1942:	91 c0       	rjmp	.+290    	; 0x1a66 <set_date+0x1f2>
			} else if (((mode == SET_MONTH) && (region == REGION_US)) ||
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	e8 16       	cp	r14, r24
    1948:	29 f4       	brne	.+10     	; 0x1954 <set_date+0xe0>
    194a:	80 91 14 01 	lds	r24, 0x0114
    194e:	88 23       	and	r24, r24
    1950:	41 f0       	breq	.+16     	; 0x1962 <set_date+0xee>
    1952:	23 c0       	rjmp	.+70     	; 0x199a <set_date+0x126>
    1954:	82 e0       	ldi	r24, 0x02	; 2
    1956:	e8 16       	cp	r14, r24
    1958:	a1 f5       	brne	.+104    	; 0x19c2 <set_date+0x14e>
					 ((mode == SET_DAY) && (region == REGION_EU))) {
    195a:	80 91 14 01 	lds	r24, 0x0114
    195e:	81 30       	cpi	r24, 0x01	; 1
    1960:	c9 f4       	brne	.+50     	; 0x1994 <set_date+0x120>
				if (region == REGION_US)
    1962:	80 91 14 01 	lds	r24, 0x0114
    1966:	88 23       	and	r24, r24
    1968:	19 f4       	brne	.+6      	; 0x1970 <set_date+0xfc>
					mode = SET_DAY;
    196a:	82 e0       	ldi	r24, 0x02	; 2
    196c:	e8 2e       	mov	r14, r24
    196e:	02 c0       	rjmp	.+4      	; 0x1974 <set_date+0x100>
				else
					mode = SET_MONTH;
    1970:	ee 24       	eor	r14, r14
    1972:	e3 94       	inc	r14
				display_date (y, m, d);
    1974:	80 2f       	mov	r24, r16
    1976:	61 2f       	mov	r22, r17
    1978:	4f 2d       	mov	r20, r15
    197a:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				display[4] |= 0x1;
    197e:	80 91 2e 01 	lds	r24, 0x012E
    1982:	81 60       	ori	r24, 0x01	; 1
    1984:	80 93 2e 01 	sts	0x012E, r24
				display[5] |= 0x1;
    1988:	80 91 2f 01 	lds	r24, 0x012F
    198c:	81 60       	ori	r24, 0x01	; 1
    198e:	80 93 2f 01 	sts	0x012F, r24
    1992:	69 c0       	rjmp	.+210    	; 0x1a66 <set_date+0x1f2>
			} else if (((mode == SET_DAY) && (region == REGION_US)) ||
    1994:	88 23       	and	r24, r24
    1996:	19 f0       	breq	.+6      	; 0x199e <set_date+0x12a>
    1998:	14 c0       	rjmp	.+40     	; 0x19c2 <set_date+0x14e>
				((mode == SET_MONTH) && (region == REGION_EU))) {
    199a:	81 30       	cpi	r24, 0x01	; 1
    199c:	91 f4       	brne	.+36     	; 0x19c2 <set_date+0x14e>
				mode = SET_YEAR;
				display_date (y, m, d);
    199e:	80 2f       	mov	r24, r16
    19a0:	61 2f       	mov	r22, r17
    19a2:	4f 2d       	mov	r20, r15
    19a4:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				display[7] |= 0x1;
    19a8:	80 91 31 01 	lds	r24, 0x0131
    19ac:	81 60       	ori	r24, 0x01	; 1
    19ae:	80 93 31 01 	sts	0x0131, r24
				display[8] |= 0x1;
    19b2:	80 91 32 01 	lds	r24, 0x0132
    19b6:	81 60       	ori	r24, 0x01	; 1
    19b8:	80 93 32 01 	sts	0x0132, r24
				display_date (y, m, d);
				display[4] |= 0x1;
				display[5] |= 0x1;
			} else if (((mode == SET_DAY) && (region == REGION_US)) ||
				((mode == SET_MONTH) && (region == REGION_EU))) {
				mode = SET_YEAR;
    19bc:	b3 e0       	ldi	r27, 0x03	; 3
    19be:	eb 2e       	mov	r14, r27
				display_date (y, m, d);
				display[7] |= 0x1;
				display[8] |= 0x1;
    19c0:	52 c0       	rjmp	.+164    	; 0x1a66 <set_date+0x1f2>
			} else {
				clr_flag(f_show_time);
    19c2:	80 91 46 01 	lds	r24, 0x0146
    19c6:	8f 77       	andi	r24, 0x7F	; 127
    19c8:	80 93 46 01 	sts	0x0146, r24
				if (d > monthlen(y, m))
    19cc:	80 2f       	mov	r24, r16
    19ce:	61 2f       	mov	r22, r17
    19d0:	0e 94 28 04 	call	0x850	; 0x850 <monthlen>
    19d4:	8f 15       	cp	r24, r15
    19d6:	08 f4       	brcc	.+2      	; 0x19da <set_date+0x166>
    19d8:	f8 2e       	mov	r15, r24
					d = monthlen(y, m);	// just to be sure
					
				cli();		// Make change to clock date in atomic manner
    19da:	f8 94       	cli
				date_d = d;
    19dc:	f0 92 29 01 	sts	0x0129, r15
				date_m = m;
    19e0:	10 93 3e 01 	sts	0x013E, r17
				date_y = y;
    19e4:	00 93 19 01 	sts	0x0119, r16
				sei();
    19e8:	78 94       	sei
				
				dt[0] = dow (y, m, d);
    19ea:	80 2f       	mov	r24, r16
    19ec:	61 2f       	mov	r22, r17
    19ee:	4f 2d       	mov	r20, r15
    19f0:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
    19f4:	89 83       	std	Y+1, r24	; 0x01
				dt[1] = b2bcd(d);
    19f6:	8f 2d       	mov	r24, r15
    19f8:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    19fc:	8a 83       	std	Y+2, r24	; 0x02
				dt[2] = b2bcd(m);
    19fe:	81 2f       	mov	r24, r17
    1a00:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    1a04:	8b 83       	std	Y+3, r24	; 0x03
				dt[3] = b2bcd(y);
    1a06:	80 2f       	mov	r24, r16
    1a08:	0e 94 b2 02 	call	0x564	; 0x564 <b2bcd>
    1a0c:	8c 83       	std	Y+4, r24	; 0x04
				twiWriteRegN(0xd0, 0x3, 4, dt);		// Update ChronoDot
    1a0e:	80 ed       	ldi	r24, 0xD0	; 208
    1a10:	63 e0       	ldi	r22, 0x03	; 3
    1a12:	44 e0       	ldi	r20, 0x04	; 4
    1a14:	9e 01       	movw	r18, r28
    1a16:	2f 5f       	subi	r18, 0xFF	; 255
    1a18:	3f 4f       	sbci	r19, 0xFF	; 255
    1a1a:	0e 94 96 11 	call	0x232c	; 0x232c <twiWriteRegN>
				
				set_dst_offset (date_y, date_m, date_d, time_h);
    1a1e:	80 91 19 01 	lds	r24, 0x0119
    1a22:	60 91 3e 01 	lds	r22, 0x013E
    1a26:	40 91 29 01 	lds	r20, 0x0129
    1a2a:	20 91 15 01 	lds	r18, 0x0115
#define set_flag(n) flags |= _BV(n)
#define clr_flag(n) flags &= ~_BV(n)

inline void set_dst_offset (uint8_t y, uint8_t m, uint8_t d, uint8_t h)
{
	if (dst (y, m, d, h))
    1a2e:	0e 94 43 04 	call	0x886	; 0x886 <dst>
    1a32:	88 23       	and	r24, r24
    1a34:	21 f0       	breq	.+8      	; 0x1a3e <set_date+0x1ca>
		set_flag (f_dst_offset);
    1a36:	80 91 46 01 	lds	r24, 0x0146
    1a3a:	81 60       	ori	r24, 0x01	; 1
    1a3c:	03 c0       	rjmp	.+6      	; 0x1a44 <set_date+0x1d0>
	else
		clr_flag (f_dst_offset);
    1a3e:	80 91 46 01 	lds	r24, 0x0146
    1a42:	8e 7f       	andi	r24, 0xFE	; 254
    1a44:	80 93 46 01 	sts	0x0146, r24
				dt[2] = b2bcd(m);
				dt[3] = b2bcd(y);
				twiWriteRegN(0xd0, 0x3, 4, dt);		// Update ChronoDot
				
				set_dst_offset (date_y, date_m, date_d, time_h);
				display_date (y, m, d);
    1a48:	80 2f       	mov	r24, r16
    1a4a:	61 2f       	mov	r22, r17
    1a4c:	4f 2d       	mov	r20, r15
    1a4e:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				delayms(1500);
    1a52:	8c ed       	ldi	r24, 0xDC	; 220
    1a54:	95 e0       	ldi	r25, 0x05	; 5
    1a56:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
				set_flag(f_show_time);
    1a5a:	80 91 46 01 	lds	r24, 0x0146
    1a5e:	80 68       	ori	r24, 0x80	; 128
    1a60:	80 93 46 01 	sts	0x0146, r24
				break;
    1a64:	5d c0       	rjmp	.+186    	; 0x1b20 <set_date+0x2ac>
			}
		}
		if (b & _BV(2)) {
    1a66:	c2 fe       	sbrs	r12, 2
    1a68:	2e cf       	rjmp	.-420    	; 0x18c6 <set_date+0x52>
			button_clear(2);
    1a6a:	80 91 3b 01 	lds	r24, 0x013B
    1a6e:	8b 7f       	andi	r24, 0xFB	; 251
    1a70:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SET_MONTH) {
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	e8 16       	cp	r14, r24
    1a78:	71 f4       	brne	.+28     	; 0x1a96 <set_date+0x222>
				m++;
    1a7a:	1f 5f       	subi	r17, 0xFF	; 255
				if (m >= 13)
    1a7c:	1d 30       	cpi	r17, 0x0D	; 13
    1a7e:	08 f0       	brcs	.+2      	; 0x1a82 <set_date+0x20e>
					m = 1;
    1a80:	11 e0       	ldi	r17, 0x01	; 1
				display_date (y, m, d);
    1a82:	80 2f       	mov	r24, r16
    1a84:	61 2f       	mov	r22, r17
    1a86:	4f 2d       	mov	r20, r15
    1a88:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				if (region == REGION_US) {
    1a8c:	80 91 14 01 	lds	r24, 0x0114
    1a90:	88 23       	and	r24, r24
    1a92:	09 f5       	brne	.+66     	; 0x1ad6 <set_date+0x262>
    1a94:	15 c0       	rjmp	.+42     	; 0x1ac0 <set_date+0x24c>
					display[4] |= 0x1;
					display[5] |= 0x1;
				}
				//twiWriteReg (0xd0, 0x05, b2bcd(date_m));
			}
			if (mode == SET_DAY) {
    1a96:	82 e0       	ldi	r24, 0x02	; 2
    1a98:	e8 16       	cp	r14, r24
    1a9a:	41 f5       	brne	.+80     	; 0x1aec <set_date+0x278>
				d++;
    1a9c:	f3 94       	inc	r15
				if (d > monthlen(y, m))
    1a9e:	80 2f       	mov	r24, r16
    1aa0:	61 2f       	mov	r22, r17
    1aa2:	0e 94 28 04 	call	0x850	; 0x850 <monthlen>
    1aa6:	8f 15       	cp	r24, r15
    1aa8:	10 f4       	brcc	.+4      	; 0x1aae <set_date+0x23a>
					d = 1;
    1aaa:	ff 24       	eor	r15, r15
    1aac:	f3 94       	inc	r15
				display_date (y, m, d);
    1aae:	80 2f       	mov	r24, r16
    1ab0:	61 2f       	mov	r22, r17
    1ab2:	4f 2d       	mov	r20, r15
    1ab4:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>

				if (region == REGION_EU) {
    1ab8:	80 91 14 01 	lds	r24, 0x0114
    1abc:	81 30       	cpi	r24, 0x01	; 1
    1abe:	59 f4       	brne	.+22     	; 0x1ad6 <set_date+0x262>
					display[1] |= 0x1;
    1ac0:	80 91 2b 01 	lds	r24, 0x012B
    1ac4:	81 60       	ori	r24, 0x01	; 1
    1ac6:	80 93 2b 01 	sts	0x012B, r24
					display[2] |= 0x1;
    1aca:	80 91 2c 01 	lds	r24, 0x012C
    1ace:	81 60       	ori	r24, 0x01	; 1
    1ad0:	80 93 2c 01 	sts	0x012C, r24
    1ad4:	f8 ce       	rjmp	.-528    	; 0x18c6 <set_date+0x52>
				} else {
					display[4] |= 0x1;
    1ad6:	80 91 2e 01 	lds	r24, 0x012E
    1ada:	81 60       	ori	r24, 0x01	; 1
    1adc:	80 93 2e 01 	sts	0x012E, r24
					display[5] |= 0x1;
    1ae0:	80 91 2f 01 	lds	r24, 0x012F
    1ae4:	81 60       	ori	r24, 0x01	; 1
    1ae6:	80 93 2f 01 	sts	0x012F, r24
    1aea:	ed ce       	rjmp	.-550    	; 0x18c6 <set_date+0x52>
				}
				//twiWriteReg (0xd0, 0x04, b2bcd(d));
			}
			if (mode == SET_YEAR) {
    1aec:	83 e0       	ldi	r24, 0x03	; 3
    1aee:	e8 16       	cp	r14, r24
    1af0:	09 f0       	breq	.+2      	; 0x1af4 <set_date+0x280>
    1af2:	e9 ce       	rjmp	.-558    	; 0x18c6 <set_date+0x52>
				y++;
    1af4:	80 2f       	mov	r24, r16
    1af6:	8f 5f       	subi	r24, 0xFF	; 255
				y %= 100;
    1af8:	6d 2d       	mov	r22, r13
    1afa:	0e 94 4b 15 	call	0x2a96	; 0x2a96 <__udivmodqi4>
    1afe:	09 2f       	mov	r16, r25
				display_date (y, m, d);
    1b00:	89 2f       	mov	r24, r25
    1b02:	61 2f       	mov	r22, r17
    1b04:	4f 2d       	mov	r20, r15
    1b06:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <display_date>
				display[7] |= 0x1;
    1b0a:	80 91 31 01 	lds	r24, 0x0131
    1b0e:	81 60       	ori	r24, 0x01	; 1
    1b10:	80 93 31 01 	sts	0x0131, r24
				display[8] |= 0x1;
    1b14:	80 91 32 01 	lds	r24, 0x0132
    1b18:	81 60       	ori	r24, 0x01	; 1
    1b1a:	80 93 32 01 	sts	0x0132, r24
    1b1e:	d3 ce       	rjmp	.-602    	; 0x18c6 <set_date+0x52>
				//twiWriteReg (0xd0, 0x06, b2bcd(y));
			}
		}
	}
	brepeat &= ~_BV(2);
    1b20:	80 91 3f 01 	lds	r24, 0x013F
    1b24:	8b 7f       	andi	r24, 0xFB	; 251
    1b26:	80 93 3f 01 	sts	0x013F, r24
}
    1b2a:	0f 90       	pop	r0
    1b2c:	0f 90       	pop	r0
    1b2e:	0f 90       	pop	r0
    1b30:	0f 90       	pop	r0
    1b32:	df 91       	pop	r29
    1b34:	cf 91       	pop	r28
    1b36:	1f 91       	pop	r17
    1b38:	0f 91       	pop	r16
    1b3a:	ff 90       	pop	r15
    1b3c:	ef 90       	pop	r14
    1b3e:	df 90       	pop	r13
    1b40:	cf 90       	pop	r12
    1b42:	bf 90       	pop	r11
    1b44:	af 90       	pop	r10
    1b46:	08 95       	ret

00001b48 <display_day>:
const char fri[] PROGMEM = " friday";
const char sat[] PROGMEM = "saturday";
PGM_P const dayname[7] PROGMEM = {sun, mon, tue, wed, thu, fri, sat};
	
void display_day(void)
{
    1b48:	cf 93       	push	r28
    1b4a:	df 93       	push	r29
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	2b 97       	sbiw	r28, 0x0b	; 11
    1b52:	0f b6       	in	r0, 0x3f	; 63
    1b54:	f8 94       	cli
    1b56:	de bf       	out	0x3e, r29	; 62
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	cd bf       	out	0x3d, r28	; 61
	char d[DISPLAYSIZE];
	uint8_t dotw;
	PGM_P p;

	display_clear();
    1b5c:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>
	dotw = dow(date_y, date_m, date_d);
    1b60:	80 91 19 01 	lds	r24, 0x0119
    1b64:	60 91 3e 01 	lds	r22, 0x013E
    1b68:	40 91 29 01 	lds	r20, 0x0129
    1b6c:	0e 94 d7 03 	call	0x7ae	; 0x7ae <dow>
	memcpy_P(&p, &dayname[dotw], sizeof(PGM_P));
    1b70:	68 2f       	mov	r22, r24
    1b72:	70 e0       	ldi	r23, 0x00	; 0
    1b74:	66 0f       	add	r22, r22
    1b76:	77 1f       	adc	r23, r23
    1b78:	61 50       	subi	r22, 0x01	; 1
    1b7a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b7c:	ce 01       	movw	r24, r28
    1b7e:	01 96       	adiw	r24, 0x01	; 1
    1b80:	42 e0       	ldi	r20, 0x02	; 2
    1b82:	50 e0       	ldi	r21, 0x00	; 0
    1b84:	0e 94 bb 15 	call	0x2b76	; 0x2b76 <memcpy_P>
	strcpy_P (d, p);
    1b88:	69 81       	ldd	r22, Y+1	; 0x01
    1b8a:	7a 81       	ldd	r23, Y+2	; 0x02
    1b8c:	ce 01       	movw	r24, r28
    1b8e:	03 96       	adiw	r24, 0x03	; 3
    1b90:	0e 94 c4 15 	call	0x2b88	; 0x2b88 <strcpy_P>
	display_str(d);
    1b94:	ce 01       	movw	r24, r28
    1b96:	03 96       	adiw	r24, 0x03	; 3
    1b98:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
}
    1b9c:	2b 96       	adiw	r28, 0x0b	; 11
    1b9e:	0f b6       	in	r0, 0x3f	; 63
    1ba0:	f8 94       	cli
    1ba2:	de bf       	out	0x3e, r29	; 62
    1ba4:	0f be       	out	0x3f, r0	; 63
    1ba6:	cd bf       	out	0x3d, r28	; 61
    1ba8:	df 91       	pop	r29
    1baa:	cf 91       	pop	r28
    1bac:	08 95       	ret

00001bae <set_trim>:
}


const char trim_fmt[] PROGMEM = "trim %-3d";

void set_trim(void) {
    1bae:	af 92       	push	r10
    1bb0:	bf 92       	push	r11
    1bb2:	cf 92       	push	r12
    1bb4:	df 92       	push	r13
    1bb6:	ef 92       	push	r14
    1bb8:	ff 92       	push	r15
    1bba:	0f 93       	push	r16
    1bbc:	1f 93       	push	r17
    1bbe:	cf 93       	push	r28
    1bc0:	df 93       	push	r29
    1bc2:	cd b7       	in	r28, 0x3d	; 61
    1bc4:	de b7       	in	r29, 0x3e	; 62
    1bc6:	2a 97       	sbiw	r28, 0x0a	; 10
    1bc8:	0f b6       	in	r0, 0x3f	; 63
    1bca:	f8 94       	cli
    1bcc:	de bf       	out	0x3e, r29	; 62
    1bce:	0f be       	out	0x3f, r0	; 63
    1bd0:	cd bf       	out	0x3d, r28	; 61
	uint8_t mode = SHOW_MENU;
	int8_t trim;
	char d[DISPLAYSIZE];
	uint8_t b;

	display_Pstr(PSTR("set trim"));
    1bd2:	86 ec       	ldi	r24, 0xC6	; 198
    1bd4:	92 e0       	ldi	r25, 0x02	; 2
    1bd6:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	
	timeoutcounter = 5;	
    1bda:	85 e0       	ldi	r24, 0x05	; 5
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	90 93 41 01 	sts	0x0141, r25
    1be2:	80 93 40 01 	sts	0x0140, r24
	trim = twiReadReg(0xd0, 0x10);
    1be6:	80 ed       	ldi	r24, 0xD0	; 208
    1be8:	60 e1       	ldi	r22, 0x10	; 16
    1bea:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <twiReadReg>
    1bee:	18 2f       	mov	r17, r24
	brepeat |= _BV(0) | _BV(2);
    1bf0:	80 91 3f 01 	lds	r24, 0x013F
    1bf4:	85 60       	ori	r24, 0x05	; 5
    1bf6:	80 93 3f 01 	sts	0x013F, r24


const char trim_fmt[] PROGMEM = "trim %-3d";

void set_trim(void) {
	uint8_t mode = SHOW_MENU;
    1bfa:	20 e0       	ldi	r18, 0x00	; 0
	
	while (1) {
		kickthedog();
		b = buttons;
		if (buttons & 0x7) {
			timeoutcounter = 5;
    1bfc:	e5 e0       	ldi	r30, 0x05	; 5
    1bfe:	ae 2e       	mov	r10, r30
    1c00:	b1 2c       	mov	r11, r1
		}
		if (b & _BV(0)) { // decrement
			if (mode == SET_TRIM) {
				button_clear(0);
				if (--trim < -99) trim = 99;
				sprintf_P (d, trim_fmt, trim);
    1c02:	7e 01       	movw	r14, r28
    1c04:	08 94       	sec
    1c06:	e1 1c       	adc	r14, r1
    1c08:	f1 1c       	adc	r15, r1
    1c0a:	f2 e6       	ldi	r31, 0x62	; 98
    1c0c:	cf 2e       	mov	r12, r31
    1c0e:	f1 e0       	ldi	r31, 0x01	; 1
    1c10:	df 2e       	mov	r13, r31
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    1c12:	a8 95       	wdr
	trim = twiReadReg(0xd0, 0x10);
	brepeat |= _BV(0) | _BV(2);
	
	while (1) {
		kickthedog();
		b = buttons;
    1c14:	00 91 3b 01 	lds	r16, 0x013B
		if (buttons & 0x7) {
    1c18:	80 91 3b 01 	lds	r24, 0x013B
    1c1c:	90 e0       	ldi	r25, 0x00	; 0
    1c1e:	87 70       	andi	r24, 0x07	; 7
    1c20:	90 70       	andi	r25, 0x00	; 0
    1c22:	00 97       	sbiw	r24, 0x00	; 0
    1c24:	29 f0       	breq	.+10     	; 0x1c30 <set_trim+0x82>
			timeoutcounter = 5;
    1c26:	b0 92 41 01 	sts	0x0141, r11
    1c2a:	a0 92 40 01 	sts	0x0140, r10
    1c2e:	06 c0       	rjmp	.+12     	; 0x1c3c <set_trim+0x8e>
			// timeout w/no buttons pressed after 3 seconds?
		} else if (!timeoutcounter) {
    1c30:	80 91 40 01 	lds	r24, 0x0140
    1c34:	90 91 41 01 	lds	r25, 0x0141
    1c38:	00 97       	sbiw	r24, 0x00	; 0
    1c3a:	89 f1       	breq	.+98     	; 0x1c9e <set_trim+0xf0>
			//timed out!
			set_flag(f_show_time);		 
			break;
		}
		if (b & _BV(0)) { // decrement
    1c3c:	00 ff       	sbrs	r16, 0
    1c3e:	35 c0       	rjmp	.+106    	; 0x1caa <set_trim+0xfc>
			if (mode == SET_TRIM) {
    1c40:	2b 30       	cpi	r18, 0x0B	; 11
    1c42:	69 f5       	brne	.+90     	; 0x1c9e <set_trim+0xf0>
				button_clear(0);
    1c44:	80 91 3b 01 	lds	r24, 0x013B
    1c48:	8e 7f       	andi	r24, 0xFE	; 254
    1c4a:	80 93 3b 01 	sts	0x013B, r24
				if (--trim < -99) trim = 99;
    1c4e:	11 50       	subi	r17, 0x01	; 1
    1c50:	1d 39       	cpi	r17, 0x9D	; 157
    1c52:	0c f4       	brge	.+2      	; 0x1c56 <set_trim+0xa8>
    1c54:	13 e6       	ldi	r17, 0x63	; 99
				sprintf_P (d, trim_fmt, trim);
    1c56:	00 d0       	rcall	.+0      	; 0x1c58 <set_trim+0xaa>
    1c58:	00 d0       	rcall	.+0      	; 0x1c5a <set_trim+0xac>
    1c5a:	00 d0       	rcall	.+0      	; 0x1c5c <set_trim+0xae>
    1c5c:	ed b7       	in	r30, 0x3d	; 61
    1c5e:	fe b7       	in	r31, 0x3e	; 62
    1c60:	31 96       	adiw	r30, 0x01	; 1
    1c62:	ad b7       	in	r26, 0x3d	; 61
    1c64:	be b7       	in	r27, 0x3e	; 62
    1c66:	12 96       	adiw	r26, 0x02	; 2
    1c68:	fc 92       	st	X, r15
    1c6a:	ee 92       	st	-X, r14
    1c6c:	11 97       	sbiw	r26, 0x01	; 1
    1c6e:	d3 82       	std	Z+3, r13	; 0x03
    1c70:	c2 82       	std	Z+2, r12	; 0x02
    1c72:	81 2f       	mov	r24, r17
    1c74:	99 27       	eor	r25, r25
    1c76:	87 fd       	sbrc	r24, 7
    1c78:	90 95       	com	r25
    1c7a:	95 83       	std	Z+5, r25	; 0x05
    1c7c:	84 83       	std	Z+4, r24	; 0x04
    1c7e:	2a 87       	std	Y+10, r18	; 0x0a
    1c80:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
				display_str (d);
    1c84:	8d b7       	in	r24, 0x3d	; 61
    1c86:	9e b7       	in	r25, 0x3e	; 62
    1c88:	06 96       	adiw	r24, 0x06	; 6
    1c8a:	0f b6       	in	r0, 0x3f	; 63
    1c8c:	f8 94       	cli
    1c8e:	9e bf       	out	0x3e, r25	; 62
    1c90:	0f be       	out	0x3f, r0	; 63
    1c92:	8d bf       	out	0x3d, r24	; 61
    1c94:	c7 01       	movw	r24, r14
    1c96:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
    1c9a:	2a 85       	ldd	r18, Y+10	; 0x0a
    1c9c:	06 c0       	rjmp	.+12     	; 0x1caa <set_trim+0xfc>
			} else {
				set_flag(f_show_time);
    1c9e:	80 91 46 01 	lds	r24, 0x0146
    1ca2:	80 68       	ori	r24, 0x80	; 128
    1ca4:	80 93 46 01 	sts	0x0146, r24
				break;
    1ca8:	69 c0       	rjmp	.+210    	; 0x1d7c <set_trim+0x1ce>
			}	
		}
		if (b & _BV(1)) {
    1caa:	01 ff       	sbrs	r16, 1
    1cac:	35 c0       	rjmp	.+106    	; 0x1d18 <set_trim+0x16a>
			button_clear(1);
    1cae:	80 91 3b 01 	lds	r24, 0x013B
    1cb2:	8d 7f       	andi	r24, 0xFD	; 253
    1cb4:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
    1cb8:	22 23       	and	r18, r18
    1cba:	19 f5       	brne	.+70     	; 0x1d02 <set_trim+0x154>
				// first time through loop
				mode = SET_TRIM;
				sprintf_P (d, trim_fmt, trim);
    1cbc:	00 d0       	rcall	.+0      	; 0x1cbe <set_trim+0x110>
    1cbe:	00 d0       	rcall	.+0      	; 0x1cc0 <set_trim+0x112>
    1cc0:	00 d0       	rcall	.+0      	; 0x1cc2 <set_trim+0x114>
    1cc2:	ed b7       	in	r30, 0x3d	; 61
    1cc4:	fe b7       	in	r31, 0x3e	; 62
    1cc6:	31 96       	adiw	r30, 0x01	; 1
    1cc8:	ad b7       	in	r26, 0x3d	; 61
    1cca:	be b7       	in	r27, 0x3e	; 62
    1ccc:	12 96       	adiw	r26, 0x02	; 2
    1cce:	fc 92       	st	X, r15
    1cd0:	ee 92       	st	-X, r14
    1cd2:	11 97       	sbiw	r26, 0x01	; 1
    1cd4:	d3 82       	std	Z+3, r13	; 0x03
    1cd6:	c2 82       	std	Z+2, r12	; 0x02
    1cd8:	81 2f       	mov	r24, r17
    1cda:	99 27       	eor	r25, r25
    1cdc:	87 fd       	sbrc	r24, 7
    1cde:	90 95       	com	r25
    1ce0:	95 83       	std	Z+5, r25	; 0x05
    1ce2:	84 83       	std	Z+4, r24	; 0x04
    1ce4:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
				display_str (d);
    1ce8:	8d b7       	in	r24, 0x3d	; 61
    1cea:	9e b7       	in	r25, 0x3e	; 62
    1cec:	06 96       	adiw	r24, 0x06	; 6
    1cee:	0f b6       	in	r0, 0x3f	; 63
    1cf0:	f8 94       	cli
    1cf2:	9e bf       	out	0x3e, r25	; 62
    1cf4:	0f be       	out	0x3f, r0	; 63
    1cf6:	8d bf       	out	0x3d, r24	; 61
    1cf8:	c7 01       	movw	r24, r14
    1cfa:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
				// first time through loop
				mode = SET_TRIM;
    1cfe:	2b e0       	ldi	r18, 0x0B	; 11
    1d00:	0b c0       	rjmp	.+22     	; 0x1d18 <set_trim+0x16a>
				sprintf_P (d, trim_fmt, trim);
				display_str (d);
			} else {
				set_flag(f_show_time);
    1d02:	80 91 46 01 	lds	r24, 0x0146
    1d06:	80 68       	ori	r24, 0x80	; 128
    1d08:	80 93 46 01 	sts	0x0146, r24
				twiWriteReg (0xd0, 0x10, trim);
    1d0c:	80 ed       	ldi	r24, 0xD0	; 208
    1d0e:	60 e1       	ldi	r22, 0x10	; 16
    1d10:	41 2f       	mov	r20, r17
    1d12:	0e 94 65 11 	call	0x22ca	; 0x22ca <twiWriteReg>
				break;
    1d16:	32 c0       	rjmp	.+100    	; 0x1d7c <set_trim+0x1ce>
			}
		}
		if (b & _BV(2)) {
    1d18:	02 ff       	sbrs	r16, 2
    1d1a:	7b cf       	rjmp	.-266    	; 0x1c12 <set_trim+0x64>
			button_clear(2);
    1d1c:	80 91 3b 01 	lds	r24, 0x013B
    1d20:	8b 7f       	andi	r24, 0xFB	; 251
    1d22:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SET_TRIM) {
    1d26:	2b 30       	cpi	r18, 0x0B	; 11
    1d28:	09 f0       	breq	.+2      	; 0x1d2c <set_trim+0x17e>
    1d2a:	73 cf       	rjmp	.-282    	; 0x1c12 <set_trim+0x64>
				if (++trim > 99) trim = -99;
    1d2c:	1f 5f       	subi	r17, 0xFF	; 255
    1d2e:	14 36       	cpi	r17, 0x64	; 100
    1d30:	0c f0       	brlt	.+2      	; 0x1d34 <set_trim+0x186>
    1d32:	1d e9       	ldi	r17, 0x9D	; 157
				sprintf_P (d, trim_fmt, trim);
    1d34:	00 d0       	rcall	.+0      	; 0x1d36 <set_trim+0x188>
    1d36:	00 d0       	rcall	.+0      	; 0x1d38 <set_trim+0x18a>
    1d38:	00 d0       	rcall	.+0      	; 0x1d3a <set_trim+0x18c>
    1d3a:	ed b7       	in	r30, 0x3d	; 61
    1d3c:	fe b7       	in	r31, 0x3e	; 62
    1d3e:	31 96       	adiw	r30, 0x01	; 1
    1d40:	ad b7       	in	r26, 0x3d	; 61
    1d42:	be b7       	in	r27, 0x3e	; 62
    1d44:	12 96       	adiw	r26, 0x02	; 2
    1d46:	fc 92       	st	X, r15
    1d48:	ee 92       	st	-X, r14
    1d4a:	11 97       	sbiw	r26, 0x01	; 1
    1d4c:	d3 82       	std	Z+3, r13	; 0x03
    1d4e:	c2 82       	std	Z+2, r12	; 0x02
    1d50:	81 2f       	mov	r24, r17
    1d52:	99 27       	eor	r25, r25
    1d54:	87 fd       	sbrc	r24, 7
    1d56:	90 95       	com	r25
    1d58:	95 83       	std	Z+5, r25	; 0x05
    1d5a:	84 83       	std	Z+4, r24	; 0x04
    1d5c:	2a 87       	std	Y+10, r18	; 0x0a
    1d5e:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
				display_str (d);
    1d62:	8d b7       	in	r24, 0x3d	; 61
    1d64:	9e b7       	in	r25, 0x3e	; 62
    1d66:	06 96       	adiw	r24, 0x06	; 6
    1d68:	0f b6       	in	r0, 0x3f	; 63
    1d6a:	f8 94       	cli
    1d6c:	9e bf       	out	0x3e, r25	; 62
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	8d bf       	out	0x3d, r24	; 61
    1d72:	c7 01       	movw	r24, r14
    1d74:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
    1d78:	2a 85       	ldd	r18, Y+10	; 0x0a
    1d7a:	4b cf       	rjmp	.-362    	; 0x1c12 <set_trim+0x64>
			}
		}
	}
	brepeat &= ~(_BV(0) | _BV(2));
    1d7c:	80 91 3f 01 	lds	r24, 0x013F
    1d80:	8a 7f       	andi	r24, 0xFA	; 250
    1d82:	80 93 3f 01 	sts	0x013F, r24
}
    1d86:	2a 96       	adiw	r28, 0x0a	; 10
    1d88:	0f b6       	in	r0, 0x3f	; 63
    1d8a:	f8 94       	cli
    1d8c:	de bf       	out	0x3e, r29	; 62
    1d8e:	0f be       	out	0x3f, r0	; 63
    1d90:	cd bf       	out	0x3d, r28	; 61
    1d92:	df 91       	pop	r29
    1d94:	cf 91       	pop	r28
    1d96:	1f 91       	pop	r17
    1d98:	0f 91       	pop	r16
    1d9a:	ff 90       	pop	r15
    1d9c:	ef 90       	pop	r14
    1d9e:	df 90       	pop	r13
    1da0:	cf 90       	pop	r12
    1da2:	bf 90       	pop	r11
    1da4:	af 90       	pop	r10
    1da6:	08 95       	ret

00001da8 <set_brightness>:

const char brit_fmt1[] PROGMEM = "brit %-2d ";
const char brit_fmt2[] PROGMEM = "brit aut";

void set_brightness(void) 
{
    1da8:	af 92       	push	r10
    1daa:	bf 92       	push	r11
    1dac:	cf 92       	push	r12
    1dae:	df 92       	push	r13
    1db0:	ef 92       	push	r14
    1db2:	ff 92       	push	r15
    1db4:	0f 93       	push	r16
    1db6:	1f 93       	push	r17
    1db8:	cf 93       	push	r28
    1dba:	df 93       	push	r29
    1dbc:	cd b7       	in	r28, 0x3d	; 61
    1dbe:	de b7       	in	r29, 0x3e	; 62
    1dc0:	29 97       	sbiw	r28, 0x09	; 9
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	f8 94       	cli
    1dc6:	de bf       	out	0x3e, r29	; 62
    1dc8:	0f be       	out	0x3f, r0	; 63
    1dca:	cd bf       	out	0x3d, r28	; 61
	uint8_t mode = SHOW_MENU;
	uint8_t b;
	char d[DISPLAYSIZE];

	display_Pstr(PSTR("set brit"));
    1dcc:	8c ea       	ldi	r24, 0xAC	; 172
    1dce:	92 e0       	ldi	r25, 0x02	; 2
    1dd0:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>

	timeoutcounter = 5;	
    1dd4:	85 e0       	ldi	r24, 0x05	; 5
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	90 93 41 01 	sts	0x0141, r25
    1ddc:	80 93 40 01 	sts	0x0140, r24
	brightness = eeprom_read_byte((uint8_t *)EE_BRIGHT);
    1de0:	89 e0       	ldi	r24, 0x09	; 9
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
    1de8:	80 93 45 01 	sts	0x0145, r24
const char brit_fmt1[] PROGMEM = "brit %-2d ";
const char brit_fmt2[] PROGMEM = "brit aut";

void set_brightness(void) 
{
	uint8_t mode = SHOW_MENU;
    1dec:	10 e0       	ldi	r17, 0x00	; 0

	while (1) {
		kickthedog();
		b = buttons;
		if (buttons & 0x7) {
			timeoutcounter = 5;
    1dee:	a5 e0       	ldi	r26, 0x05	; 5
    1df0:	aa 2e       	mov	r10, r26
    1df2:	b1 2c       	mov	r11, r1
			if (mode == SHOW_MENU) {
				// start!
				mode = SET_BRITE;
				// display brightness
				if (!flag(f_autobright)) {
					sprintf_P (d, brit_fmt1, brightness);
    1df4:	7e 01       	movw	r14, r28
    1df6:	08 94       	sec
    1df8:	e1 1c       	adc	r14, r1
    1dfa:	f1 1c       	adc	r15, r1
    1dfc:	be e9       	ldi	r27, 0x9E	; 158
    1dfe:	cb 2e       	mov	r12, r27
    1e00:	b1 e0       	ldi	r27, 0x01	; 1
    1e02:	db 2e       	mov	r13, r27
    1e04:	01 c0       	rjmp	.+2      	; 0x1e08 <set_brightness+0x60>
				break;
			}
		}
		if (b & _BV(2)) {
			button_clear(2);
			if (mode == SET_BRITE) {
    1e06:	10 e0       	ldi	r17, 0x00	; 0
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    1e08:	a8 95       	wdr
	timeoutcounter = 5;	
	brightness = eeprom_read_byte((uint8_t *)EE_BRIGHT);

	while (1) {
		kickthedog();
		b = buttons;
    1e0a:	00 91 3b 01 	lds	r16, 0x013B
		if (buttons & 0x7) {
    1e0e:	80 91 3b 01 	lds	r24, 0x013B
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	87 70       	andi	r24, 0x07	; 7
    1e16:	90 70       	andi	r25, 0x00	; 0
    1e18:	00 97       	sbiw	r24, 0x00	; 0
    1e1a:	29 f0       	breq	.+10     	; 0x1e26 <set_brightness+0x7e>
			timeoutcounter = 5;
    1e1c:	b0 92 41 01 	sts	0x0141, r11
    1e20:	a0 92 40 01 	sts	0x0140, r10
    1e24:	09 c0       	rjmp	.+18     	; 0x1e38 <set_brightness+0x90>
			// timeout w/no buttons pressed after 3 seconds?
		} else if (!timeoutcounter) {
    1e26:	80 91 40 01 	lds	r24, 0x0140
    1e2a:	90 91 41 01 	lds	r25, 0x0141
    1e2e:	00 97       	sbiw	r24, 0x00	; 0
    1e30:	19 f4       	brne	.+6      	; 0x1e38 <set_brightness+0x90>
			//timed out!
			set_flag(f_show_time);		 
    1e32:	80 91 46 01 	lds	r24, 0x0146
    1e36:	35 c0       	rjmp	.+106    	; 0x1ea2 <set_brightness+0xfa>
				init_autobright();
			else
				ADCSRA &= ~(_BV(ADEN) | _BV(ADIE));
			break;
		}
		if (b & _BV(0)) { // mode change
    1e38:	00 fd       	sbrc	r16, 0
    1e3a:	98 c0       	rjmp	.+304    	; 0x1f6c <set_brightness+0x1c4>
			break;
		}
		if (b & _BV(1)) {
    1e3c:	01 ff       	sbrs	r16, 1
    1e3e:	4e c0       	rjmp	.+156    	; 0x1edc <set_brightness+0x134>
			button_clear(1);
    1e40:	80 91 3b 01 	lds	r24, 0x013B
    1e44:	8d 7f       	andi	r24, 0xFD	; 253
    1e46:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SHOW_MENU) {
				// start!
				mode = SET_BRITE;
				// display brightness
				if (!flag(f_autobright)) {
    1e4a:	80 91 46 01 	lds	r24, 0x0146
		if (b & _BV(0)) { // mode change
			break;
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
    1e4e:	11 23       	and	r17, r17
    1e50:	41 f5       	brne	.+80     	; 0x1ea2 <set_brightness+0xfa>
				// start!
				mode = SET_BRITE;
				// display brightness
				if (!flag(f_autobright)) {
    1e52:	85 fd       	sbrc	r24, 5
    1e54:	20 c0       	rjmp	.+64     	; 0x1e96 <set_brightness+0xee>
					sprintf_P (d, brit_fmt1, brightness);
    1e56:	00 d0       	rcall	.+0      	; 0x1e58 <set_brightness+0xb0>
    1e58:	00 d0       	rcall	.+0      	; 0x1e5a <set_brightness+0xb2>
    1e5a:	00 d0       	rcall	.+0      	; 0x1e5c <set_brightness+0xb4>
    1e5c:	ed b7       	in	r30, 0x3d	; 61
    1e5e:	fe b7       	in	r31, 0x3e	; 62
    1e60:	31 96       	adiw	r30, 0x01	; 1
    1e62:	ad b7       	in	r26, 0x3d	; 61
    1e64:	be b7       	in	r27, 0x3e	; 62
    1e66:	12 96       	adiw	r26, 0x02	; 2
    1e68:	fc 92       	st	X, r15
    1e6a:	ee 92       	st	-X, r14
    1e6c:	11 97       	sbiw	r26, 0x01	; 1
    1e6e:	d3 82       	std	Z+3, r13	; 0x03
    1e70:	c2 82       	std	Z+2, r12	; 0x02
    1e72:	80 91 45 01 	lds	r24, 0x0145
    1e76:	84 83       	std	Z+4, r24	; 0x04
    1e78:	15 82       	std	Z+5, r1	; 0x05
    1e7a:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
					display_str (d);
    1e7e:	8d b7       	in	r24, 0x3d	; 61
    1e80:	9e b7       	in	r25, 0x3e	; 62
    1e82:	06 96       	adiw	r24, 0x06	; 6
    1e84:	0f b6       	in	r0, 0x3f	; 63
    1e86:	f8 94       	cli
    1e88:	9e bf       	out	0x3e, r25	; 62
    1e8a:	0f be       	out	0x3f, r0	; 63
    1e8c:	8d bf       	out	0x3d, r24	; 61
    1e8e:	c7 01       	movw	r24, r14
    1e90:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
    1e94:	04 c0       	rjmp	.+8      	; 0x1e9e <set_brightness+0xf6>
				} else {
					display_Pstr (brit_fmt2);
    1e96:	85 e9       	ldi	r24, 0x95	; 149
    1e98:	91 e0       	ldi	r25, 0x01	; 1
    1e9a:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
		}
		if (b & _BV(1)) {
			button_clear(1);
			if (mode == SHOW_MENU) {
				// start!
				mode = SET_BRITE;
    1e9e:	11 e0       	ldi	r17, 0x01	; 1
    1ea0:	1d c0       	rjmp	.+58     	; 0x1edc <set_brightness+0x134>
					display_str (d);
				} else {
					display_Pstr (brit_fmt2);
				}				
			} else {
				set_flag(f_show_time);
    1ea2:	80 68       	ori	r24, 0x80	; 128
    1ea4:	80 93 46 01 	sts	0x0146, r24
				eeprom_write_byte((uint8_t *)EE_BRIGHT, brightness);
    1ea8:	89 e0       	ldi	r24, 0x09	; 9
    1eaa:	90 e0       	ldi	r25, 0x00	; 0
    1eac:	60 91 45 01 	lds	r22, 0x0145
    1eb0:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
				eeprom_write_byte((uint8_t *)EE_AUTOB, flag (f_autobright));
    1eb4:	60 91 46 01 	lds	r22, 0x0146
    1eb8:	60 72       	andi	r22, 0x20	; 32
    1eba:	8e e0       	ldi	r24, 0x0E	; 14
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 d3 17 	call	0x2fa6	; 0x2fa6 <__eewr_byte_m328p>
				if (flag(f_autobright))
    1ec2:	80 91 46 01 	lds	r24, 0x0146
    1ec6:	85 ff       	sbrs	r24, 5
    1ec8:	03 c0       	rjmp	.+6      	; 0x1ed0 <set_brightness+0x128>
					init_autobright();
    1eca:	0e 94 90 03 	call	0x720	; 0x720 <init_autobright>
    1ece:	4e c0       	rjmp	.+156    	; 0x1f6c <set_brightness+0x1c4>
				else
					ADCSRA &= ~(_BV(ADEN) | _BV(ADIE));
    1ed0:	80 91 7a 00 	lds	r24, 0x007A
    1ed4:	87 77       	andi	r24, 0x77	; 119
    1ed6:	80 93 7a 00 	sts	0x007A, r24
    1eda:	48 c0       	rjmp	.+144    	; 0x1f6c <set_brightness+0x1c4>
				break;
			}
		}
		if (b & _BV(2)) {
    1edc:	02 ff       	sbrs	r16, 2
    1ede:	94 cf       	rjmp	.-216    	; 0x1e08 <set_brightness+0x60>
			button_clear(2);
    1ee0:	80 91 3b 01 	lds	r24, 0x013B
    1ee4:	8b 7f       	andi	r24, 0xFB	; 251
    1ee6:	80 93 3b 01 	sts	0x013B, r24
			if (mode == SET_BRITE) {
    1eea:	11 30       	cpi	r17, 0x01	; 1
    1eec:	09 f0       	breq	.+2      	; 0x1ef0 <set_brightness+0x148>
    1eee:	8b cf       	rjmp	.-234    	; 0x1e06 <set_brightness+0x5e>
				if (flag(f_autobright) || brightness < 90) {
    1ef0:	80 91 46 01 	lds	r24, 0x0146
    1ef4:	85 fd       	sbrc	r24, 5
    1ef6:	04 c0       	rjmp	.+8      	; 0x1f00 <set_brightness+0x158>
    1ef8:	80 91 45 01 	lds	r24, 0x0145
    1efc:	8a 35       	cpi	r24, 0x5A	; 90
    1efe:	60 f5       	brcc	.+88     	; 0x1f58 <set_brightness+0x1b0>
					clr_flag (f_autobright);
    1f00:	80 91 46 01 	lds	r24, 0x0146
    1f04:	8f 7d       	andi	r24, 0xDF	; 223
    1f06:	80 93 46 01 	sts	0x0146, r24
					brightness = limit_brightness (brightness+5);
    1f0a:	80 91 45 01 	lds	r24, 0x0145
    1f0e:	8b 5f       	subi	r24, 0xFB	; 251
    1f10:	0e 94 c4 02 	call	0x588	; 0x588 <limit_brightness>
    1f14:	80 93 45 01 	sts	0x0145, r24
					ocr0a = brightness;
    1f18:	80 93 3d 01 	sts	0x013D, r24
					sprintf_P (d, brit_fmt1, brightness);
    1f1c:	00 d0       	rcall	.+0      	; 0x1f1e <set_brightness+0x176>
    1f1e:	00 d0       	rcall	.+0      	; 0x1f20 <set_brightness+0x178>
    1f20:	00 d0       	rcall	.+0      	; 0x1f22 <set_brightness+0x17a>
    1f22:	ed b7       	in	r30, 0x3d	; 61
    1f24:	fe b7       	in	r31, 0x3e	; 62
    1f26:	31 96       	adiw	r30, 0x01	; 1
    1f28:	ad b7       	in	r26, 0x3d	; 61
    1f2a:	be b7       	in	r27, 0x3e	; 62
    1f2c:	12 96       	adiw	r26, 0x02	; 2
    1f2e:	fc 92       	st	X, r15
    1f30:	ee 92       	st	-X, r14
    1f32:	11 97       	sbiw	r26, 0x01	; 1
    1f34:	d3 82       	std	Z+3, r13	; 0x03
    1f36:	c2 82       	std	Z+2, r12	; 0x02
    1f38:	84 83       	std	Z+4, r24	; 0x04
    1f3a:	15 82       	std	Z+5, r1	; 0x05
    1f3c:	0e 94 cb 15 	call	0x2b96	; 0x2b96 <sprintf_P>
					display_str (d);
    1f40:	8d b7       	in	r24, 0x3d	; 61
    1f42:	9e b7       	in	r25, 0x3e	; 62
    1f44:	06 96       	adiw	r24, 0x06	; 6
    1f46:	0f b6       	in	r0, 0x3f	; 63
    1f48:	f8 94       	cli
    1f4a:	9e bf       	out	0x3e, r25	; 62
    1f4c:	0f be       	out	0x3f, r0	; 63
    1f4e:	8d bf       	out	0x3d, r24	; 61
    1f50:	c7 01       	movw	r24, r14
    1f52:	0e 94 37 09 	call	0x126e	; 0x126e <display_str>
    1f56:	58 cf       	rjmp	.-336    	; 0x1e08 <set_brightness+0x60>
				} else {
					set_flag (f_autobright);
    1f58:	80 91 46 01 	lds	r24, 0x0146
    1f5c:	80 62       	ori	r24, 0x20	; 32
    1f5e:	80 93 46 01 	sts	0x0146, r24
					display_Pstr (brit_fmt2);
    1f62:	85 e9       	ldi	r24, 0x95	; 149
    1f64:	91 e0       	ldi	r25, 0x01	; 1
    1f66:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
    1f6a:	4e cf       	rjmp	.-356    	; 0x1e08 <set_brightness+0x60>
				}				
			}
		}
	}
}
    1f6c:	29 96       	adiw	r28, 0x09	; 9
    1f6e:	0f b6       	in	r0, 0x3f	; 63
    1f70:	f8 94       	cli
    1f72:	de bf       	out	0x3e, r29	; 62
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	cd bf       	out	0x3d, r28	; 61
    1f78:	df 91       	pop	r29
    1f7a:	cf 91       	pop	r28
    1f7c:	1f 91       	pop	r17
    1f7e:	0f 91       	pop	r16
    1f80:	ff 90       	pop	r15
    1f82:	ef 90       	pop	r14
    1f84:	df 90       	pop	r13
    1f86:	cf 90       	pop	r12
    1f88:	bf 90       	pop	r11
    1f8a:	af 90       	pop	r10
    1f8c:	08 95       	ret

00001f8e <init_vfd>:

/************************* LOW LEVEL DISPLAY ************************/

// Setup SPI
void init_vfd(void) {
	SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPR0);
    1f8e:	81 e5       	ldi	r24, 0x51	; 81
    1f90:	8c bd       	out	0x2c, r24	; 44
}
    1f92:	08 95       	ret

00001f94 <spi_xfer>:
}

// Send 1 byte via SPI
void spi_xfer(uint8_t c) 
{
	SPDR = c;
    1f94:	8e bd       	out	0x2e, r24	; 46
	while (! (SPSR & _BV(SPIF)))
    1f96:	0d b4       	in	r0, 0x2d	; 45
    1f98:	07 fe       	sbrs	r0, 7
    1f9a:	fd cf       	rjmp	.-6      	; 0x1f96 <spi_xfer+0x2>
		;
}
    1f9c:	08 95       	ret

00001f9e <setdisplay>:
}

// This changes and updates the display
// We use the digit/segment table to determine which
// pins on the MAX6921 to turn on
void setdisplay(uint8_t digit, uint8_t segments) {
    1f9e:	8f 92       	push	r8
    1fa0:	9f 92       	push	r9
    1fa2:	af 92       	push	r10
    1fa4:	bf 92       	push	r11
    1fa6:	cf 92       	push	r12
    1fa8:	df 92       	push	r13
    1faa:	ef 92       	push	r14
    1fac:	ff 92       	push	r15
    1fae:	0f 93       	push	r16
    1fb0:	1f 93       	push	r17
	uint32_t d = 0;	// we only need 20 bits but 32 will do
	uint8_t i;

	// Set the digit selection pin
	d |= _BV(pgm_read_byte(digittable_p + digit));
    1fb2:	e8 2f       	mov	r30, r24
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	e0 54       	subi	r30, 0x40	; 64
    1fb8:	fe 4f       	sbci	r31, 0xFE	; 254
    1fba:	e4 91       	lpm	r30, Z
    1fbc:	21 e0       	ldi	r18, 0x01	; 1
    1fbe:	30 e0       	ldi	r19, 0x00	; 0
    1fc0:	02 c0       	rjmp	.+4      	; 0x1fc6 <setdisplay+0x28>
    1fc2:	22 0f       	add	r18, r18
    1fc4:	33 1f       	adc	r19, r19
    1fc6:	ea 95       	dec	r30
    1fc8:	e2 f7       	brpl	.-8      	; 0x1fc2 <setdisplay+0x24>
    1fca:	69 01       	movw	r12, r18
    1fcc:	ee 24       	eor	r14, r14
    1fce:	d7 fc       	sbrc	r13, 7
    1fd0:	e0 94       	com	r14
    1fd2:	fe 2c       	mov	r15, r14
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0

	
	// Set the individual segments for this digit
	for (i=0; i<8; i++) {
		if (segments & _BV(i))
    1fd8:	a6 2f       	mov	r26, r22
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
			d |= ((uint32_t)1 << pgm_read_byte(segmenttable_p + i));
    1fdc:	11 e0       	ldi	r17, 0x01	; 1
    1fde:	81 2e       	mov	r8, r17
    1fe0:	91 2c       	mov	r9, r1
    1fe2:	a1 2c       	mov	r10, r1
    1fe4:	b1 2c       	mov	r11, r1
	d |= _BV(pgm_read_byte(digittable_p + digit));

	
	// Set the individual segments for this digit
	for (i=0; i<8; i++) {
		if (segments & _BV(i))
    1fe6:	9d 01       	movw	r18, r26
    1fe8:	08 2e       	mov	r0, r24
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <setdisplay+0x52>
    1fec:	35 95       	asr	r19
    1fee:	27 95       	ror	r18
    1ff0:	0a 94       	dec	r0
    1ff2:	e2 f7       	brpl	.-8      	; 0x1fec <setdisplay+0x4e>
    1ff4:	20 ff       	sbrs	r18, 0
    1ff6:	11 c0       	rjmp	.+34     	; 0x201a <setdisplay+0x7c>
			d |= ((uint32_t)1 << pgm_read_byte(segmenttable_p + i));
    1ff8:	fc 01       	movw	r30, r24
    1ffa:	ea 54       	subi	r30, 0x4A	; 74
    1ffc:	fe 4f       	sbci	r31, 0xFE	; 254
    1ffe:	44 91       	lpm	r20, Z
    2000:	95 01       	movw	r18, r10
    2002:	84 01       	movw	r16, r8
    2004:	04 c0       	rjmp	.+8      	; 0x200e <setdisplay+0x70>
    2006:	00 0f       	add	r16, r16
    2008:	11 1f       	adc	r17, r17
    200a:	22 1f       	adc	r18, r18
    200c:	33 1f       	adc	r19, r19
    200e:	4a 95       	dec	r20
    2010:	d2 f7       	brpl	.-12     	; 0x2006 <setdisplay+0x68>
    2012:	c0 2a       	or	r12, r16
    2014:	d1 2a       	or	r13, r17
    2016:	e2 2a       	or	r14, r18
    2018:	f3 2a       	or	r15, r19
    201a:	01 96       	adiw	r24, 0x01	; 1
	// Set the digit selection pin
	d |= _BV(pgm_read_byte(digittable_p + digit));

	
	// Set the individual segments for this digit
	for (i=0; i<8; i++) {
    201c:	88 30       	cpi	r24, 0x08	; 8
    201e:	91 05       	cpc	r25, r1
    2020:	11 f7       	brne	.-60     	; 0x1fe6 <setdisplay+0x48>
	}

	// Shift the data out to the display

	// send lowest 20 bits
	cli();			 // to prevent flicker we turn off interrupts
    2022:	f8 94       	cli
	spi_xfer(d >> 16);
    2024:	8e 2d       	mov	r24, r14
    2026:	0e 94 ca 0f 	call	0x1f94	; 0x1f94 <spi_xfer>
	spi_xfer(d >> 8);
    202a:	8d 2d       	mov	r24, r13
    202c:	0e 94 ca 0f 	call	0x1f94	; 0x1f94 <spi_xfer>
	spi_xfer(d);
    2030:	8c 2d       	mov	r24, r12
    2032:	0e 94 ca 0f 	call	0x1f94	; 0x1f94 <spi_xfer>

	// latch data
	VFDLOAD_PORT |= _BV(VFDLOAD);
    2036:	40 9a       	sbi	0x08, 0	; 8
	VFDLOAD_PORT &= ~_BV(VFDLOAD);
    2038:	40 98       	cbi	0x08, 0	; 8
	sei();
    203a:	78 94       	sei
}
    203c:	1f 91       	pop	r17
    203e:	0f 91       	pop	r16
    2040:	ff 90       	pop	r15
    2042:	ef 90       	pop	r14
    2044:	df 90       	pop	r13
    2046:	cf 90       	pop	r12
    2048:	bf 90       	pop	r11
    204a:	af 90       	pop	r10
    204c:	9f 90       	pop	r9
    204e:	8f 90       	pop	r8
    2050:	08 95       	ret

00002052 <__vector_16>:

/******************************** TIMER INTERRUPTS ********************************/

// Timer 0 overflow -- display multiplex -- called @ (F_CPU/256) = ~30khz (31.25 khz)
ISR (TIMER0_OVF_vect, ISR_NOBLOCK)
{
    2052:	78 94       	sei
    2054:	1f 92       	push	r1
    2056:	0f 92       	push	r0
    2058:	0f b6       	in	r0, 0x3f	; 63
    205a:	0f 92       	push	r0
    205c:	11 24       	eor	r1, r1
    205e:	cf 92       	push	r12
    2060:	df 92       	push	r13
    2062:	ef 92       	push	r14
    2064:	ff 92       	push	r15
    2066:	0f 93       	push	r16
    2068:	1f 93       	push	r17
    206a:	2f 93       	push	r18
    206c:	3f 93       	push	r19
    206e:	4f 93       	push	r20
    2070:	5f 93       	push	r21
    2072:	6f 93       	push	r22
    2074:	7f 93       	push	r23
    2076:	8f 93       	push	r24
    2078:	9f 93       	push	r25
    207a:	af 93       	push	r26
    207c:	bf 93       	push	r27
    207e:	cf 93       	push	r28
    2080:	df 93       	push	r29
    2082:	ef 93       	push	r30
    2084:	ff 93       	push	r31
	if (++mildiv >= MIL_DIVIDER) {
    2086:	80 91 3c 01 	lds	r24, 0x013C
    208a:	8f 5f       	subi	r24, 0xFF	; 255
    208c:	80 93 3c 01 	sts	0x013C, r24
    2090:	8f 31       	cpi	r24, 0x1F	; 31
    2092:	08 f4       	brcc	.+2      	; 0x2096 <__vector_16+0x44>
    2094:	99 c0       	rjmp	.+306    	; 0x21c8 <__vector_16+0x176>
		// Everything in this block happens every millisecond
		uint16_t *ptimer;
		uint8_t button;
		
		OCR0A = ocr0a;	// prevents flicker
    2096:	80 91 3d 01 	lds	r24, 0x013D
    209a:	87 bd       	out	0x27, r24	; 39
		mildiv = 0;
    209c:	10 92 3c 01 	sts	0x013C, r1
		milliseconds++;
    20a0:	80 91 10 01 	lds	r24, 0x0110
    20a4:	90 91 11 01 	lds	r25, 0x0111
    20a8:	01 96       	adiw	r24, 0x01	; 1
    20aa:	90 93 11 01 	sts	0x0111, r25
    20ae:	80 93 10 01 	sts	0x0110, r24
		
		// check if we should have the buzzer on
		if (alarming && !snoozetimer) {
    20b2:	80 91 3a 01 	lds	r24, 0x013A
    20b6:	88 23       	and	r24, r24
    20b8:	49 f1       	breq	.+82     	; 0x210c <__vector_16+0xba>
    20ba:	80 91 43 01 	lds	r24, 0x0143
    20be:	90 91 44 01 	lds	r25, 0x0144
    20c2:	00 97       	sbiw	r24, 0x00	; 0
    20c4:	19 f5       	brne	.+70     	; 0x210c <__vector_16+0xba>
			alarmdiv++;
    20c6:	80 91 12 01 	lds	r24, 0x0112
    20ca:	90 91 13 01 	lds	r25, 0x0113
    20ce:	01 96       	adiw	r24, 0x01	; 1
    20d0:	90 93 13 01 	sts	0x0113, r25
    20d4:	80 93 12 01 	sts	0x0112, r24
			if (alarmdiv > ALARM_DIVIDER) {
    20d8:	21 e0       	ldi	r18, 0x01	; 1
    20da:	8d 32       	cpi	r24, 0x2D	; 45
    20dc:	92 07       	cpc	r25, r18
    20de:	b0 f0       	brcs	.+44     	; 0x210c <__vector_16+0xba>
				// This part only gets reached at about 1Hz
				alarmdiv = 0;
    20e0:	10 92 13 01 	sts	0x0113, r1
    20e4:	10 92 12 01 	sts	0x0112, r1
				beep (4000, ALARM_BEEP, (alarming & 0x80));	// Runs in background
    20e8:	40 91 3a 01 	lds	r20, 0x013A
    20ec:	40 78       	andi	r20, 0x80	; 128
    20ee:	80 ea       	ldi	r24, 0xA0	; 160
    20f0:	9f e0       	ldi	r25, 0x0F	; 15
    20f2:	68 e5       	ldi	r22, 0x58	; 88
    20f4:	72 e0       	ldi	r23, 0x02	; 2
    20f6:	0e 94 2b 03 	call	0x656	; 0x656 <beep>
				if (!(alarming & 0x80))
    20fa:	80 91 3a 01 	lds	r24, 0x013A
    20fe:	87 fd       	sbrc	r24, 7
    2100:	05 c0       	rjmp	.+10     	; 0x210c <__vector_16+0xba>
					alarming += 0x4;		// increment beep count
    2102:	80 91 3a 01 	lds	r24, 0x013A
    2106:	8c 5f       	subi	r24, 0xFC	; 252
    2108:	80 93 3a 01 	sts	0x013A, r24

/******************************** TIMER INTERRUPTS ********************************/

// Timer 0 overflow -- display multiplex -- called @ (F_CPU/256) = ~30khz (31.25 khz)
ISR (TIMER0_OVF_vect, ISR_NOBLOCK)
{
    210c:	00 e0       	ldi	r16, 0x00	; 0
    210e:	10 e0       	ldi	r17, 0x00	; 0
    2110:	cf e1       	ldi	r28, 0x1F	; 31
    2112:	d1 e0       	ldi	r29, 0x01	; 1
					else if (*ptimer == BT_HELD) {
						buttons |= _BV(button);		// Signal another button press
						tick();
						(*ptimer)++;			// Start timing to repeat
					} else if (++(*ptimer) >= BT_REPEAT)
						*ptimer = BT_HELD;
    2114:	88 ee       	ldi	r24, 0xE8	; 232
    2116:	c8 2e       	mov	r12, r24
    2118:	83 e0       	ldi	r24, 0x03	; 3
    211a:	d8 2e       	mov	r13, r24
					(*ptimer)++;			// Timer stops here unless repeated button
				} else if (brepeat & _BV(button)) {
					if (*ptimer < BT_HELD)
						(*ptimer)++;
					else if (*ptimer == BT_HELD) {
						buttons |= _BV(button);		// Signal another button press
    211c:	91 e0       	ldi	r25, 0x01	; 1
    211e:	e9 2e       	mov	r14, r25
    2120:	f1 2c       	mov	r15, r1
			}			
		}
		
		// Button timing processing
		for (ptimer = btimer, button = 0; button < BT_NUM; ptimer++, button++) {
			if (*ptimer) {	// timer set to 1 when button down detected by ISR
    2122:	28 81       	ld	r18, Y
    2124:	39 81       	ldd	r19, Y+1	; 0x01
    2126:	21 15       	cp	r18, r1
    2128:	31 05       	cpc	r19, r1
    212a:	09 f4       	brne	.+2      	; 0x212e <__vector_16+0xdc>
    212c:	46 c0       	rjmp	.+140    	; 0x21ba <__vector_16+0x168>
				if (*ptimer < BT_DEBOUNCE)
    212e:	29 31       	cpi	r18, 0x19	; 25
    2130:	31 05       	cpc	r19, r1
    2132:	e0 f0       	brcs	.+56     	; 0x216c <__vector_16+0x11a>
					(*ptimer)++;			// May still be bouncing
				else if (*ptimer == BT_DEBOUNCE) {
    2134:	29 31       	cpi	r18, 0x19	; 25
    2136:	31 05       	cpc	r19, r1
    2138:	51 f4       	brne	.+20     	; 0x214e <__vector_16+0xfc>
					buttons |= _BV(button);		// Hasn't bounced yet, must really be down
    213a:	20 91 3b 01 	lds	r18, 0x013B
    213e:	c7 01       	movw	r24, r14
    2140:	00 2e       	mov	r0, r16
    2142:	02 c0       	rjmp	.+4      	; 0x2148 <__vector_16+0xf6>
    2144:	88 0f       	add	r24, r24
    2146:	99 1f       	adc	r25, r25
    2148:	0a 94       	dec	r0
    214a:	e2 f7       	brpl	.-8      	; 0x2144 <__vector_16+0xf2>
    214c:	21 c0       	rjmp	.+66     	; 0x2190 <__vector_16+0x13e>
					tick();
					(*ptimer)++;			// Timer stops here unless repeated button
				} else if (brepeat & _BV(button)) {
    214e:	80 91 3f 01 	lds	r24, 0x013F
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	00 2e       	mov	r0, r16
    2156:	02 c0       	rjmp	.+4      	; 0x215c <__vector_16+0x10a>
    2158:	95 95       	asr	r25
    215a:	87 95       	ror	r24
    215c:	0a 94       	dec	r0
    215e:	e2 f7       	brpl	.-8      	; 0x2158 <__vector_16+0x106>
    2160:	80 ff       	sbrs	r24, 0
    2162:	2b c0       	rjmp	.+86     	; 0x21ba <__vector_16+0x168>
					if (*ptimer < BT_HELD)
    2164:	83 e0       	ldi	r24, 0x03	; 3
    2166:	28 3e       	cpi	r18, 0xE8	; 232
    2168:	38 07       	cpc	r19, r24
    216a:	28 f4       	brcc	.+10     	; 0x2176 <__vector_16+0x124>
						(*ptimer)++;
    216c:	2f 5f       	subi	r18, 0xFF	; 255
    216e:	3f 4f       	sbci	r19, 0xFF	; 255
    2170:	39 83       	std	Y+1, r19	; 0x01
    2172:	28 83       	st	Y, r18
    2174:	22 c0       	rjmp	.+68     	; 0x21ba <__vector_16+0x168>
					else if (*ptimer == BT_HELD) {
    2176:	83 e0       	ldi	r24, 0x03	; 3
    2178:	28 3e       	cpi	r18, 0xE8	; 232
    217a:	38 07       	cpc	r19, r24
    217c:	a1 f4       	brne	.+40     	; 0x21a6 <__vector_16+0x154>
						buttons |= _BV(button);		// Signal another button press
    217e:	20 91 3b 01 	lds	r18, 0x013B
    2182:	c7 01       	movw	r24, r14
    2184:	00 2e       	mov	r0, r16
    2186:	02 c0       	rjmp	.+4      	; 0x218c <__vector_16+0x13a>
    2188:	88 0f       	add	r24, r24
    218a:	99 1f       	adc	r25, r25
    218c:	0a 94       	dec	r0
    218e:	e2 f7       	brpl	.-8      	; 0x2188 <__vector_16+0x136>
    2190:	28 2b       	or	r18, r24
    2192:	20 93 3b 01 	sts	0x013B, r18
						tick();
    2196:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <tick>
						(*ptimer)++;			// Start timing to repeat
    219a:	88 81       	ld	r24, Y
    219c:	99 81       	ldd	r25, Y+1	; 0x01
    219e:	01 96       	adiw	r24, 0x01	; 1
    21a0:	99 83       	std	Y+1, r25	; 0x01
    21a2:	88 83       	st	Y, r24
    21a4:	0a c0       	rjmp	.+20     	; 0x21ba <__vector_16+0x168>
					} else if (++(*ptimer) >= BT_REPEAT)
    21a6:	2f 5f       	subi	r18, 0xFF	; 255
    21a8:	3f 4f       	sbci	r19, 0xFF	; 255
    21aa:	39 83       	std	Y+1, r19	; 0x01
    21ac:	28 83       	st	Y, r18
    21ae:	84 e0       	ldi	r24, 0x04	; 4
    21b0:	20 3b       	cpi	r18, 0xB0	; 176
    21b2:	38 07       	cpc	r19, r24
    21b4:	10 f0       	brcs	.+4      	; 0x21ba <__vector_16+0x168>
						*ptimer = BT_HELD;
    21b6:	d9 82       	std	Y+1, r13	; 0x01
    21b8:	c8 82       	st	Y, r12
					alarming += 0x4;		// increment beep count
			}			
		}
		
		// Button timing processing
		for (ptimer = btimer, button = 0; button < BT_NUM; ptimer++, button++) {
    21ba:	22 96       	adiw	r28, 0x02	; 2
    21bc:	0f 5f       	subi	r16, 0xFF	; 255
    21be:	1f 4f       	sbci	r17, 0xFF	; 255
    21c0:	05 30       	cpi	r16, 0x05	; 5
    21c2:	11 05       	cpc	r17, r1
    21c4:	09 f0       	breq	.+2      	; 0x21c8 <__vector_16+0x176>
    21c6:	ad cf       	rjmp	.-166    	; 0x2122 <__vector_16+0xd0>
				}
			}
		}
	}	

	if (++muxdiv >= pgm_read_byte(mux_divider + currdigit)) {
    21c8:	80 91 47 01 	lds	r24, 0x0147
    21cc:	8f 5f       	subi	r24, 0xFF	; 255
    21ce:	80 93 47 01 	sts	0x0147, r24
    21d2:	90 91 16 01 	lds	r25, 0x0116
    21d6:	e9 2f       	mov	r30, r25
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	e5 55       	subi	r30, 0x55	; 85
    21dc:	fe 4f       	sbci	r31, 0xFE	; 254
    21de:	e4 91       	lpm	r30, Z
    21e0:	8e 17       	cp	r24, r30
    21e2:	e0 f1       	brcs	.+120    	; 0x225c <__vector_16+0x20a>
		muxdiv = 0;
    21e4:	10 92 47 01 	sts	0x0147, r1
	
		// Cycle through each digit in the display
		if (++currdigit >= DISPLAYSIZE) {
    21e8:	9f 5f       	subi	r25, 0xFF	; 255
    21ea:	90 93 16 01 	sts	0x0116, r25
    21ee:	99 30       	cpi	r25, 0x09	; 9
    21f0:	60 f1       	brcs	.+88     	; 0x224a <__vector_16+0x1f8>
			currdigit = 0;
    21f2:	10 92 16 01 	sts	0x0116, r1

			if (flag(f_show_time)) {
    21f6:	80 91 46 01 	lds	r24, 0x0146
    21fa:	87 ff       	sbrs	r24, 7
    21fc:	26 c0       	rjmp	.+76     	; 0x224a <__vector_16+0x1f8>
				if (snoozetimer) {
    21fe:	80 91 43 01 	lds	r24, 0x0143
    2202:	90 91 44 01 	lds	r25, 0x0144
    2206:	00 97       	sbiw	r24, 0x00	; 0
    2208:	a9 f0       	breq	.+42     	; 0x2234 <__vector_16+0x1e2>
					// blink alarm indicator while snoozing
					if (++snoozediv > SNOOZE_DIVIDER) {
    220a:	80 91 36 01 	lds	r24, 0x0136
    220e:	90 91 37 01 	lds	r25, 0x0137
    2212:	01 96       	adiw	r24, 0x01	; 1
    2214:	90 93 37 01 	sts	0x0137, r25
    2218:	80 93 36 01 	sts	0x0136, r24
    221c:	83 33       	cpi	r24, 0x33	; 51
    221e:	91 05       	cpc	r25, r1
    2220:	a0 f0       	brcs	.+40     	; 0x224a <__vector_16+0x1f8>
						snoozediv = 0;
    2222:	10 92 37 01 	sts	0x0137, r1
    2226:	10 92 36 01 	sts	0x0136, r1
						display[0] ^= 0x2;
    222a:	80 91 2a 01 	lds	r24, 0x012A
    222e:	92 e0       	ldi	r25, 0x02	; 2
    2230:	89 27       	eor	r24, r25
    2232:	09 c0       	rjmp	.+18     	; 0x2246 <__vector_16+0x1f4>
					}			
				} else
					display[0] = (flag(f_alarm_on)) ? (display[0] | 0x2) : (display[0] & ~0x2);
    2234:	90 91 46 01 	lds	r25, 0x0146
    2238:	80 91 2a 01 	lds	r24, 0x012A
    223c:	96 ff       	sbrs	r25, 6
    223e:	02 c0       	rjmp	.+4      	; 0x2244 <__vector_16+0x1f2>
    2240:	82 60       	ori	r24, 0x02	; 2
    2242:	01 c0       	rjmp	.+2      	; 0x2246 <__vector_16+0x1f4>
    2244:	8d 7f       	andi	r24, 0xFD	; 253
    2246:	80 93 2a 01 	sts	0x012A, r24
			}
		}

		// Set the current display's segments
		setdisplay(currdigit, display[currdigit]);
    224a:	80 91 16 01 	lds	r24, 0x0116
    224e:	e8 2f       	mov	r30, r24
    2250:	f0 e0       	ldi	r31, 0x00	; 0
    2252:	e6 5d       	subi	r30, 0xD6	; 214
    2254:	fe 4f       	sbci	r31, 0xFE	; 254
    2256:	60 81       	ld	r22, Z
    2258:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <setdisplay>
	}	
}
    225c:	ff 91       	pop	r31
    225e:	ef 91       	pop	r30
    2260:	df 91       	pop	r29
    2262:	cf 91       	pop	r28
    2264:	bf 91       	pop	r27
    2266:	af 91       	pop	r26
    2268:	9f 91       	pop	r25
    226a:	8f 91       	pop	r24
    226c:	7f 91       	pop	r23
    226e:	6f 91       	pop	r22
    2270:	5f 91       	pop	r21
    2272:	4f 91       	pop	r20
    2274:	3f 91       	pop	r19
    2276:	2f 91       	pop	r18
    2278:	1f 91       	pop	r17
    227a:	0f 91       	pop	r16
    227c:	ff 90       	pop	r15
    227e:	ef 90       	pop	r14
    2280:	df 90       	pop	r13
    2282:	cf 90       	pop	r12
    2284:	0f 90       	pop	r0
    2286:	0f be       	out	0x3f, r0	; 63
    2288:	0f 90       	pop	r0
    228a:	1f 90       	pop	r1
    228c:	18 95       	reti

0000228e <twiStart>:
*/
static uint8_t twiStart (void)
{
	uint8_t stat;
	
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWSTA);
    228e:	84 ea       	ldi	r24, 0xA4	; 164
    2290:	80 93 bc 00 	sts	0x00BC, r24
	twiWait();
    2294:	80 91 bc 00 	lds	r24, 0x00BC
    2298:	87 ff       	sbrs	r24, 7
    229a:	fc cf       	rjmp	.-8      	; 0x2294 <twiStart+0x6>
	stat = TWSR & 0xf8;
    229c:	90 91 b9 00 	lds	r25, 0x00B9
    22a0:	98 7f       	andi	r25, 0xF8	; 248
	if ((stat == SR_START) || (stat == SR_RSTART))
    22a2:	98 30       	cpi	r25, 0x08	; 8
    22a4:	29 f0       	breq	.+10     	; 0x22b0 <twiStart+0x22>
		return 0;
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	90 31       	cpi	r25, 0x10	; 16
    22aa:	19 f4       	brne	.+6      	; 0x22b2 <twiStart+0x24>
    22ac:	80 e0       	ldi	r24, 0x00	; 0
    22ae:	08 95       	ret
    22b0:	80 e0       	ldi	r24, 0x00	; 0
	twiError (SR_START, stat);
	return 1;
}
    22b2:	08 95       	ret

000022b4 <twiWrite>:
/*
** Write one byte of data
*/
static inline void twiWrite(const uint8_t data)
{
	TWDR = data;
    22b4:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = _BV(TWINT) | _BV(TWEN);
    22b8:	84 e8       	ldi	r24, 0x84	; 132
    22ba:	80 93 bc 00 	sts	0x00BC, r24
	twiWait();
    22be:	80 91 bc 00 	lds	r24, 0x00BC
    22c2:	87 ff       	sbrs	r24, 7
    22c4:	fc cf       	rjmp	.-8      	; 0x22be <twiWrite+0xa>
}
    22c6:	08 95       	ret

000022c8 <twiError>:
	char d[12];
	
	sprintf_P (d, twi_fmt, expected, received);
	uart_puts (d);
#endif
}
    22c8:	08 95       	ret

000022ca <twiWriteReg>:

/*
** Write <data> into register <reg> of device at address <addr>
*/
int twiWriteReg(const uint8_t addr, const uint8_t reg, const uint8_t data)
{
    22ca:	1f 93       	push	r17
    22cc:	cf 93       	push	r28
    22ce:	df 93       	push	r29
    22d0:	c8 2f       	mov	r28, r24
    22d2:	d6 2f       	mov	r29, r22
    22d4:	14 2f       	mov	r17, r20
	if (twiStart() == 0) {
    22d6:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    22da:	88 23       	and	r24, r24
    22dc:	f9 f4       	brne	.+62     	; 0x231c <twiWriteReg+0x52>
		twiWrite((addr & 0xfe) | W);
    22de:	8c 2f       	mov	r24, r28
    22e0:	8e 7f       	andi	r24, 0xFE	; 254
    22e2:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
		if (TWSR != SR_SLA_WA)
    22e6:	80 91 b9 00 	lds	r24, 0x00B9
    22ea:	88 31       	cpi	r24, 0x18	; 24
    22ec:	71 f4       	brne	.+28     	; 0x230a <twiWriteReg+0x40>
			twiError(SR_SLA_WA, TWSR);
		else {
			twiWrite(reg);
    22ee:	8d 2f       	mov	r24, r29
    22f0:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
			if (TWSR != SR_DTA_A)
    22f4:	80 91 b9 00 	lds	r24, 0x00B9
    22f8:	88 32       	cpi	r24, 0x28	; 40
    22fa:	39 f4       	brne	.+14     	; 0x230a <twiWriteReg+0x40>
				twiError(SR_DTA_A, TWSR);
			else {
				twiWrite(data);
    22fc:	81 2f       	mov	r24, r17
    22fe:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
				if (TWSR != SR_DTA_A)
    2302:	80 91 b9 00 	lds	r24, 0x00B9
    2306:	88 32       	cpi	r24, 0x28	; 40
    2308:	19 f0       	breq	.+6      	; 0x2310 <twiWriteReg+0x46>
					twiError(SR_DTA_A, TWSR);
    230a:	80 91 b9 00 	lds	r24, 0x00B9
    230e:	06 c0       	rjmp	.+12     	; 0x231c <twiWriteReg+0x52>
/*
** Issue STOP condition on TWI bus
*/
static inline void twiStop (void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWSTO);
    2310:	84 e9       	ldi	r24, 0x94	; 148
    2312:	80 93 bc 00 	sts	0x00BC, r24
				twiWrite(data);
				if (TWSR != SR_DTA_A)
					twiError(SR_DTA_A, TWSR);
				else {
					twiStop();
					return 0;
    2316:	80 e0       	ldi	r24, 0x00	; 0
    2318:	90 e0       	ldi	r25, 0x00	; 0
    231a:	04 c0       	rjmp	.+8      	; 0x2324 <twiWriteReg+0x5a>
				}
			}
		}
	}
	TWCR = 0;		/* Disable TWI */
    231c:	10 92 bc 00 	sts	0x00BC, r1
	return -1;
    2320:	8f ef       	ldi	r24, 0xFF	; 255
    2322:	9f ef       	ldi	r25, 0xFF	; 255
}
    2324:	df 91       	pop	r29
    2326:	cf 91       	pop	r28
    2328:	1f 91       	pop	r17
    232a:	08 95       	ret

0000232c <twiWriteRegN>:

/*
** Write N sequential bytes of data starting at register <reg>
*/
int twiWriteRegN(const uint8_t addr, const uint8_t reg, uint8_t n, void *pdata)
{
    232c:	ff 92       	push	r15
    232e:	0f 93       	push	r16
    2330:	1f 93       	push	r17
    2332:	cf 93       	push	r28
    2334:	df 93       	push	r29
    2336:	18 2f       	mov	r17, r24
    2338:	06 2f       	mov	r16, r22
    233a:	f4 2e       	mov	r15, r20
    233c:	e9 01       	movw	r28, r18
	if (twiStart() == 0) {
    233e:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    2342:	88 23       	and	r24, r24
    2344:	21 f5       	brne	.+72     	; 0x238e <twiWriteRegN+0x62>
		twiWrite((addr & 0xfe) | W);
    2346:	81 2f       	mov	r24, r17
    2348:	8e 7f       	andi	r24, 0xFE	; 254
    234a:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
		if (TWSR != SR_SLA_WA)
    234e:	80 91 b9 00 	lds	r24, 0x00B9
    2352:	88 31       	cpi	r24, 0x18	; 24
    2354:	79 f4       	brne	.+30     	; 0x2374 <twiWriteRegN+0x48>
			twiError(SR_SLA_WA, TWSR);
		else {
			twiWrite(reg);
    2356:	80 2f       	mov	r24, r16
    2358:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
			if (TWSR != SR_DTA_A)
    235c:	80 91 b9 00 	lds	r24, 0x00B9
    2360:	88 32       	cpi	r24, 0x28	; 40
    2362:	69 f0       	breq	.+26     	; 0x237e <twiWriteRegN+0x52>
    2364:	07 c0       	rjmp	.+14     	; 0x2374 <twiWriteRegN+0x48>
				twiError(SR_DTA_A, TWSR);
			else {
				while (n > 0) {
					twiWrite(*(uint8_t *)pdata++);
    2366:	88 81       	ld	r24, Y
    2368:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
					if (TWSR != SR_DTA_A) {
    236c:	80 91 b9 00 	lds	r24, 0x00B9
    2370:	88 32       	cpi	r24, 0x28	; 40
    2372:	19 f0       	breq	.+6      	; 0x237a <twiWriteRegN+0x4e>
						twiError(SR_DTA_A, TWSR);
    2374:	80 91 b9 00 	lds	r24, 0x00B9
    2378:	0a c0       	rjmp	.+20     	; 0x238e <twiWriteRegN+0x62>
			twiWrite(reg);
			if (TWSR != SR_DTA_A)
				twiError(SR_DTA_A, TWSR);
			else {
				while (n > 0) {
					twiWrite(*(uint8_t *)pdata++);
    237a:	21 96       	adiw	r28, 0x01	; 1
					if (TWSR != SR_DTA_A) {
						twiError(SR_DTA_A, TWSR);
						TWCR = 0;
						return -1;
					}
					n--;
    237c:	fa 94       	dec	r15
		else {
			twiWrite(reg);
			if (TWSR != SR_DTA_A)
				twiError(SR_DTA_A, TWSR);
			else {
				while (n > 0) {
    237e:	ff 20       	and	r15, r15
    2380:	91 f7       	brne	.-28     	; 0x2366 <twiWriteRegN+0x3a>
/*
** Issue STOP condition on TWI bus
*/
static inline void twiStop (void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWSTO);
    2382:	84 e9       	ldi	r24, 0x94	; 148
    2384:	80 93 bc 00 	sts	0x00BC, r24
						return -1;
					}
					n--;
				}
				twiStop();
				return 0;				
    2388:	80 e0       	ldi	r24, 0x00	; 0
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	04 c0       	rjmp	.+8      	; 0x2396 <twiWriteRegN+0x6a>
			}
		}
	}
	TWCR = 0;		/* Disable TWI */
    238e:	10 92 bc 00 	sts	0x00BC, r1
	return -1;
    2392:	8f ef       	ldi	r24, 0xFF	; 255
    2394:	9f ef       	ldi	r25, 0xFF	; 255
}
    2396:	df 91       	pop	r29
    2398:	cf 91       	pop	r28
    239a:	1f 91       	pop	r17
    239c:	0f 91       	pop	r16
    239e:	ff 90       	pop	r15
    23a0:	08 95       	ret

000023a2 <twiReadReg>:

/*
** Read register <reg> from device at address <addr>
*/
int twiReadReg(const uint8_t addr, const uint8_t reg)
{
    23a2:	cf 93       	push	r28
    23a4:	df 93       	push	r29
    23a6:	c8 2f       	mov	r28, r24
    23a8:	d6 2f       	mov	r29, r22
	uint8_t dr;
	
	if (twiStart() == 0) {
    23aa:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    23ae:	88 23       	and	r24, r24
    23b0:	81 f5       	brne	.+96     	; 0x2412 <twiReadReg+0x70>
		twiWrite((addr & 0xfe) | W);
    23b2:	8c 2f       	mov	r24, r28
    23b4:	8e 7f       	andi	r24, 0xFE	; 254
    23b6:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
		if (TWSR != SR_SLA_WA)
    23ba:	80 91 b9 00 	lds	r24, 0x00B9
    23be:	88 31       	cpi	r24, 0x18	; 24
    23c0:	f1 f4       	brne	.+60     	; 0x23fe <twiReadReg+0x5c>
			twiError(SR_SLA_WA, TWSR);
		else {
			twiWrite(reg);
    23c2:	8d 2f       	mov	r24, r29
    23c4:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
			if (TWSR != SR_DTA_A)
    23c8:	80 91 b9 00 	lds	r24, 0x00B9
    23cc:	88 32       	cpi	r24, 0x28	; 40
    23ce:	b9 f4       	brne	.+46     	; 0x23fe <twiReadReg+0x5c>
				twiError(SR_DTA_A, TWSR);
			else if (twiStart() == 0) {
    23d0:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    23d4:	88 23       	and	r24, r24
    23d6:	e9 f4       	brne	.+58     	; 0x2412 <twiReadReg+0x70>
				twiWrite((addr & 0xfe) | R);
    23d8:	8c 2f       	mov	r24, r28
    23da:	81 60       	ori	r24, 0x01	; 1
    23dc:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
				if (TWSR != SR_SLA_RA)
    23e0:	80 91 b9 00 	lds	r24, 0x00B9
    23e4:	80 34       	cpi	r24, 0x40	; 64
    23e6:	59 f4       	brne	.+22     	; 0x23fe <twiReadReg+0x5c>
/*
** Read one byte without ACK
*/
static inline void twiReadNack(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN);
    23e8:	84 e8       	ldi	r24, 0x84	; 132
    23ea:	80 93 bc 00 	sts	0x00BC, r24
	twiWait();
    23ee:	80 91 bc 00 	lds	r24, 0x00BC
    23f2:	87 ff       	sbrs	r24, 7
    23f4:	fc cf       	rjmp	.-8      	; 0x23ee <twiReadReg+0x4c>
				twiWrite((addr & 0xfe) | R);
				if (TWSR != SR_SLA_RA)
					twiError(SR_SLA_RA, TWSR);
				else {
					twiReadNack();
					if (TWSR != SR_DTR)
    23f6:	80 91 b9 00 	lds	r24, 0x00B9
    23fa:	88 35       	cpi	r24, 0x58	; 88
    23fc:	19 f0       	breq	.+6      	; 0x2404 <twiReadReg+0x62>
						twiError(SR_DTR, TWSR);
    23fe:	80 91 b9 00 	lds	r24, 0x00B9
    2402:	07 c0       	rjmp	.+14     	; 0x2412 <twiReadReg+0x70>
					else {
						dr = TWDR;
    2404:	80 91 bb 00 	lds	r24, 0x00BB
/*
** Issue STOP condition on TWI bus
*/
static inline void twiStop (void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWSTO);
    2408:	94 e9       	ldi	r25, 0x94	; 148
    240a:	90 93 bc 00 	sts	0x00BC, r25
					if (TWSR != SR_DTR)
						twiError(SR_DTR, TWSR);
					else {
						dr = TWDR;
						twiStop();
						return (dr);
    240e:	90 e0       	ldi	r25, 0x00	; 0
    2410:	04 c0       	rjmp	.+8      	; 0x241a <twiReadReg+0x78>
					}
				}
			}
		}
	}
	TWCR = 0;		/* Disable TWI */
    2412:	10 92 bc 00 	sts	0x00BC, r1
	return -1;
    2416:	8f ef       	ldi	r24, 0xFF	; 255
    2418:	9f ef       	ldi	r25, 0xFF	; 255
}
    241a:	df 91       	pop	r29
    241c:	cf 91       	pop	r28
    241e:	08 95       	ret

00002420 <twiReadRegN>:
** Read N sequential bytes of data starting at register <reg>
**
** Note pdata must point to a buffer of sufficient size.
*/
int twiReadRegN(const uint8_t addr, const uint8_t reg, uint8_t n, void *pdata)
{
    2420:	ff 92       	push	r15
    2422:	0f 93       	push	r16
    2424:	1f 93       	push	r17
    2426:	cf 93       	push	r28
    2428:	df 93       	push	r29
    242a:	18 2f       	mov	r17, r24
    242c:	06 2f       	mov	r16, r22
    242e:	f4 2e       	mov	r15, r20
    2430:	e9 01       	movw	r28, r18
	if (twiStart() == 0) {
    2432:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    2436:	88 23       	and	r24, r24
    2438:	09 f0       	breq	.+2      	; 0x243c <twiReadRegN+0x1c>
    243a:	46 c0       	rjmp	.+140    	; 0x24c8 <twiReadRegN+0xa8>
		twiWrite((addr & 0xfe) | W);
    243c:	81 2f       	mov	r24, r17
    243e:	8e 7f       	andi	r24, 0xFE	; 254
    2440:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
		if (TWSR != SR_SLA_WA)
    2444:	80 91 b9 00 	lds	r24, 0x00B9
    2448:	88 31       	cpi	r24, 0x18	; 24
    244a:	61 f5       	brne	.+88     	; 0x24a4 <twiReadRegN+0x84>
			twiError(SR_SLA_WA, TWSR);
		else {
			twiWrite(reg);
    244c:	80 2f       	mov	r24, r16
    244e:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
			if (TWSR != SR_DTA_A)
    2452:	80 91 b9 00 	lds	r24, 0x00B9
    2456:	88 32       	cpi	r24, 0x28	; 40
    2458:	29 f5       	brne	.+74     	; 0x24a4 <twiReadRegN+0x84>
				twiError(SR_DTA_A, TWSR);
			else if (twiStart() == 0) {
    245a:	0e 94 47 11 	call	0x228e	; 0x228e <twiStart>
    245e:	88 23       	and	r24, r24
    2460:	99 f5       	brne	.+102    	; 0x24c8 <twiReadRegN+0xa8>
				twiWrite((addr & 0xfe) | R);
    2462:	81 2f       	mov	r24, r17
    2464:	81 60       	ori	r24, 0x01	; 1
    2466:	0e 94 5a 11 	call	0x22b4	; 0x22b4 <twiWrite>
				if (TWSR != SR_SLA_RA)
    246a:	80 91 b9 00 	lds	r24, 0x00B9
    246e:	80 34       	cpi	r24, 0x40	; 64
    2470:	09 f1       	breq	.+66     	; 0x24b4 <twiReadRegN+0x94>
    2472:	18 c0       	rjmp	.+48     	; 0x24a4 <twiReadRegN+0x84>
					twiError(SR_SLA_RA, TWSR);
				else {
					while (n > 0) {
						if (n == 1) {
    2474:	21 e0       	ldi	r18, 0x01	; 1
    2476:	f2 16       	cp	r15, r18
    2478:	59 f4       	brne	.+22     	; 0x2490 <twiReadRegN+0x70>
/*
** Read one byte without ACK
*/
static inline void twiReadNack(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN);
    247a:	80 93 bc 00 	sts	0x00BC, r24
	twiWait();
    247e:	20 91 bc 00 	lds	r18, 0x00BC
    2482:	27 ff       	sbrs	r18, 7
    2484:	fc cf       	rjmp	.-8      	; 0x247e <twiReadRegN+0x5e>
					twiError(SR_SLA_RA, TWSR);
				else {
					while (n > 0) {
						if (n == 1) {
							twiReadNack();	/* Last byte */
							if (TWSR != SR_DTR) {
    2486:	20 91 b9 00 	lds	r18, 0x00B9
    248a:	28 35       	cpi	r18, 0x58	; 88
    248c:	71 f0       	breq	.+28     	; 0x24aa <twiReadRegN+0x8a>
    248e:	0a c0       	rjmp	.+20     	; 0x24a4 <twiReadRegN+0x84>
/*
** Read one byte of data
*/
static inline void twiRead(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
    2490:	90 93 bc 00 	sts	0x00BC, r25
	twiWait();
    2494:	20 91 bc 00 	lds	r18, 0x00BC
    2498:	27 ff       	sbrs	r18, 7
    249a:	fc cf       	rjmp	.-8      	; 0x2494 <twiReadRegN+0x74>
								TWCR = 0;		/* Disable TWI */
								return -1;
							}
						} else {
							twiRead();
							if (TWSR != SR_DTR_A) {
    249c:	20 91 b9 00 	lds	r18, 0x00B9
    24a0:	20 35       	cpi	r18, 0x50	; 80
    24a2:	19 f0       	breq	.+6      	; 0x24aa <twiReadRegN+0x8a>
								twiError(SR_DTR_A, TWSR);
    24a4:	80 91 b9 00 	lds	r24, 0x00B9
    24a8:	0f c0       	rjmp	.+30     	; 0x24c8 <twiReadRegN+0xa8>
								TWCR = 0;		/* Disable TWI */
								return -1;
							}
						}
						*(uint8_t *)pdata++ = TWDR;
    24aa:	20 91 bb 00 	lds	r18, 0x00BB
    24ae:	29 93       	st	Y+, r18
						n--;
    24b0:	fa 94       	dec	r15
    24b2:	02 c0       	rjmp	.+4      	; 0x24b8 <twiReadRegN+0x98>
/*
** Read one byte of data
*/
static inline void twiRead(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
    24b4:	94 ec       	ldi	r25, 0xC4	; 196
/*
** Read one byte without ACK
*/
static inline void twiReadNack(void)
{
	TWCR = _BV(TWINT) | _BV(TWEN);
    24b6:	84 e8       	ldi	r24, 0x84	; 132
			else if (twiStart() == 0) {
				twiWrite((addr & 0xfe) | R);
				if (TWSR != SR_SLA_RA)
					twiError(SR_SLA_RA, TWSR);
				else {
					while (n > 0) {
    24b8:	ff 20       	and	r15, r15
    24ba:	e1 f6       	brne	.-72     	; 0x2474 <twiReadRegN+0x54>
/*
** Issue STOP condition on TWI bus
*/
static inline void twiStop (void)
{
	TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWSTO);
    24bc:	84 e9       	ldi	r24, 0x94	; 148
    24be:	80 93 bc 00 	sts	0x00BC, r24
						}
						*(uint8_t *)pdata++ = TWDR;
						n--;
					}
					twiStop();
					return 0;
    24c2:	80 e0       	ldi	r24, 0x00	; 0
    24c4:	90 e0       	ldi	r25, 0x00	; 0
    24c6:	04 c0       	rjmp	.+8      	; 0x24d0 <twiReadRegN+0xb0>
				}
			}
		}
	}
	TWCR = 0;		/* Disable TWI */
    24c8:	10 92 bc 00 	sts	0x00BC, r1
	return -1;
    24cc:	8f ef       	ldi	r24, 0xFF	; 255
    24ce:	9f ef       	ldi	r25, 0xFF	; 255
}
    24d0:	df 91       	pop	r29
    24d2:	cf 91       	pop	r28
    24d4:	1f 91       	pop	r17
    24d6:	0f 91       	pop	r16
    24d8:	ff 90       	pop	r15
    24da:	08 95       	ret

000024dc <twiInit>:

void twiInit (void)
{
	/* SCL freq = CPU clock/(16+2*TWBR*4^TWPS) */
	TWSR = 0x00;		/* prescale CPU/1 (Note: for status comparisons to work, must be =0) */
    24dc:	10 92 b9 00 	sts	0x00B9, r1
	
	/* Min TWBR is 10 */
	//TWBR = 0xff;		/* 15.2khz for debugging */
	TWBR = 32;			/* 100khz */
    24e0:	80 e2       	ldi	r24, 0x20	; 32
    24e2:	80 93 b8 00 	sts	0x00B8, r24
}
    24e6:	08 95       	ret

000024e8 <delay_10us>:

void delay_10us(uint8_t ns)
{
  uint8_t i;
  
  while (ns != 0) {
    24e8:	05 c0       	rjmp	.+10     	; 0x24f4 <delay_10us+0xc>
    ns--;
    24ea:	81 50       	subi	r24, 0x01	; 1
    24ec:	9e e1       	ldi	r25, 0x1E	; 30
    for (i=0; i< 30; i++) {
      nop;
    24ee:	00 00       	nop
    24f0:	91 50       	subi	r25, 0x01	; 1
{
  uint8_t i;
  
  while (ns != 0) {
    ns--;
    for (i=0; i< 30; i++) {
    24f2:	e9 f7       	brne	.-6      	; 0x24ee <delay_10us+0x6>

void delay_10us(uint8_t ns)
{
  uint8_t i;
  
  while (ns != 0) {
    24f4:	88 23       	and	r24, r24
    24f6:	c9 f7       	brne	.-14     	; 0x24ea <delay_10us+0x2>
    ns--;
    for (i=0; i< 30; i++) {
      nop;
    }
  }
}
    24f8:	08 95       	ret

000024fa <delay_s>:

void delay_s(uint8_t s) {
  while (s--) {
    24fa:	0a c0       	rjmp	.+20     	; 0x2510 <delay_s+0x16>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    24fc:	2f ef       	ldi	r18, 0xFF	; 255
    24fe:	39 e6       	ldi	r19, 0x69	; 105
    2500:	48 e1       	ldi	r20, 0x18	; 24
    2502:	21 50       	subi	r18, 0x01	; 1
    2504:	30 40       	sbci	r19, 0x00	; 0
    2506:	40 40       	sbci	r20, 0x00	; 0
    2508:	e1 f7       	brne	.-8      	; 0x2502 <delay_s+0x8>
    250a:	00 c0       	rjmp	.+0      	; 0x250c <delay_s+0x12>
    250c:	00 00       	nop
    250e:	81 50       	subi	r24, 0x01	; 1
    2510:	88 23       	and	r24, r24
    2512:	a1 f7       	brne	.-24     	; 0x24fc <delay_s+0x2>
    _delay_ms(1000);
  }
}
    2514:	08 95       	ret

00002516 <uart_init>:

#if DEBUG
void uart_init(uint16_t BRR) {
  /* setup the main UART */
  UBRR0 = BRR;               // set baudrate counter
    2516:	90 93 c5 00 	sts	0x00C5, r25
    251a:	80 93 c4 00 	sts	0x00C4, r24

  UCSR0B = _BV(RXEN0) | _BV(TXEN0);
    251e:	88 e1       	ldi	r24, 0x18	; 24
    2520:	80 93 c1 00 	sts	0x00C1, r24
  UCSR0C = _BV(USBS0) | (3<<UCSZ00);
    2524:	8e e0       	ldi	r24, 0x0E	; 14
    2526:	80 93 c2 00 	sts	0x00C2, r24
  DDRD |= _BV(PD1);
    252a:	51 9a       	sbi	0x0a, 1	; 10
  DDRD &= ~_BV(PD0);
    252c:	50 98       	cbi	0x0a, 0	; 10

}
    252e:	08 95       	ret

00002530 <uart_putchar>:

int uart_putchar(char c)
{
  loop_until_bit_is_set(UCSR0A, UDRE0);
    2530:	90 91 c0 00 	lds	r25, 0x00C0
    2534:	95 ff       	sbrs	r25, 5
    2536:	fc cf       	rjmp	.-8      	; 0x2530 <uart_putchar>
  UDR0 = c;
    2538:	80 93 c6 00 	sts	0x00C6, r24
  return 0;
}
    253c:	80 e0       	ldi	r24, 0x00	; 0
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	08 95       	ret

00002542 <uart_getchar>:

char uart_getchar(void) {
	while (!(UCSR0A & _BV(RXC0)));
    2542:	80 91 c0 00 	lds	r24, 0x00C0
    2546:	87 ff       	sbrs	r24, 7
    2548:	fc cf       	rjmp	.-8      	; 0x2542 <uart_getchar>
	return UDR0;
    254a:	80 91 c6 00 	lds	r24, 0x00C6
}
    254e:	08 95       	ret

00002550 <uart_getch>:

char uart_getch(void) {
	return (UCSR0A & _BV(RXC0));
    2550:	80 91 c0 00 	lds	r24, 0x00C0
}
    2554:	80 78       	andi	r24, 0x80	; 128
    2556:	08 95       	ret

00002558 <ROM_putstring>:

void ROM_putstring(const char *str, uint8_t nl) {
    2558:	ef 92       	push	r14
    255a:	ff 92       	push	r15
    255c:	1f 93       	push	r17
    255e:	cf 93       	push	r28
    2560:	df 93       	push	r29
    2562:	0f 92       	push	r0
    2564:	cd b7       	in	r28, 0x3d	; 61
    2566:	de b7       	in	r29, 0x3e	; 62
    2568:	7c 01       	movw	r14, r24
    uint8_t i;

    for (i=0; pgm_read_byte(&str[i]); i++) {
    256a:	10 e0       	ldi	r17, 0x00	; 0
    256c:	05 c0       	rjmp	.+10     	; 0x2578 <ROM_putstring+0x20>
        uart_putchar(pgm_read_byte(&str[i]));
    256e:	69 83       	std	Y+1, r22	; 0x01
    2570:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
}

void ROM_putstring(const char *str, uint8_t nl) {
    uint8_t i;

    for (i=0; pgm_read_byte(&str[i]); i++) {
    2574:	1f 5f       	subi	r17, 0xFF	; 255
    2576:	69 81       	ldd	r22, Y+1	; 0x01
    2578:	f7 01       	movw	r30, r14
    257a:	e1 0f       	add	r30, r17
    257c:	f1 1d       	adc	r31, r1
    257e:	84 91       	lpm	r24, Z
    2580:	88 23       	and	r24, r24
    2582:	a9 f7       	brne	.-22     	; 0x256e <ROM_putstring+0x16>
        uart_putchar(pgm_read_byte(&str[i]));
  }
  if (nl) {
    2584:	66 23       	and	r22, r22
    2586:	31 f0       	breq	.+12     	; 0x2594 <ROM_putstring+0x3c>
        uart_putchar('\n'); uart_putchar('\r');
    2588:	8a e0       	ldi	r24, 0x0A	; 10
    258a:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
    258e:	8d e0       	ldi	r24, 0x0D	; 13
    2590:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
  }
}
    2594:	0f 90       	pop	r0
    2596:	df 91       	pop	r29
    2598:	cf 91       	pop	r28
    259a:	1f 91       	pop	r17
    259c:	ff 90       	pop	r15
    259e:	ef 90       	pop	r14
    25a0:	08 95       	ret

000025a2 <uart_puts>:

void uart_puts(const char* str)
{
    25a2:	cf 93       	push	r28
    25a4:	df 93       	push	r29
    25a6:	ec 01       	movw	r28, r24
    while(*str)
    25a8:	02 c0       	rjmp	.+4      	; 0x25ae <uart_puts+0xc>
        uart_putc(*str++);
    25aa:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
  }
}

void uart_puts(const char* str)
{
    while(*str)
    25ae:	89 91       	ld	r24, Y+
    25b0:	88 23       	and	r24, r24
    25b2:	d9 f7       	brne	.-10     	; 0x25aa <uart_puts+0x8>
        uart_putc(*str++);
}
    25b4:	df 91       	pop	r29
    25b6:	cf 91       	pop	r28
    25b8:	08 95       	ret

000025ba <uart_puts_P>:

void uart_puts_P(PGM_P str)
{
    25ba:	cf 93       	push	r28
    25bc:	df 93       	push	r29
    25be:	ec 01       	movw	r28, r24
	char c;
	
	while (1) {
		c = pgm_read_byte (str++);
    25c0:	fe 01       	movw	r30, r28
    25c2:	21 96       	adiw	r28, 0x01	; 1
    25c4:	84 91       	lpm	r24, Z
		if (c == 0) break;
    25c6:	88 23       	and	r24, r24
    25c8:	19 f0       	breq	.+6      	; 0x25d0 <uart_puts_P+0x16>
		uart_putc (c);
    25ca:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
	}	
    25ce:	f8 cf       	rjmp	.-16     	; 0x25c0 <uart_puts_P+0x6>
}
    25d0:	df 91       	pop	r29
    25d2:	cf 91       	pop	r28
    25d4:	08 95       	ret

000025d6 <uart_putc_hex>:

void uart_putc_hex(uint8_t b)
{
    25d6:	cf 93       	push	r28
    25d8:	c8 2f       	mov	r28, r24
    /* upper nibble */
    if((b >> 4) < 0x0a)
    25da:	82 95       	swap	r24
    25dc:	8f 70       	andi	r24, 0x0F	; 15
    25de:	8a 30       	cpi	r24, 0x0A	; 10
    25e0:	10 f4       	brcc	.+4      	; 0x25e6 <uart_putc_hex+0x10>
        uart_putc((b >> 4) + '0');
    25e2:	80 5d       	subi	r24, 0xD0	; 208
    25e4:	01 c0       	rjmp	.+2      	; 0x25e8 <uart_putc_hex+0x12>
    else
        uart_putc((b >> 4) - 0x0a + 'a');
    25e6:	89 5a       	subi	r24, 0xA9	; 169
    25e8:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>

    /* lower nibble */
    if((b & 0x0f) < 0x0a)
    25ec:	2c 2f       	mov	r18, r28
    25ee:	30 e0       	ldi	r19, 0x00	; 0
    25f0:	2f 70       	andi	r18, 0x0F	; 15
    25f2:	30 70       	andi	r19, 0x00	; 0
    25f4:	8c 2f       	mov	r24, r28
    25f6:	8f 70       	andi	r24, 0x0F	; 15
    25f8:	2a 30       	cpi	r18, 0x0A	; 10
    25fa:	31 05       	cpc	r19, r1
    25fc:	14 f4       	brge	.+4      	; 0x2602 <uart_putc_hex+0x2c>
        uart_putc((b & 0x0f) + '0');
    25fe:	80 5d       	subi	r24, 0xD0	; 208
    2600:	01 c0       	rjmp	.+2      	; 0x2604 <uart_putc_hex+0x2e>
    else
        uart_putc((b & 0x0f) - 0x0a + 'a');
    2602:	89 5a       	subi	r24, 0xA9	; 169
    2604:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
}
    2608:	cf 91       	pop	r28
    260a:	08 95       	ret

0000260c <uart_putw_hex>:

void uart_putw_hex(uint16_t w)
{
    260c:	cf 93       	push	r28
    260e:	c8 2f       	mov	r28, r24
    uart_putc_hex((uint8_t) (w >> 8));
    2610:	89 2f       	mov	r24, r25
    2612:	0e 94 eb 12 	call	0x25d6	; 0x25d6 <uart_putc_hex>
    uart_putc_hex((uint8_t) (w & 0xff));
    2616:	8c 2f       	mov	r24, r28
    2618:	0e 94 eb 12 	call	0x25d6	; 0x25d6 <uart_putc_hex>
}
    261c:	cf 91       	pop	r28
    261e:	08 95       	ret

00002620 <uart_putdw_hex>:

void uart_putdw_hex(uint32_t dw)
{
    2620:	cf 92       	push	r12
    2622:	df 92       	push	r13
    2624:	ef 92       	push	r14
    2626:	ff 92       	push	r15
    2628:	6b 01       	movw	r12, r22
    262a:	7c 01       	movw	r14, r24
    uart_putw_hex((uint16_t) (dw >> 16));
    262c:	c7 01       	movw	r24, r14
    262e:	0e 94 06 13 	call	0x260c	; 0x260c <uart_putw_hex>
    uart_putw_hex((uint16_t) (dw & 0xffff));
    2632:	c6 01       	movw	r24, r12
    2634:	0e 94 06 13 	call	0x260c	; 0x260c <uart_putw_hex>
}
    2638:	ff 90       	pop	r15
    263a:	ef 90       	pop	r14
    263c:	df 90       	pop	r13
    263e:	cf 90       	pop	r12
    2640:	08 95       	ret

00002642 <uart_putw_dec>:

void uart_putw_dec(uint16_t w)
{
    2642:	bf 92       	push	r11
    2644:	cf 92       	push	r12
    2646:	df 92       	push	r13
    2648:	ef 92       	push	r14
    264a:	ff 92       	push	r15
    264c:	0f 93       	push	r16
    264e:	1f 93       	push	r17
    2650:	cf 93       	push	r28
    2652:	df 93       	push	r29
    2654:	8c 01       	movw	r16, r24
    2656:	25 e0       	ldi	r18, 0x05	; 5
    2658:	e2 2e       	mov	r14, r18
    265a:	f1 2c       	mov	r15, r1
    uint16_t num = 10000;
    uint8_t started = 0;
    265c:	20 e0       	ldi	r18, 0x00	; 0
    uart_putw_hex((uint16_t) (dw & 0xffff));
}

void uart_putw_dec(uint16_t w)
{
    uint16_t num = 10000;
    265e:	c0 e1       	ldi	r28, 0x10	; 16
    2660:	d7 e2       	ldi	r29, 0x27	; 39
            uart_putc('0' + b);
            started = 1;
        }
        w -= b * num;

        num /= 10;
    2662:	3a e0       	ldi	r19, 0x0A	; 10
    2664:	c3 2e       	mov	r12, r19
    2666:	d1 2c       	mov	r13, r1
    uint16_t num = 10000;
    uint8_t started = 0;

    while(num > 0)
    {
        uint8_t b = w / num;
    2668:	c8 01       	movw	r24, r16
    266a:	be 01       	movw	r22, r28
    266c:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
    2670:	b6 2e       	mov	r11, r22
        if(b > 0 || started || num == 1)
    2672:	66 23       	and	r22, r22
    2674:	29 f4       	brne	.+10     	; 0x2680 <uart_putw_dec+0x3e>
    2676:	22 23       	and	r18, r18
    2678:	19 f4       	brne	.+6      	; 0x2680 <uart_putw_dec+0x3e>
    267a:	c1 30       	cpi	r28, 0x01	; 1
    267c:	d1 05       	cpc	r29, r1
    267e:	29 f4       	brne	.+10     	; 0x268a <uart_putw_dec+0x48>
        {
            uart_putc('0' + b);
    2680:	8b 2d       	mov	r24, r11
    2682:	80 5d       	subi	r24, 0xD0	; 208
    2684:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
            started = 1;
    2688:	21 e0       	ldi	r18, 0x01	; 1
        }
        w -= b * num;
    268a:	6b 2d       	mov	r22, r11
    268c:	70 e0       	ldi	r23, 0x00	; 0
    268e:	6c 9f       	mul	r22, r28
    2690:	c0 01       	movw	r24, r0
    2692:	6d 9f       	mul	r22, r29
    2694:	90 0d       	add	r25, r0
    2696:	7c 9f       	mul	r23, r28
    2698:	90 0d       	add	r25, r0
    269a:	11 24       	eor	r1, r1
    269c:	08 1b       	sub	r16, r24
    269e:	19 0b       	sbc	r17, r25

        num /= 10;
    26a0:	ce 01       	movw	r24, r28
    26a2:	b6 01       	movw	r22, r12
    26a4:	0e 94 57 15 	call	0x2aae	; 0x2aae <__udivmodhi4>
    26a8:	eb 01       	movw	r28, r22
    26aa:	08 94       	sec
    26ac:	e1 08       	sbc	r14, r1
    26ae:	f1 08       	sbc	r15, r1
void uart_putw_dec(uint16_t w)
{
    uint16_t num = 10000;
    uint8_t started = 0;

    while(num > 0)
    26b0:	e1 14       	cp	r14, r1
    26b2:	f1 04       	cpc	r15, r1
    26b4:	c9 f6       	brne	.-78     	; 0x2668 <uart_putw_dec+0x26>
        }
        w -= b * num;

        num /= 10;
    }
}
    26b6:	df 91       	pop	r29
    26b8:	cf 91       	pop	r28
    26ba:	1f 91       	pop	r17
    26bc:	0f 91       	pop	r16
    26be:	ff 90       	pop	r15
    26c0:	ef 90       	pop	r14
    26c2:	df 90       	pop	r13
    26c4:	cf 90       	pop	r12
    26c6:	bf 90       	pop	r11
    26c8:	08 95       	ret

000026ca <uart_putdw_dec>:

void uart_putdw_dec(uint32_t dw)
{
    26ca:	4f 92       	push	r4
    26cc:	5f 92       	push	r5
    26ce:	6f 92       	push	r6
    26d0:	7f 92       	push	r7
    26d2:	8f 92       	push	r8
    26d4:	9f 92       	push	r9
    26d6:	af 92       	push	r10
    26d8:	bf 92       	push	r11
    26da:	cf 92       	push	r12
    26dc:	df 92       	push	r13
    26de:	ef 92       	push	r14
    26e0:	ff 92       	push	r15
    26e2:	0f 93       	push	r16
    26e4:	1f 93       	push	r17
    26e6:	cf 93       	push	r28
    26e8:	df 93       	push	r29
    26ea:	4b 01       	movw	r8, r22
    26ec:	5c 01       	movw	r10, r24
    26ee:	0a e0       	ldi	r16, 0x0A	; 10
    26f0:	10 e0       	ldi	r17, 0x00	; 0
    uint32_t num = 1000000000;
    uint8_t started = 0;
    26f2:	c0 e0       	ldi	r28, 0x00	; 0
    }
}

void uart_putdw_dec(uint32_t dw)
{
    uint32_t num = 1000000000;
    26f4:	c1 2c       	mov	r12, r1
    26f6:	4a ec       	ldi	r20, 0xCA	; 202
    26f8:	d4 2e       	mov	r13, r20
    26fa:	4a e9       	ldi	r20, 0x9A	; 154
    26fc:	e4 2e       	mov	r14, r20
    26fe:	4b e3       	ldi	r20, 0x3B	; 59
    2700:	f4 2e       	mov	r15, r20
            uart_putc('0' + b);
            started = 1;
        }
        dw -= b * num;

        num /= 10;
    2702:	5a e0       	ldi	r21, 0x0A	; 10
    2704:	45 2e       	mov	r4, r21
    2706:	51 2c       	mov	r5, r1
    2708:	61 2c       	mov	r6, r1
    270a:	71 2c       	mov	r7, r1
    uint32_t num = 1000000000;
    uint8_t started = 0;

    while(num > 0)
    {
        uint8_t b = dw / num;
    270c:	c5 01       	movw	r24, r10
    270e:	b4 01       	movw	r22, r8
    2710:	a7 01       	movw	r20, r14
    2712:	96 01       	movw	r18, r12
    2714:	0e 94 7e 15 	call	0x2afc	; 0x2afc <__udivmodsi4>
    2718:	d2 2f       	mov	r29, r18
        if(b > 0 || started || num == 1)
    271a:	22 23       	and	r18, r18
    271c:	41 f4       	brne	.+16     	; 0x272e <uart_putdw_dec+0x64>
    271e:	cc 23       	and	r28, r28
    2720:	31 f4       	brne	.+12     	; 0x272e <uart_putdw_dec+0x64>
    2722:	81 e0       	ldi	r24, 0x01	; 1
    2724:	c8 16       	cp	r12, r24
    2726:	d1 04       	cpc	r13, r1
    2728:	e1 04       	cpc	r14, r1
    272a:	f1 04       	cpc	r15, r1
    272c:	29 f4       	brne	.+10     	; 0x2738 <uart_putdw_dec+0x6e>
        {
            uart_putc('0' + b);
    272e:	8d 2f       	mov	r24, r29
    2730:	80 5d       	subi	r24, 0xD0	; 208
    2732:	0e 94 98 12 	call	0x2530	; 0x2530 <uart_putchar>
            started = 1;
    2736:	c1 e0       	ldi	r28, 0x01	; 1
        }
        dw -= b * num;
    2738:	6d 2f       	mov	r22, r29
    273a:	70 e0       	ldi	r23, 0x00	; 0
    273c:	80 e0       	ldi	r24, 0x00	; 0
    273e:	90 e0       	ldi	r25, 0x00	; 0
    2740:	a7 01       	movw	r20, r14
    2742:	96 01       	movw	r18, r12
    2744:	0e 94 2c 15 	call	0x2a58	; 0x2a58 <__mulsi3>
    2748:	dc 01       	movw	r26, r24
    274a:	cb 01       	movw	r24, r22
    274c:	88 1a       	sub	r8, r24
    274e:	99 0a       	sbc	r9, r25
    2750:	aa 0a       	sbc	r10, r26
    2752:	bb 0a       	sbc	r11, r27

        num /= 10;
    2754:	c7 01       	movw	r24, r14
    2756:	b6 01       	movw	r22, r12
    2758:	a3 01       	movw	r20, r6
    275a:	92 01       	movw	r18, r4
    275c:	0e 94 7e 15 	call	0x2afc	; 0x2afc <__udivmodsi4>
    2760:	69 01       	movw	r12, r18
    2762:	7a 01       	movw	r14, r20
    2764:	01 50       	subi	r16, 0x01	; 1
    2766:	10 40       	sbci	r17, 0x00	; 0
void uart_putdw_dec(uint32_t dw)
{
    uint32_t num = 1000000000;
    uint8_t started = 0;

    while(num > 0)
    2768:	89 f6       	brne	.-94     	; 0x270c <uart_putdw_dec+0x42>
        }
        dw -= b * num;

        num /= 10;
    }
}
    276a:	df 91       	pop	r29
    276c:	cf 91       	pop	r28
    276e:	1f 91       	pop	r17
    2770:	0f 91       	pop	r16
    2772:	ff 90       	pop	r15
    2774:	ef 90       	pop	r14
    2776:	df 90       	pop	r13
    2778:	cf 90       	pop	r12
    277a:	bf 90       	pop	r11
    277c:	af 90       	pop	r10
    277e:	9f 90       	pop	r9
    2780:	8f 90       	pop	r8
    2782:	7f 90       	pop	r7
    2784:	6f 90       	pop	r6
    2786:	5f 90       	pop	r5
    2788:	4f 90       	pop	r4
    278a:	08 95       	ret

0000278c <main>:
int main(void) {
	uint8_t menu = 0;
	void (*menup)(void);

	// turn boost off
	TCCR0B = 0;
    278c:	15 bc       	out	0x25, r1	; 37
	BOOST_DDR |= _BV(BOOST);
    278e:	56 9a       	sbi	0x0a, 6	; 10
	BOOST_PORT &= ~_BV(BOOST); // pull boost fet low
    2790:	5e 98       	cbi	0x0b, 6	; 11

	// disable watchdog
	WDTCSR = 0;
    2792:	10 92 60 00 	sts	0x0060, r1
	wdt_disable();
    2796:	88 e1       	ldi	r24, 0x18	; 24
    2798:	0f b6       	in	r0, 0x3f	; 63
    279a:	f8 94       	cli
    279c:	80 93 60 00 	sts	0x0060, r24
    27a0:	10 92 60 00 	sts	0x0060, r1
    27a4:	0f be       	out	0x3f, r0	; 63
	// now turn it back on... 4 second time out
	WDTCSR |= _BV(WDP3);
    27a6:	80 91 60 00 	lds	r24, 0x0060
    27aa:	80 62       	ori	r24, 0x20	; 32
    27ac:	80 93 60 00 	sts	0x0060, r24
	WDTCSR = _BV(WDE);
    27b0:	88 e0       	ldi	r24, 0x08	; 8
    27b2:	80 93 60 00 	sts	0x0060, r24
	wdt_enable(WDTO_2S);
    27b6:	2f e0       	ldi	r18, 0x0F	; 15
    27b8:	88 e1       	ldi	r24, 0x18	; 24
    27ba:	90 e0       	ldi	r25, 0x00	; 0
    27bc:	0f b6       	in	r0, 0x3f	; 63
    27be:	f8 94       	cli
    27c0:	a8 95       	wdr
    27c2:	80 93 60 00 	sts	0x0060, r24
    27c6:	0f be       	out	0x3f, r0	; 63
    27c8:	20 93 60 00 	sts	0x0060, r18
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    27cc:	a8 95       	wdr
	uart_init(BRRL_192);
#endif
*/

	// init io's
	init_buttons();
    27ce:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <init_buttons>
		
	VFDSWITCH_PORT &= ~_BV(VFDSWITCH);
    27d2:	5b 98       	cbi	0x0b, 3	; 11
		
	DEBUGP("turning on buttons");
    27d4:	8a e0       	ldi	r24, 0x0A	; 10
    27d6:	92 e0       	ldi	r25, 0x02	; 2
    27d8:	61 e0       	ldi	r22, 0x01	; 1
    27da:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	// set up button interrupts
	DEBUGP("turning on alarmsw");
    27de:	8d e1       	ldi	r24, 0x1D	; 29
    27e0:	92 e0       	ldi	r25, 0x02	; 2
    27e2:	61 e0       	ldi	r22, 0x01	; 1
    27e4:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	// set off an interrupt if alarm is set or unset
	EICRA = _BV(ISC00);
    27e8:	81 e0       	ldi	r24, 0x01	; 1
    27ea:	80 93 69 00 	sts	0x0069, r24
	EIMSK = _BV(INT0);
    27ee:	8d bb       	out	0x1d, r24	; 29
	
	set_flag (f_show_time);
    27f0:	80 91 46 01 	lds	r24, 0x0146
    27f4:	80 68       	ori	r24, 0x80	; 128
    27f6:	80 93 46 01 	sts	0x0146, r24
	DEBUGP("vfd init");
    27fa:	80 e3       	ldi	r24, 0x30	; 48
    27fc:	92 e0       	ldi	r25, 0x02	; 2
    27fe:	61 e0       	ldi	r22, 0x01	; 1
    2800:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>

/************************* LOW LEVEL DISPLAY ************************/

// Setup SPI
void init_vfd(void) {
	SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPR0);
    2804:	81 e5       	ldi	r24, 0x51	; 81
    2806:	8c bd       	out	0x2c, r24	; 44
	
	set_flag (f_show_time);
	DEBUGP("vfd init");
	init_vfd();
		
	DEBUGP("boost init");
    2808:	89 e3       	ldi	r24, 0x39	; 57
    280a:	92 e0       	ldi	r25, 0x02	; 2
    280c:	61 e0       	ldi	r22, 0x01	; 1
    280e:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	init_boost();
    2812:	0e 94 72 03 	call	0x6e4	; 0x6e4 <init_boost>

	region = eeprom_read_byte((uint8_t *)EE_REGION);
    2816:	8b e0       	ldi	r24, 0x0B	; 11
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <__eerd_byte_m328p>
    281e:	80 93 14 01 	sts	0x0114, r24
		
	DEBUGP("speaker init");
    2822:	84 e4       	ldi	r24, 0x44	; 68
    2824:	92 e0       	ldi	r25, 0x02	; 2
    2826:	61 e0       	ldi	r22, 0x01	; 1
    2828:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	init_speaker();
    282c:	0e 94 0f 03 	call	0x61e	; 0x61e <init_speaker>

	DEBUGP("clock init");
    2830:	81 e5       	ldi	r24, 0x51	; 81
    2832:	92 e0       	ldi	r25, 0x02	; 2
    2834:	61 e0       	ldi	r22, 0x01	; 1
    2836:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	init_rtc();
    283a:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <init_rtc>
	init_clock();
    283e:	0e 94 8f 04 	call	0x91e	; 0x91e <init_clock>

	init_autobright();
    2842:	0e 94 90 03 	call	0x720	; 0x720 <init_autobright>

	sei();
    2846:	78 94       	sei

	DEBUGP("alarm init");
    2848:	8c e5       	ldi	r24, 0x5C	; 92
    284a:	92 e0       	ldi	r25, 0x02	; 2
    284c:	61 e0       	ldi	r22, 0x01	; 1
    284e:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>
	init_alarm();
    2852:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <init_alarm>
	if (PIND & _BV(ALARM))
    2856:	4a 9b       	sbis	0x09, 2	; 9
    2858:	04 c0       	rjmp	.+8      	; 0x2862 <main+0xd6>
		set_flag (f_alarm_on);
    285a:	80 91 46 01 	lds	r24, 0x0146
    285e:	80 64       	ori	r24, 0x40	; 64
    2860:	03 c0       	rjmp	.+6      	; 0x2868 <main+0xdc>
	else
		clr_flag (f_alarm_on);
    2862:	80 91 46 01 	lds	r24, 0x0146
    2866:	8f 7b       	andi	r24, 0xBF	; 191
    2868:	80 93 46 01 	sts	0x0146, r24

	DEBUGP("init done");
    286c:	87 e6       	ldi	r24, 0x67	; 103
    286e:	92 e0       	ldi	r25, 0x02	; 2
    2870:	61 e0       	ldi	r22, 0x01	; 1
    2872:	0e 94 ac 12 	call	0x2558	; 0x2558 <ROM_putstring>

	display_Pstr (PSTR ("icetube"));
    2876:	81 e7       	ldi	r24, 0x71	; 113
    2878:	92 e0       	ldi	r25, 0x02	; 2
    287a:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	delayms (1000);
    287e:	88 ee       	ldi	r24, 0xE8	; 232
    2880:	93 e0       	ldi	r25, 0x03	; 3
    2882:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
	display_Pstr (verstr);
    2886:	89 ec       	ldi	r24, 0xC9	; 201
    2888:	91 e0       	ldi	r25, 0x01	; 1
    288a:	0e 94 a3 06 	call	0xd46	; 0xd46 <display_Pstr>
	beep(4000, 2000, 0);	// 500ms @ 4000Hz
    288e:	80 ea       	ldi	r24, 0xA0	; 160
    2890:	9f e0       	ldi	r25, 0x0F	; 15
    2892:	60 ed       	ldi	r22, 0xD0	; 208
    2894:	77 e0       	ldi	r23, 0x07	; 7
    2896:	40 e0       	ldi	r20, 0x00	; 0
    2898:	0e 94 2b 03 	call	0x656	; 0x656 <beep>
	while (beepcounter) ;
    289c:	80 91 33 01 	lds	r24, 0x0133
    28a0:	90 91 34 01 	lds	r25, 0x0134
    28a4:	00 97       	sbiw	r24, 0x00	; 0
    28a6:	d1 f7       	brne	.-12     	; 0x289c <main+0x110>
    28a8:	c0 e0       	ldi	r28, 0x00	; 0
			button_clear(4);
			setalarmstate(0);
		}

		if (flag(f_show_time) && flag(f_display_update)) {
			uint8_t h = (time_h + flag(f_dst_offset)) % 24;		// DST-adjusted hour
    28aa:	08 e1       	ldi	r16, 0x18	; 24
    28ac:	10 e0       	ldi	r17, 0x00	; 0
			delayms (1500);

			set_flag(f_show_time);		 
		} else if (button_test(1)) {
			button_clear(1);
			flags ^= _BV(f_tick_on_sec);	// toggle tick
    28ae:	d4 e0       	ldi	r29, 0x04	; 4
volatile uint16_t beepcounter;

// we reset the watchdog timer 
static inline void kickthedog(void)
{
	wdt_reset();
    28b0:	a8 95       	wdr
	while (beepcounter) ;

	while (1) {
		kickthedog();
		
		if (button_test(3)) {
    28b2:	80 91 3b 01 	lds	r24, 0x013B
    28b6:	83 ff       	sbrs	r24, 3
    28b8:	08 c0       	rjmp	.+16     	; 0x28ca <main+0x13e>
			button_clear(3);
    28ba:	80 91 3b 01 	lds	r24, 0x013B
    28be:	87 7f       	andi	r24, 0xF7	; 247
    28c0:	80 93 3b 01 	sts	0x013B, r24
			setalarmstate(1);
    28c4:	81 e0       	ldi	r24, 0x01	; 1
    28c6:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <setalarmstate>
		}
		if (button_test(4)) {
    28ca:	80 91 3b 01 	lds	r24, 0x013B
    28ce:	84 ff       	sbrs	r24, 4
    28d0:	08 c0       	rjmp	.+16     	; 0x28e2 <main+0x156>
			button_clear(4);
    28d2:	80 91 3b 01 	lds	r24, 0x013B
    28d6:	8f 7e       	andi	r24, 0xEF	; 239
    28d8:	80 93 3b 01 	sts	0x013B, r24
			setalarmstate(0);
    28dc:	80 e0       	ldi	r24, 0x00	; 0
    28de:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <setalarmstate>
		}

		if (flag(f_show_time) && flag(f_display_update)) {
    28e2:	80 91 46 01 	lds	r24, 0x0146
    28e6:	87 ff       	sbrs	r24, 7
    28e8:	3f c0       	rjmp	.+126    	; 0x2968 <main+0x1dc>
    28ea:	80 91 46 01 	lds	r24, 0x0146
    28ee:	84 ff       	sbrs	r24, 4
    28f0:	3b c0       	rjmp	.+118    	; 0x2968 <main+0x1dc>
			uint8_t h = (time_h + flag(f_dst_offset)) % 24;		// DST-adjusted hour
    28f2:	20 91 15 01 	lds	r18, 0x0115
    28f6:	80 91 46 01 	lds	r24, 0x0146
    28fa:	90 e0       	ldi	r25, 0x00	; 0
    28fc:	81 70       	andi	r24, 0x01	; 1
    28fe:	90 70       	andi	r25, 0x00	; 0
    2900:	82 0f       	add	r24, r18
    2902:	91 1d       	adc	r25, r1
    2904:	b8 01       	movw	r22, r16
    2906:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <__divmodhi4>
    290a:	f8 2e       	mov	r15, r24
			if (flag(f_timeunknown) && (time_s % 2))
    290c:	80 91 46 01 	lds	r24, 0x0146
    2910:	81 ff       	sbrs	r24, 1
    2912:	07 c0       	rjmp	.+14     	; 0x2922 <main+0x196>
    2914:	80 91 42 01 	lds	r24, 0x0142
    2918:	80 ff       	sbrs	r24, 0
    291a:	03 c0       	rjmp	.+6      	; 0x2922 <main+0x196>
				display_clear();
    291c:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <display_clear>
    2920:	07 c0       	rjmp	.+14     	; 0x2930 <main+0x1a4>
			else
				display_time(h, time_m, time_s);
    2922:	60 91 35 01 	lds	r22, 0x0135
    2926:	40 91 42 01 	lds	r20, 0x0142
    292a:	8f 2d       	mov	r24, r15
    292c:	0e 94 f6 05 	call	0xbec	; 0xbec <display_time>

			if (flag(f_tick_on_sec) && !alarming)
    2930:	80 91 46 01 	lds	r24, 0x0146
    2934:	82 ff       	sbrs	r24, 2
    2936:	06 c0       	rjmp	.+12     	; 0x2944 <main+0x1b8>
    2938:	80 91 3a 01 	lds	r24, 0x013A
    293c:	88 23       	and	r24, r24
    293e:	11 f4       	brne	.+4      	; 0x2944 <main+0x1b8>
				tick();
    2940:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <tick>

			if (h == 2 && time_m == 30 && time_s == 0)
    2944:	82 e0       	ldi	r24, 0x02	; 2
    2946:	f8 16       	cp	r15, r24
    2948:	51 f4       	brne	.+20     	; 0x295e <main+0x1d2>
    294a:	80 91 35 01 	lds	r24, 0x0135
    294e:	8e 31       	cpi	r24, 0x1E	; 30
    2950:	31 f4       	brne	.+12     	; 0x295e <main+0x1d2>
    2952:	80 91 42 01 	lds	r24, 0x0142
    2956:	88 23       	and	r24, r24
    2958:	11 f4       	brne	.+4      	; 0x295e <main+0x1d2>
				init_clock();	// Re-sync with ChronoDot once a day
    295a:	0e 94 8f 04 	call	0x91e	; 0x91e <init_clock>

			clr_flag (f_display_update);
    295e:	80 91 46 01 	lds	r24, 0x0146
    2962:	8f 7e       	andi	r24, 0xEF	; 239
    2964:	80 93 46 01 	sts	0x0146, r24
		}
		
		if (flag(f_show_time) && alarming && (buttons & 0x7)) {
    2968:	80 91 46 01 	lds	r24, 0x0146
    296c:	87 ff       	sbrs	r24, 7
    296e:	12 c0       	rjmp	.+36     	; 0x2994 <main+0x208>
    2970:	80 91 3a 01 	lds	r24, 0x013A
    2974:	88 23       	and	r24, r24
    2976:	71 f0       	breq	.+28     	; 0x2994 <main+0x208>
    2978:	80 91 3b 01 	lds	r24, 0x013B
    297c:	90 e0       	ldi	r25, 0x00	; 0
    297e:	87 70       	andi	r24, 0x07	; 7
    2980:	90 70       	andi	r25, 0x00	; 0
    2982:	00 97       	sbiw	r24, 0x00	; 0
    2984:	39 f0       	breq	.+14     	; 0x2994 <main+0x208>
			buttons &= ~0x7;
    2986:	80 91 3b 01 	lds	r24, 0x013B
    298a:	88 7f       	andi	r24, 0xF8	; 248
    298c:	80 93 3b 01 	sts	0x013B, r24
			setsnooze();
    2990:	0e 94 19 09 	call	0x1232	; 0x1232 <setsnooze>
		}

		if (button_test (0)) {
    2994:	80 91 3b 01 	lds	r24, 0x013B
    2998:	80 ff       	sbrs	r24, 0
    299a:	2b c0       	rjmp	.+86     	; 0x29f2 <main+0x266>
			// 'menu' button pressed
			button_clear (0);
    299c:	80 91 3b 01 	lds	r24, 0x013B
    29a0:	8e 7f       	andi	r24, 0xFE	; 254
    29a2:	80 93 3b 01 	sts	0x013B, r24
			if (flag(f_show_time)) {
    29a6:	80 91 46 01 	lds	r24, 0x0146
    29aa:	87 ff       	sbrs	r24, 7
    29ac:	06 c0       	rjmp	.+12     	; 0x29ba <main+0x22e>
				clr_flag(f_show_time);	// Take us out of SHOW_TIME mode
    29ae:	80 91 46 01 	lds	r24, 0x0146
    29b2:	8f 77       	andi	r24, 0x7F	; 127
    29b4:	80 93 46 01 	sts	0x0146, r24
				menu = 0;				// Start at first item in menu
    29b8:	c0 e0       	ldi	r28, 0x00	; 0
			}
			
			// Call next item in menu
			menup = (void(*)(void))pgm_read_word(menu_list + menu++);
    29ba:	ec 2f       	mov	r30, r28
    29bc:	f0 e0       	ldi	r31, 0x00	; 0
    29be:	ee 0f       	add	r30, r30
    29c0:	ff 1f       	adc	r31, r31
    29c2:	e0 50       	subi	r30, 0x00	; 0
    29c4:	ff 4f       	sbci	r31, 0xFF	; 255
    29c6:	cf 5f       	subi	r28, 0xFF	; 255
    29c8:	85 91       	lpm	r24, Z+
    29ca:	94 91       	lpm	r25, Z
			(*menup)();		
    29cc:	fc 01       	movw	r30, r24
    29ce:	09 95       	icall
			// Button 0 will be TRUE on return if 'menu' was pressed again
			
			// Check if we reached the end of menu
			if (!pgm_read_word(menu_list + menu)) {
    29d0:	ec 2f       	mov	r30, r28
    29d2:	f0 e0       	ldi	r31, 0x00	; 0
    29d4:	ee 0f       	add	r30, r30
    29d6:	ff 1f       	adc	r31, r31
    29d8:	e0 50       	subi	r30, 0x00	; 0
    29da:	ff 4f       	sbci	r31, 0xFF	; 255
    29dc:	85 91       	lpm	r24, Z+
    29de:	94 91       	lpm	r25, Z
    29e0:	00 97       	sbiw	r24, 0x00	; 0
    29e2:	09 f0       	breq	.+2      	; 0x29e6 <main+0x25a>
    29e4:	65 cf       	rjmp	.-310    	; 0x28b0 <main+0x124>
				// Return to SHOW_TIME mode
				button_clear(0);
    29e6:	80 91 3b 01 	lds	r24, 0x013B
    29ea:	8e 7f       	andi	r24, 0xFE	; 254
    29ec:	80 93 3b 01 	sts	0x013B, r24
    29f0:	20 c0       	rjmp	.+64     	; 0x2a32 <main+0x2a6>
				set_flag(f_show_time);
			}			
		} else if (button_test(2)) {
    29f2:	80 91 3b 01 	lds	r24, 0x013B
    29f6:	82 ff       	sbrs	r24, 2
    29f8:	20 c0       	rjmp	.+64     	; 0x2a3a <main+0x2ae>
			// Info display
			button_clear(2);
    29fa:	80 91 3b 01 	lds	r24, 0x013B
    29fe:	8b 7f       	andi	r24, 0xFB	; 251
    2a00:	80 93 3b 01 	sts	0x013B, r24
			clr_flag(f_show_time);
    2a04:	80 91 46 01 	lds	r24, 0x0146
    2a08:	8f 77       	andi	r24, 0x7F	; 127
    2a0a:	80 93 46 01 	sts	0x0146, r24
			
			display_day();
    2a0e:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <display_day>
			delayms (1500);
    2a12:	8c ed       	ldi	r24, 0xDC	; 220
    2a14:	95 e0       	ldi	r25, 0x05	; 5
    2a16:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
			
			display_sdate();
    2a1a:	0e 94 84 0b 	call	0x1708	; 0x1708 <display_sdate>
			delayms (1500);
    2a1e:	8c ed       	ldi	r24, 0xDC	; 220
    2a20:	95 e0       	ldi	r25, 0x05	; 5
    2a22:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>
			
			display_temp();
    2a26:	0e 94 63 09 	call	0x12c6	; 0x12c6 <display_temp>
			delayms (1500);
    2a2a:	8c ed       	ldi	r24, 0xDC	; 220
    2a2c:	95 e0       	ldi	r25, 0x05	; 5
    2a2e:	0e 94 a7 01 	call	0x34e	; 0x34e <delayms>

			set_flag(f_show_time);		 
    2a32:	80 91 46 01 	lds	r24, 0x0146
    2a36:	80 68       	ori	r24, 0x80	; 128
    2a38:	0c c0       	rjmp	.+24     	; 0x2a52 <main+0x2c6>
		} else if (button_test(1)) {
    2a3a:	80 91 3b 01 	lds	r24, 0x013B
    2a3e:	81 ff       	sbrs	r24, 1
    2a40:	37 cf       	rjmp	.-402    	; 0x28b0 <main+0x124>
			button_clear(1);
    2a42:	80 91 3b 01 	lds	r24, 0x013B
    2a46:	8d 7f       	andi	r24, 0xFD	; 253
    2a48:	80 93 3b 01 	sts	0x013B, r24
			flags ^= _BV(f_tick_on_sec);	// toggle tick
    2a4c:	80 91 46 01 	lds	r24, 0x0146
    2a50:	8d 27       	eor	r24, r29
    2a52:	80 93 46 01 	sts	0x0146, r24
    2a56:	2c cf       	rjmp	.-424    	; 0x28b0 <main+0x124>

00002a58 <__mulsi3>:
    2a58:	62 9f       	mul	r22, r18
    2a5a:	d0 01       	movw	r26, r0
    2a5c:	73 9f       	mul	r23, r19
    2a5e:	f0 01       	movw	r30, r0
    2a60:	82 9f       	mul	r24, r18
    2a62:	e0 0d       	add	r30, r0
    2a64:	f1 1d       	adc	r31, r1
    2a66:	64 9f       	mul	r22, r20
    2a68:	e0 0d       	add	r30, r0
    2a6a:	f1 1d       	adc	r31, r1
    2a6c:	92 9f       	mul	r25, r18
    2a6e:	f0 0d       	add	r31, r0
    2a70:	83 9f       	mul	r24, r19
    2a72:	f0 0d       	add	r31, r0
    2a74:	74 9f       	mul	r23, r20
    2a76:	f0 0d       	add	r31, r0
    2a78:	65 9f       	mul	r22, r21
    2a7a:	f0 0d       	add	r31, r0
    2a7c:	99 27       	eor	r25, r25
    2a7e:	72 9f       	mul	r23, r18
    2a80:	b0 0d       	add	r27, r0
    2a82:	e1 1d       	adc	r30, r1
    2a84:	f9 1f       	adc	r31, r25
    2a86:	63 9f       	mul	r22, r19
    2a88:	b0 0d       	add	r27, r0
    2a8a:	e1 1d       	adc	r30, r1
    2a8c:	f9 1f       	adc	r31, r25
    2a8e:	bd 01       	movw	r22, r26
    2a90:	cf 01       	movw	r24, r30
    2a92:	11 24       	eor	r1, r1
    2a94:	08 95       	ret

00002a96 <__udivmodqi4>:
    2a96:	99 1b       	sub	r25, r25
    2a98:	79 e0       	ldi	r23, 0x09	; 9
    2a9a:	04 c0       	rjmp	.+8      	; 0x2aa4 <__udivmodqi4_ep>

00002a9c <__udivmodqi4_loop>:
    2a9c:	99 1f       	adc	r25, r25
    2a9e:	96 17       	cp	r25, r22
    2aa0:	08 f0       	brcs	.+2      	; 0x2aa4 <__udivmodqi4_ep>
    2aa2:	96 1b       	sub	r25, r22

00002aa4 <__udivmodqi4_ep>:
    2aa4:	88 1f       	adc	r24, r24
    2aa6:	7a 95       	dec	r23
    2aa8:	c9 f7       	brne	.-14     	; 0x2a9c <__udivmodqi4_loop>
    2aaa:	80 95       	com	r24
    2aac:	08 95       	ret

00002aae <__udivmodhi4>:
    2aae:	aa 1b       	sub	r26, r26
    2ab0:	bb 1b       	sub	r27, r27
    2ab2:	51 e1       	ldi	r21, 0x11	; 17
    2ab4:	07 c0       	rjmp	.+14     	; 0x2ac4 <__udivmodhi4_ep>

00002ab6 <__udivmodhi4_loop>:
    2ab6:	aa 1f       	adc	r26, r26
    2ab8:	bb 1f       	adc	r27, r27
    2aba:	a6 17       	cp	r26, r22
    2abc:	b7 07       	cpc	r27, r23
    2abe:	10 f0       	brcs	.+4      	; 0x2ac4 <__udivmodhi4_ep>
    2ac0:	a6 1b       	sub	r26, r22
    2ac2:	b7 0b       	sbc	r27, r23

00002ac4 <__udivmodhi4_ep>:
    2ac4:	88 1f       	adc	r24, r24
    2ac6:	99 1f       	adc	r25, r25
    2ac8:	5a 95       	dec	r21
    2aca:	a9 f7       	brne	.-22     	; 0x2ab6 <__udivmodhi4_loop>
    2acc:	80 95       	com	r24
    2ace:	90 95       	com	r25
    2ad0:	bc 01       	movw	r22, r24
    2ad2:	cd 01       	movw	r24, r26
    2ad4:	08 95       	ret

00002ad6 <__divmodhi4>:
    2ad6:	97 fb       	bst	r25, 7
    2ad8:	09 2e       	mov	r0, r25
    2ada:	07 26       	eor	r0, r23
    2adc:	0a d0       	rcall	.+20     	; 0x2af2 <__divmodhi4_neg1>
    2ade:	77 fd       	sbrc	r23, 7
    2ae0:	04 d0       	rcall	.+8      	; 0x2aea <__divmodhi4_neg2>
    2ae2:	e5 df       	rcall	.-54     	; 0x2aae <__udivmodhi4>
    2ae4:	06 d0       	rcall	.+12     	; 0x2af2 <__divmodhi4_neg1>
    2ae6:	00 20       	and	r0, r0
    2ae8:	1a f4       	brpl	.+6      	; 0x2af0 <__divmodhi4_exit>

00002aea <__divmodhi4_neg2>:
    2aea:	70 95       	com	r23
    2aec:	61 95       	neg	r22
    2aee:	7f 4f       	sbci	r23, 0xFF	; 255

00002af0 <__divmodhi4_exit>:
    2af0:	08 95       	ret

00002af2 <__divmodhi4_neg1>:
    2af2:	f6 f7       	brtc	.-4      	; 0x2af0 <__divmodhi4_exit>
    2af4:	90 95       	com	r25
    2af6:	81 95       	neg	r24
    2af8:	9f 4f       	sbci	r25, 0xFF	; 255
    2afa:	08 95       	ret

00002afc <__udivmodsi4>:
    2afc:	a1 e2       	ldi	r26, 0x21	; 33
    2afe:	1a 2e       	mov	r1, r26
    2b00:	aa 1b       	sub	r26, r26
    2b02:	bb 1b       	sub	r27, r27
    2b04:	fd 01       	movw	r30, r26
    2b06:	0d c0       	rjmp	.+26     	; 0x2b22 <__udivmodsi4_ep>

00002b08 <__udivmodsi4_loop>:
    2b08:	aa 1f       	adc	r26, r26
    2b0a:	bb 1f       	adc	r27, r27
    2b0c:	ee 1f       	adc	r30, r30
    2b0e:	ff 1f       	adc	r31, r31
    2b10:	a2 17       	cp	r26, r18
    2b12:	b3 07       	cpc	r27, r19
    2b14:	e4 07       	cpc	r30, r20
    2b16:	f5 07       	cpc	r31, r21
    2b18:	20 f0       	brcs	.+8      	; 0x2b22 <__udivmodsi4_ep>
    2b1a:	a2 1b       	sub	r26, r18
    2b1c:	b3 0b       	sbc	r27, r19
    2b1e:	e4 0b       	sbc	r30, r20
    2b20:	f5 0b       	sbc	r31, r21

00002b22 <__udivmodsi4_ep>:
    2b22:	66 1f       	adc	r22, r22
    2b24:	77 1f       	adc	r23, r23
    2b26:	88 1f       	adc	r24, r24
    2b28:	99 1f       	adc	r25, r25
    2b2a:	1a 94       	dec	r1
    2b2c:	69 f7       	brne	.-38     	; 0x2b08 <__udivmodsi4_loop>
    2b2e:	60 95       	com	r22
    2b30:	70 95       	com	r23
    2b32:	80 95       	com	r24
    2b34:	90 95       	com	r25
    2b36:	9b 01       	movw	r18, r22
    2b38:	ac 01       	movw	r20, r24
    2b3a:	bd 01       	movw	r22, r26
    2b3c:	cf 01       	movw	r24, r30
    2b3e:	08 95       	ret

00002b40 <__divmodsi4>:
    2b40:	97 fb       	bst	r25, 7
    2b42:	09 2e       	mov	r0, r25
    2b44:	05 26       	eor	r0, r21
    2b46:	0e d0       	rcall	.+28     	; 0x2b64 <__divmodsi4_neg1>
    2b48:	57 fd       	sbrc	r21, 7
    2b4a:	04 d0       	rcall	.+8      	; 0x2b54 <__divmodsi4_neg2>
    2b4c:	d7 df       	rcall	.-82     	; 0x2afc <__udivmodsi4>
    2b4e:	0a d0       	rcall	.+20     	; 0x2b64 <__divmodsi4_neg1>
    2b50:	00 1c       	adc	r0, r0
    2b52:	38 f4       	brcc	.+14     	; 0x2b62 <__divmodsi4_exit>

00002b54 <__divmodsi4_neg2>:
    2b54:	50 95       	com	r21
    2b56:	40 95       	com	r20
    2b58:	30 95       	com	r19
    2b5a:	21 95       	neg	r18
    2b5c:	3f 4f       	sbci	r19, 0xFF	; 255
    2b5e:	4f 4f       	sbci	r20, 0xFF	; 255
    2b60:	5f 4f       	sbci	r21, 0xFF	; 255

00002b62 <__divmodsi4_exit>:
    2b62:	08 95       	ret

00002b64 <__divmodsi4_neg1>:
    2b64:	f6 f7       	brtc	.-4      	; 0x2b62 <__divmodsi4_exit>
    2b66:	90 95       	com	r25
    2b68:	80 95       	com	r24
    2b6a:	70 95       	com	r23
    2b6c:	61 95       	neg	r22
    2b6e:	7f 4f       	sbci	r23, 0xFF	; 255
    2b70:	8f 4f       	sbci	r24, 0xFF	; 255
    2b72:	9f 4f       	sbci	r25, 0xFF	; 255
    2b74:	08 95       	ret

00002b76 <memcpy_P>:
    2b76:	fb 01       	movw	r30, r22
    2b78:	dc 01       	movw	r26, r24
    2b7a:	02 c0       	rjmp	.+4      	; 0x2b80 <memcpy_P+0xa>
    2b7c:	05 90       	lpm	r0, Z+
    2b7e:	0d 92       	st	X+, r0
    2b80:	41 50       	subi	r20, 0x01	; 1
    2b82:	50 40       	sbci	r21, 0x00	; 0
    2b84:	d8 f7       	brcc	.-10     	; 0x2b7c <memcpy_P+0x6>
    2b86:	08 95       	ret

00002b88 <strcpy_P>:
    2b88:	fb 01       	movw	r30, r22
    2b8a:	dc 01       	movw	r26, r24
    2b8c:	05 90       	lpm	r0, Z+
    2b8e:	0d 92       	st	X+, r0
    2b90:	00 20       	and	r0, r0
    2b92:	e1 f7       	brne	.-8      	; 0x2b8c <strcpy_P+0x4>
    2b94:	08 95       	ret

00002b96 <sprintf_P>:
    2b96:	ae e0       	ldi	r26, 0x0E	; 14
    2b98:	b0 e0       	ldi	r27, 0x00	; 0
    2b9a:	e1 ed       	ldi	r30, 0xD1	; 209
    2b9c:	f5 e1       	ldi	r31, 0x15	; 21
    2b9e:	0c 94 8f 18 	jmp	0x311e	; 0x311e <__prologue_saves__+0x1c>
    2ba2:	0d 89       	ldd	r16, Y+21	; 0x15
    2ba4:	1e 89       	ldd	r17, Y+22	; 0x16
    2ba6:	8e e0       	ldi	r24, 0x0E	; 14
    2ba8:	8c 83       	std	Y+4, r24	; 0x04
    2baa:	1a 83       	std	Y+2, r17	; 0x02
    2bac:	09 83       	std	Y+1, r16	; 0x01
    2bae:	8f ef       	ldi	r24, 0xFF	; 255
    2bb0:	9f e7       	ldi	r25, 0x7F	; 127
    2bb2:	9e 83       	std	Y+6, r25	; 0x06
    2bb4:	8d 83       	std	Y+5, r24	; 0x05
    2bb6:	ae 01       	movw	r20, r28
    2bb8:	47 5e       	subi	r20, 0xE7	; 231
    2bba:	5f 4f       	sbci	r21, 0xFF	; 255
    2bbc:	ce 01       	movw	r24, r28
    2bbe:	01 96       	adiw	r24, 0x01	; 1
    2bc0:	6f 89       	ldd	r22, Y+23	; 0x17
    2bc2:	78 8d       	ldd	r23, Y+24	; 0x18
    2bc4:	0e 94 ed 15 	call	0x2bda	; 0x2bda <vfprintf>
    2bc8:	ef 81       	ldd	r30, Y+7	; 0x07
    2bca:	f8 85       	ldd	r31, Y+8	; 0x08
    2bcc:	e0 0f       	add	r30, r16
    2bce:	f1 1f       	adc	r31, r17
    2bd0:	10 82       	st	Z, r1
    2bd2:	2e 96       	adiw	r28, 0x0e	; 14
    2bd4:	e4 e0       	ldi	r30, 0x04	; 4
    2bd6:	0c 94 ab 18 	jmp	0x3156	; 0x3156 <__epilogue_restores__+0x1c>

00002bda <vfprintf>:
    2bda:	ad e0       	ldi	r26, 0x0D	; 13
    2bdc:	b0 e0       	ldi	r27, 0x00	; 0
    2bde:	e3 ef       	ldi	r30, 0xF3	; 243
    2be0:	f5 e1       	ldi	r31, 0x15	; 21
    2be2:	0c 94 81 18 	jmp	0x3102	; 0x3102 <__prologue_saves__>
    2be6:	3c 01       	movw	r6, r24
    2be8:	7d 87       	std	Y+13, r23	; 0x0d
    2bea:	6c 87       	std	Y+12, r22	; 0x0c
    2bec:	5a 01       	movw	r10, r20
    2bee:	fc 01       	movw	r30, r24
    2bf0:	17 82       	std	Z+7, r1	; 0x07
    2bf2:	16 82       	std	Z+6, r1	; 0x06
    2bf4:	83 81       	ldd	r24, Z+3	; 0x03
    2bf6:	81 ff       	sbrs	r24, 1
    2bf8:	c8 c1       	rjmp	.+912    	; 0x2f8a <vfprintf+0x3b0>
    2bfa:	2e 01       	movw	r4, r28
    2bfc:	08 94       	sec
    2bfe:	41 1c       	adc	r4, r1
    2c00:	51 1c       	adc	r5, r1
    2c02:	f3 01       	movw	r30, r6
    2c04:	93 81       	ldd	r25, Z+3	; 0x03
    2c06:	ec 85       	ldd	r30, Y+12	; 0x0c
    2c08:	fd 85       	ldd	r31, Y+13	; 0x0d
    2c0a:	93 fd       	sbrc	r25, 3
    2c0c:	85 91       	lpm	r24, Z+
    2c0e:	93 ff       	sbrs	r25, 3
    2c10:	81 91       	ld	r24, Z+
    2c12:	fd 87       	std	Y+13, r31	; 0x0d
    2c14:	ec 87       	std	Y+12, r30	; 0x0c
    2c16:	88 23       	and	r24, r24
    2c18:	09 f4       	brne	.+2      	; 0x2c1c <vfprintf+0x42>
    2c1a:	b3 c1       	rjmp	.+870    	; 0x2f82 <vfprintf+0x3a8>
    2c1c:	85 32       	cpi	r24, 0x25	; 37
    2c1e:	41 f4       	brne	.+16     	; 0x2c30 <vfprintf+0x56>
    2c20:	93 fd       	sbrc	r25, 3
    2c22:	85 91       	lpm	r24, Z+
    2c24:	93 ff       	sbrs	r25, 3
    2c26:	81 91       	ld	r24, Z+
    2c28:	fd 87       	std	Y+13, r31	; 0x0d
    2c2a:	ec 87       	std	Y+12, r30	; 0x0c
    2c2c:	85 32       	cpi	r24, 0x25	; 37
    2c2e:	29 f4       	brne	.+10     	; 0x2c3a <vfprintf+0x60>
    2c30:	90 e0       	ldi	r25, 0x00	; 0
    2c32:	b3 01       	movw	r22, r6
    2c34:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2c38:	e4 cf       	rjmp	.-56     	; 0x2c02 <vfprintf+0x28>
    2c3a:	ff 24       	eor	r15, r15
    2c3c:	ee 24       	eor	r14, r14
    2c3e:	10 e0       	ldi	r17, 0x00	; 0
    2c40:	10 32       	cpi	r17, 0x20	; 32
    2c42:	b0 f4       	brcc	.+44     	; 0x2c70 <vfprintf+0x96>
    2c44:	8b 32       	cpi	r24, 0x2B	; 43
    2c46:	69 f0       	breq	.+26     	; 0x2c62 <vfprintf+0x88>
    2c48:	8c 32       	cpi	r24, 0x2C	; 44
    2c4a:	28 f4       	brcc	.+10     	; 0x2c56 <vfprintf+0x7c>
    2c4c:	80 32       	cpi	r24, 0x20	; 32
    2c4e:	51 f0       	breq	.+20     	; 0x2c64 <vfprintf+0x8a>
    2c50:	83 32       	cpi	r24, 0x23	; 35
    2c52:	71 f4       	brne	.+28     	; 0x2c70 <vfprintf+0x96>
    2c54:	0b c0       	rjmp	.+22     	; 0x2c6c <vfprintf+0x92>
    2c56:	8d 32       	cpi	r24, 0x2D	; 45
    2c58:	39 f0       	breq	.+14     	; 0x2c68 <vfprintf+0x8e>
    2c5a:	80 33       	cpi	r24, 0x30	; 48
    2c5c:	49 f4       	brne	.+18     	; 0x2c70 <vfprintf+0x96>
    2c5e:	11 60       	ori	r17, 0x01	; 1
    2c60:	2c c0       	rjmp	.+88     	; 0x2cba <vfprintf+0xe0>
    2c62:	12 60       	ori	r17, 0x02	; 2
    2c64:	14 60       	ori	r17, 0x04	; 4
    2c66:	29 c0       	rjmp	.+82     	; 0x2cba <vfprintf+0xe0>
    2c68:	18 60       	ori	r17, 0x08	; 8
    2c6a:	27 c0       	rjmp	.+78     	; 0x2cba <vfprintf+0xe0>
    2c6c:	10 61       	ori	r17, 0x10	; 16
    2c6e:	25 c0       	rjmp	.+74     	; 0x2cba <vfprintf+0xe0>
    2c70:	17 fd       	sbrc	r17, 7
    2c72:	2e c0       	rjmp	.+92     	; 0x2cd0 <vfprintf+0xf6>
    2c74:	28 2f       	mov	r18, r24
    2c76:	20 53       	subi	r18, 0x30	; 48
    2c78:	2a 30       	cpi	r18, 0x0A	; 10
    2c7a:	98 f4       	brcc	.+38     	; 0x2ca2 <vfprintf+0xc8>
    2c7c:	16 ff       	sbrs	r17, 6
    2c7e:	08 c0       	rjmp	.+16     	; 0x2c90 <vfprintf+0xb6>
    2c80:	8f 2d       	mov	r24, r15
    2c82:	88 0f       	add	r24, r24
    2c84:	f8 2e       	mov	r15, r24
    2c86:	ff 0c       	add	r15, r15
    2c88:	ff 0c       	add	r15, r15
    2c8a:	f8 0e       	add	r15, r24
    2c8c:	f2 0e       	add	r15, r18
    2c8e:	15 c0       	rjmp	.+42     	; 0x2cba <vfprintf+0xe0>
    2c90:	8e 2d       	mov	r24, r14
    2c92:	88 0f       	add	r24, r24
    2c94:	e8 2e       	mov	r14, r24
    2c96:	ee 0c       	add	r14, r14
    2c98:	ee 0c       	add	r14, r14
    2c9a:	e8 0e       	add	r14, r24
    2c9c:	e2 0e       	add	r14, r18
    2c9e:	10 62       	ori	r17, 0x20	; 32
    2ca0:	0c c0       	rjmp	.+24     	; 0x2cba <vfprintf+0xe0>
    2ca2:	8e 32       	cpi	r24, 0x2E	; 46
    2ca4:	21 f4       	brne	.+8      	; 0x2cae <vfprintf+0xd4>
    2ca6:	16 fd       	sbrc	r17, 6
    2ca8:	6c c1       	rjmp	.+728    	; 0x2f82 <vfprintf+0x3a8>
    2caa:	10 64       	ori	r17, 0x40	; 64
    2cac:	06 c0       	rjmp	.+12     	; 0x2cba <vfprintf+0xe0>
    2cae:	8c 36       	cpi	r24, 0x6C	; 108
    2cb0:	11 f4       	brne	.+4      	; 0x2cb6 <vfprintf+0xdc>
    2cb2:	10 68       	ori	r17, 0x80	; 128
    2cb4:	02 c0       	rjmp	.+4      	; 0x2cba <vfprintf+0xe0>
    2cb6:	88 36       	cpi	r24, 0x68	; 104
    2cb8:	59 f4       	brne	.+22     	; 0x2cd0 <vfprintf+0xf6>
    2cba:	ec 85       	ldd	r30, Y+12	; 0x0c
    2cbc:	fd 85       	ldd	r31, Y+13	; 0x0d
    2cbe:	93 fd       	sbrc	r25, 3
    2cc0:	85 91       	lpm	r24, Z+
    2cc2:	93 ff       	sbrs	r25, 3
    2cc4:	81 91       	ld	r24, Z+
    2cc6:	fd 87       	std	Y+13, r31	; 0x0d
    2cc8:	ec 87       	std	Y+12, r30	; 0x0c
    2cca:	88 23       	and	r24, r24
    2ccc:	09 f0       	breq	.+2      	; 0x2cd0 <vfprintf+0xf6>
    2cce:	b8 cf       	rjmp	.-144    	; 0x2c40 <vfprintf+0x66>
    2cd0:	98 2f       	mov	r25, r24
    2cd2:	95 54       	subi	r25, 0x45	; 69
    2cd4:	93 30       	cpi	r25, 0x03	; 3
    2cd6:	18 f0       	brcs	.+6      	; 0x2cde <vfprintf+0x104>
    2cd8:	90 52       	subi	r25, 0x20	; 32
    2cda:	93 30       	cpi	r25, 0x03	; 3
    2cdc:	38 f4       	brcc	.+14     	; 0x2cec <vfprintf+0x112>
    2cde:	24 e0       	ldi	r18, 0x04	; 4
    2ce0:	30 e0       	ldi	r19, 0x00	; 0
    2ce2:	a2 0e       	add	r10, r18
    2ce4:	b3 1e       	adc	r11, r19
    2ce6:	3f e3       	ldi	r19, 0x3F	; 63
    2ce8:	39 83       	std	Y+1, r19	; 0x01
    2cea:	0f c0       	rjmp	.+30     	; 0x2d0a <vfprintf+0x130>
    2cec:	83 36       	cpi	r24, 0x63	; 99
    2cee:	31 f0       	breq	.+12     	; 0x2cfc <vfprintf+0x122>
    2cf0:	83 37       	cpi	r24, 0x73	; 115
    2cf2:	81 f0       	breq	.+32     	; 0x2d14 <vfprintf+0x13a>
    2cf4:	83 35       	cpi	r24, 0x53	; 83
    2cf6:	09 f0       	breq	.+2      	; 0x2cfa <vfprintf+0x120>
    2cf8:	5a c0       	rjmp	.+180    	; 0x2dae <vfprintf+0x1d4>
    2cfa:	22 c0       	rjmp	.+68     	; 0x2d40 <vfprintf+0x166>
    2cfc:	f5 01       	movw	r30, r10
    2cfe:	80 81       	ld	r24, Z
    2d00:	89 83       	std	Y+1, r24	; 0x01
    2d02:	22 e0       	ldi	r18, 0x02	; 2
    2d04:	30 e0       	ldi	r19, 0x00	; 0
    2d06:	a2 0e       	add	r10, r18
    2d08:	b3 1e       	adc	r11, r19
    2d0a:	21 e0       	ldi	r18, 0x01	; 1
    2d0c:	c2 2e       	mov	r12, r18
    2d0e:	d1 2c       	mov	r13, r1
    2d10:	42 01       	movw	r8, r4
    2d12:	14 c0       	rjmp	.+40     	; 0x2d3c <vfprintf+0x162>
    2d14:	92 e0       	ldi	r25, 0x02	; 2
    2d16:	29 2e       	mov	r2, r25
    2d18:	31 2c       	mov	r3, r1
    2d1a:	2a 0c       	add	r2, r10
    2d1c:	3b 1c       	adc	r3, r11
    2d1e:	f5 01       	movw	r30, r10
    2d20:	80 80       	ld	r8, Z
    2d22:	91 80       	ldd	r9, Z+1	; 0x01
    2d24:	16 ff       	sbrs	r17, 6
    2d26:	03 c0       	rjmp	.+6      	; 0x2d2e <vfprintf+0x154>
    2d28:	6f 2d       	mov	r22, r15
    2d2a:	70 e0       	ldi	r23, 0x00	; 0
    2d2c:	02 c0       	rjmp	.+4      	; 0x2d32 <vfprintf+0x158>
    2d2e:	6f ef       	ldi	r22, 0xFF	; 255
    2d30:	7f ef       	ldi	r23, 0xFF	; 255
    2d32:	c4 01       	movw	r24, r8
    2d34:	0e 94 ec 17 	call	0x2fd8	; 0x2fd8 <strnlen>
    2d38:	6c 01       	movw	r12, r24
    2d3a:	51 01       	movw	r10, r2
    2d3c:	1f 77       	andi	r17, 0x7F	; 127
    2d3e:	15 c0       	rjmp	.+42     	; 0x2d6a <vfprintf+0x190>
    2d40:	82 e0       	ldi	r24, 0x02	; 2
    2d42:	28 2e       	mov	r2, r24
    2d44:	31 2c       	mov	r3, r1
    2d46:	2a 0c       	add	r2, r10
    2d48:	3b 1c       	adc	r3, r11
    2d4a:	f5 01       	movw	r30, r10
    2d4c:	80 80       	ld	r8, Z
    2d4e:	91 80       	ldd	r9, Z+1	; 0x01
    2d50:	16 ff       	sbrs	r17, 6
    2d52:	03 c0       	rjmp	.+6      	; 0x2d5a <vfprintf+0x180>
    2d54:	6f 2d       	mov	r22, r15
    2d56:	70 e0       	ldi	r23, 0x00	; 0
    2d58:	02 c0       	rjmp	.+4      	; 0x2d5e <vfprintf+0x184>
    2d5a:	6f ef       	ldi	r22, 0xFF	; 255
    2d5c:	7f ef       	ldi	r23, 0xFF	; 255
    2d5e:	c4 01       	movw	r24, r8
    2d60:	0e 94 e1 17 	call	0x2fc2	; 0x2fc2 <strnlen_P>
    2d64:	6c 01       	movw	r12, r24
    2d66:	10 68       	ori	r17, 0x80	; 128
    2d68:	51 01       	movw	r10, r2
    2d6a:	13 fd       	sbrc	r17, 3
    2d6c:	1c c0       	rjmp	.+56     	; 0x2da6 <vfprintf+0x1cc>
    2d6e:	06 c0       	rjmp	.+12     	; 0x2d7c <vfprintf+0x1a2>
    2d70:	80 e2       	ldi	r24, 0x20	; 32
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	b3 01       	movw	r22, r6
    2d76:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2d7a:	ea 94       	dec	r14
    2d7c:	8e 2d       	mov	r24, r14
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	c8 16       	cp	r12, r24
    2d82:	d9 06       	cpc	r13, r25
    2d84:	a8 f3       	brcs	.-22     	; 0x2d70 <vfprintf+0x196>
    2d86:	0f c0       	rjmp	.+30     	; 0x2da6 <vfprintf+0x1cc>
    2d88:	f4 01       	movw	r30, r8
    2d8a:	17 fd       	sbrc	r17, 7
    2d8c:	85 91       	lpm	r24, Z+
    2d8e:	17 ff       	sbrs	r17, 7
    2d90:	81 91       	ld	r24, Z+
    2d92:	4f 01       	movw	r8, r30
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	b3 01       	movw	r22, r6
    2d98:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2d9c:	e1 10       	cpse	r14, r1
    2d9e:	ea 94       	dec	r14
    2da0:	08 94       	sec
    2da2:	c1 08       	sbc	r12, r1
    2da4:	d1 08       	sbc	r13, r1
    2da6:	c1 14       	cp	r12, r1
    2da8:	d1 04       	cpc	r13, r1
    2daa:	71 f7       	brne	.-36     	; 0x2d88 <vfprintf+0x1ae>
    2dac:	e7 c0       	rjmp	.+462    	; 0x2f7c <vfprintf+0x3a2>
    2dae:	84 36       	cpi	r24, 0x64	; 100
    2db0:	11 f0       	breq	.+4      	; 0x2db6 <vfprintf+0x1dc>
    2db2:	89 36       	cpi	r24, 0x69	; 105
    2db4:	51 f5       	brne	.+84     	; 0x2e0a <vfprintf+0x230>
    2db6:	f5 01       	movw	r30, r10
    2db8:	17 ff       	sbrs	r17, 7
    2dba:	07 c0       	rjmp	.+14     	; 0x2dca <vfprintf+0x1f0>
    2dbc:	80 81       	ld	r24, Z
    2dbe:	91 81       	ldd	r25, Z+1	; 0x01
    2dc0:	a2 81       	ldd	r26, Z+2	; 0x02
    2dc2:	b3 81       	ldd	r27, Z+3	; 0x03
    2dc4:	24 e0       	ldi	r18, 0x04	; 4
    2dc6:	30 e0       	ldi	r19, 0x00	; 0
    2dc8:	08 c0       	rjmp	.+16     	; 0x2dda <vfprintf+0x200>
    2dca:	80 81       	ld	r24, Z
    2dcc:	91 81       	ldd	r25, Z+1	; 0x01
    2dce:	aa 27       	eor	r26, r26
    2dd0:	97 fd       	sbrc	r25, 7
    2dd2:	a0 95       	com	r26
    2dd4:	ba 2f       	mov	r27, r26
    2dd6:	22 e0       	ldi	r18, 0x02	; 2
    2dd8:	30 e0       	ldi	r19, 0x00	; 0
    2dda:	a2 0e       	add	r10, r18
    2ddc:	b3 1e       	adc	r11, r19
    2dde:	01 2f       	mov	r16, r17
    2de0:	0f 76       	andi	r16, 0x6F	; 111
    2de2:	b7 ff       	sbrs	r27, 7
    2de4:	08 c0       	rjmp	.+16     	; 0x2df6 <vfprintf+0x21c>
    2de6:	b0 95       	com	r27
    2de8:	a0 95       	com	r26
    2dea:	90 95       	com	r25
    2dec:	81 95       	neg	r24
    2dee:	9f 4f       	sbci	r25, 0xFF	; 255
    2df0:	af 4f       	sbci	r26, 0xFF	; 255
    2df2:	bf 4f       	sbci	r27, 0xFF	; 255
    2df4:	00 68       	ori	r16, 0x80	; 128
    2df6:	bc 01       	movw	r22, r24
    2df8:	cd 01       	movw	r24, r26
    2dfa:	a2 01       	movw	r20, r4
    2dfc:	2a e0       	ldi	r18, 0x0A	; 10
    2dfe:	30 e0       	ldi	r19, 0x00	; 0
    2e00:	0e 94 23 18 	call	0x3046	; 0x3046 <__ultoa_invert>
    2e04:	d8 2e       	mov	r13, r24
    2e06:	d4 18       	sub	r13, r4
    2e08:	3f c0       	rjmp	.+126    	; 0x2e88 <vfprintf+0x2ae>
    2e0a:	85 37       	cpi	r24, 0x75	; 117
    2e0c:	21 f4       	brne	.+8      	; 0x2e16 <vfprintf+0x23c>
    2e0e:	1f 7e       	andi	r17, 0xEF	; 239
    2e10:	2a e0       	ldi	r18, 0x0A	; 10
    2e12:	30 e0       	ldi	r19, 0x00	; 0
    2e14:	20 c0       	rjmp	.+64     	; 0x2e56 <vfprintf+0x27c>
    2e16:	19 7f       	andi	r17, 0xF9	; 249
    2e18:	8f 36       	cpi	r24, 0x6F	; 111
    2e1a:	a9 f0       	breq	.+42     	; 0x2e46 <vfprintf+0x26c>
    2e1c:	80 37       	cpi	r24, 0x70	; 112
    2e1e:	20 f4       	brcc	.+8      	; 0x2e28 <vfprintf+0x24e>
    2e20:	88 35       	cpi	r24, 0x58	; 88
    2e22:	09 f0       	breq	.+2      	; 0x2e26 <vfprintf+0x24c>
    2e24:	ae c0       	rjmp	.+348    	; 0x2f82 <vfprintf+0x3a8>
    2e26:	0b c0       	rjmp	.+22     	; 0x2e3e <vfprintf+0x264>
    2e28:	80 37       	cpi	r24, 0x70	; 112
    2e2a:	21 f0       	breq	.+8      	; 0x2e34 <vfprintf+0x25a>
    2e2c:	88 37       	cpi	r24, 0x78	; 120
    2e2e:	09 f0       	breq	.+2      	; 0x2e32 <vfprintf+0x258>
    2e30:	a8 c0       	rjmp	.+336    	; 0x2f82 <vfprintf+0x3a8>
    2e32:	01 c0       	rjmp	.+2      	; 0x2e36 <vfprintf+0x25c>
    2e34:	10 61       	ori	r17, 0x10	; 16
    2e36:	14 ff       	sbrs	r17, 4
    2e38:	09 c0       	rjmp	.+18     	; 0x2e4c <vfprintf+0x272>
    2e3a:	14 60       	ori	r17, 0x04	; 4
    2e3c:	07 c0       	rjmp	.+14     	; 0x2e4c <vfprintf+0x272>
    2e3e:	14 ff       	sbrs	r17, 4
    2e40:	08 c0       	rjmp	.+16     	; 0x2e52 <vfprintf+0x278>
    2e42:	16 60       	ori	r17, 0x06	; 6
    2e44:	06 c0       	rjmp	.+12     	; 0x2e52 <vfprintf+0x278>
    2e46:	28 e0       	ldi	r18, 0x08	; 8
    2e48:	30 e0       	ldi	r19, 0x00	; 0
    2e4a:	05 c0       	rjmp	.+10     	; 0x2e56 <vfprintf+0x27c>
    2e4c:	20 e1       	ldi	r18, 0x10	; 16
    2e4e:	30 e0       	ldi	r19, 0x00	; 0
    2e50:	02 c0       	rjmp	.+4      	; 0x2e56 <vfprintf+0x27c>
    2e52:	20 e1       	ldi	r18, 0x10	; 16
    2e54:	32 e0       	ldi	r19, 0x02	; 2
    2e56:	f5 01       	movw	r30, r10
    2e58:	17 ff       	sbrs	r17, 7
    2e5a:	07 c0       	rjmp	.+14     	; 0x2e6a <vfprintf+0x290>
    2e5c:	60 81       	ld	r22, Z
    2e5e:	71 81       	ldd	r23, Z+1	; 0x01
    2e60:	82 81       	ldd	r24, Z+2	; 0x02
    2e62:	93 81       	ldd	r25, Z+3	; 0x03
    2e64:	44 e0       	ldi	r20, 0x04	; 4
    2e66:	50 e0       	ldi	r21, 0x00	; 0
    2e68:	06 c0       	rjmp	.+12     	; 0x2e76 <vfprintf+0x29c>
    2e6a:	60 81       	ld	r22, Z
    2e6c:	71 81       	ldd	r23, Z+1	; 0x01
    2e6e:	80 e0       	ldi	r24, 0x00	; 0
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	42 e0       	ldi	r20, 0x02	; 2
    2e74:	50 e0       	ldi	r21, 0x00	; 0
    2e76:	a4 0e       	add	r10, r20
    2e78:	b5 1e       	adc	r11, r21
    2e7a:	a2 01       	movw	r20, r4
    2e7c:	0e 94 23 18 	call	0x3046	; 0x3046 <__ultoa_invert>
    2e80:	d8 2e       	mov	r13, r24
    2e82:	d4 18       	sub	r13, r4
    2e84:	01 2f       	mov	r16, r17
    2e86:	0f 77       	andi	r16, 0x7F	; 127
    2e88:	06 ff       	sbrs	r16, 6
    2e8a:	09 c0       	rjmp	.+18     	; 0x2e9e <vfprintf+0x2c4>
    2e8c:	0e 7f       	andi	r16, 0xFE	; 254
    2e8e:	df 14       	cp	r13, r15
    2e90:	30 f4       	brcc	.+12     	; 0x2e9e <vfprintf+0x2c4>
    2e92:	04 ff       	sbrs	r16, 4
    2e94:	06 c0       	rjmp	.+12     	; 0x2ea2 <vfprintf+0x2c8>
    2e96:	02 fd       	sbrc	r16, 2
    2e98:	04 c0       	rjmp	.+8      	; 0x2ea2 <vfprintf+0x2c8>
    2e9a:	0f 7e       	andi	r16, 0xEF	; 239
    2e9c:	02 c0       	rjmp	.+4      	; 0x2ea2 <vfprintf+0x2c8>
    2e9e:	1d 2d       	mov	r17, r13
    2ea0:	01 c0       	rjmp	.+2      	; 0x2ea4 <vfprintf+0x2ca>
    2ea2:	1f 2d       	mov	r17, r15
    2ea4:	80 2f       	mov	r24, r16
    2ea6:	90 e0       	ldi	r25, 0x00	; 0
    2ea8:	04 ff       	sbrs	r16, 4
    2eaa:	0c c0       	rjmp	.+24     	; 0x2ec4 <vfprintf+0x2ea>
    2eac:	fe 01       	movw	r30, r28
    2eae:	ed 0d       	add	r30, r13
    2eb0:	f1 1d       	adc	r31, r1
    2eb2:	20 81       	ld	r18, Z
    2eb4:	20 33       	cpi	r18, 0x30	; 48
    2eb6:	11 f4       	brne	.+4      	; 0x2ebc <vfprintf+0x2e2>
    2eb8:	09 7e       	andi	r16, 0xE9	; 233
    2eba:	09 c0       	rjmp	.+18     	; 0x2ece <vfprintf+0x2f4>
    2ebc:	02 ff       	sbrs	r16, 2
    2ebe:	06 c0       	rjmp	.+12     	; 0x2ecc <vfprintf+0x2f2>
    2ec0:	1e 5f       	subi	r17, 0xFE	; 254
    2ec2:	05 c0       	rjmp	.+10     	; 0x2ece <vfprintf+0x2f4>
    2ec4:	86 78       	andi	r24, 0x86	; 134
    2ec6:	90 70       	andi	r25, 0x00	; 0
    2ec8:	00 97       	sbiw	r24, 0x00	; 0
    2eca:	09 f0       	breq	.+2      	; 0x2ece <vfprintf+0x2f4>
    2ecc:	1f 5f       	subi	r17, 0xFF	; 255
    2ece:	80 2e       	mov	r8, r16
    2ed0:	99 24       	eor	r9, r9
    2ed2:	03 fd       	sbrc	r16, 3
    2ed4:	12 c0       	rjmp	.+36     	; 0x2efa <vfprintf+0x320>
    2ed6:	00 ff       	sbrs	r16, 0
    2ed8:	0d c0       	rjmp	.+26     	; 0x2ef4 <vfprintf+0x31a>
    2eda:	fd 2c       	mov	r15, r13
    2edc:	1e 15       	cp	r17, r14
    2ede:	50 f4       	brcc	.+20     	; 0x2ef4 <vfprintf+0x31a>
    2ee0:	fe 0c       	add	r15, r14
    2ee2:	f1 1a       	sub	r15, r17
    2ee4:	1e 2d       	mov	r17, r14
    2ee6:	06 c0       	rjmp	.+12     	; 0x2ef4 <vfprintf+0x31a>
    2ee8:	80 e2       	ldi	r24, 0x20	; 32
    2eea:	90 e0       	ldi	r25, 0x00	; 0
    2eec:	b3 01       	movw	r22, r6
    2eee:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2ef2:	1f 5f       	subi	r17, 0xFF	; 255
    2ef4:	1e 15       	cp	r17, r14
    2ef6:	c0 f3       	brcs	.-16     	; 0x2ee8 <vfprintf+0x30e>
    2ef8:	04 c0       	rjmp	.+8      	; 0x2f02 <vfprintf+0x328>
    2efa:	1e 15       	cp	r17, r14
    2efc:	10 f4       	brcc	.+4      	; 0x2f02 <vfprintf+0x328>
    2efe:	e1 1a       	sub	r14, r17
    2f00:	01 c0       	rjmp	.+2      	; 0x2f04 <vfprintf+0x32a>
    2f02:	ee 24       	eor	r14, r14
    2f04:	84 fe       	sbrs	r8, 4
    2f06:	0f c0       	rjmp	.+30     	; 0x2f26 <vfprintf+0x34c>
    2f08:	80 e3       	ldi	r24, 0x30	; 48
    2f0a:	90 e0       	ldi	r25, 0x00	; 0
    2f0c:	b3 01       	movw	r22, r6
    2f0e:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2f12:	82 fe       	sbrs	r8, 2
    2f14:	1f c0       	rjmp	.+62     	; 0x2f54 <vfprintf+0x37a>
    2f16:	81 fe       	sbrs	r8, 1
    2f18:	03 c0       	rjmp	.+6      	; 0x2f20 <vfprintf+0x346>
    2f1a:	88 e5       	ldi	r24, 0x58	; 88
    2f1c:	90 e0       	ldi	r25, 0x00	; 0
    2f1e:	10 c0       	rjmp	.+32     	; 0x2f40 <vfprintf+0x366>
    2f20:	88 e7       	ldi	r24, 0x78	; 120
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	0d c0       	rjmp	.+26     	; 0x2f40 <vfprintf+0x366>
    2f26:	c4 01       	movw	r24, r8
    2f28:	86 78       	andi	r24, 0x86	; 134
    2f2a:	90 70       	andi	r25, 0x00	; 0
    2f2c:	00 97       	sbiw	r24, 0x00	; 0
    2f2e:	91 f0       	breq	.+36     	; 0x2f54 <vfprintf+0x37a>
    2f30:	81 fc       	sbrc	r8, 1
    2f32:	02 c0       	rjmp	.+4      	; 0x2f38 <vfprintf+0x35e>
    2f34:	80 e2       	ldi	r24, 0x20	; 32
    2f36:	01 c0       	rjmp	.+2      	; 0x2f3a <vfprintf+0x360>
    2f38:	8b e2       	ldi	r24, 0x2B	; 43
    2f3a:	07 fd       	sbrc	r16, 7
    2f3c:	8d e2       	ldi	r24, 0x2D	; 45
    2f3e:	90 e0       	ldi	r25, 0x00	; 0
    2f40:	b3 01       	movw	r22, r6
    2f42:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2f46:	06 c0       	rjmp	.+12     	; 0x2f54 <vfprintf+0x37a>
    2f48:	80 e3       	ldi	r24, 0x30	; 48
    2f4a:	90 e0       	ldi	r25, 0x00	; 0
    2f4c:	b3 01       	movw	r22, r6
    2f4e:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2f52:	fa 94       	dec	r15
    2f54:	df 14       	cp	r13, r15
    2f56:	c0 f3       	brcs	.-16     	; 0x2f48 <vfprintf+0x36e>
    2f58:	da 94       	dec	r13
    2f5a:	f2 01       	movw	r30, r4
    2f5c:	ed 0d       	add	r30, r13
    2f5e:	f1 1d       	adc	r31, r1
    2f60:	80 81       	ld	r24, Z
    2f62:	90 e0       	ldi	r25, 0x00	; 0
    2f64:	b3 01       	movw	r22, r6
    2f66:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2f6a:	dd 20       	and	r13, r13
    2f6c:	a9 f7       	brne	.-22     	; 0x2f58 <vfprintf+0x37e>
    2f6e:	06 c0       	rjmp	.+12     	; 0x2f7c <vfprintf+0x3a2>
    2f70:	80 e2       	ldi	r24, 0x20	; 32
    2f72:	90 e0       	ldi	r25, 0x00	; 0
    2f74:	b3 01       	movw	r22, r6
    2f76:	0e 94 f7 17 	call	0x2fee	; 0x2fee <fputc>
    2f7a:	ea 94       	dec	r14
    2f7c:	ee 20       	and	r14, r14
    2f7e:	c1 f7       	brne	.-16     	; 0x2f70 <vfprintf+0x396>
    2f80:	40 ce       	rjmp	.-896    	; 0x2c02 <vfprintf+0x28>
    2f82:	f3 01       	movw	r30, r6
    2f84:	86 81       	ldd	r24, Z+6	; 0x06
    2f86:	97 81       	ldd	r25, Z+7	; 0x07
    2f88:	02 c0       	rjmp	.+4      	; 0x2f8e <vfprintf+0x3b4>
    2f8a:	8f ef       	ldi	r24, 0xFF	; 255
    2f8c:	9f ef       	ldi	r25, 0xFF	; 255
    2f8e:	2d 96       	adiw	r28, 0x0d	; 13
    2f90:	e2 e1       	ldi	r30, 0x12	; 18
    2f92:	0c 94 9d 18 	jmp	0x313a	; 0x313a <__epilogue_restores__>

00002f96 <__eerd_byte_m328p>:
    2f96:	f9 99       	sbic	0x1f, 1	; 31
    2f98:	fe cf       	rjmp	.-4      	; 0x2f96 <__eerd_byte_m328p>
    2f9a:	92 bd       	out	0x22, r25	; 34
    2f9c:	81 bd       	out	0x21, r24	; 33
    2f9e:	f8 9a       	sbi	0x1f, 0	; 31
    2fa0:	99 27       	eor	r25, r25
    2fa2:	80 b5       	in	r24, 0x20	; 32
    2fa4:	08 95       	ret

00002fa6 <__eewr_byte_m328p>:
    2fa6:	26 2f       	mov	r18, r22

00002fa8 <__eewr_r18_m328p>:
    2fa8:	f9 99       	sbic	0x1f, 1	; 31
    2faa:	fe cf       	rjmp	.-4      	; 0x2fa8 <__eewr_r18_m328p>
    2fac:	1f ba       	out	0x1f, r1	; 31
    2fae:	92 bd       	out	0x22, r25	; 34
    2fb0:	81 bd       	out	0x21, r24	; 33
    2fb2:	20 bd       	out	0x20, r18	; 32
    2fb4:	0f b6       	in	r0, 0x3f	; 63
    2fb6:	f8 94       	cli
    2fb8:	fa 9a       	sbi	0x1f, 2	; 31
    2fba:	f9 9a       	sbi	0x1f, 1	; 31
    2fbc:	0f be       	out	0x3f, r0	; 63
    2fbe:	01 96       	adiw	r24, 0x01	; 1
    2fc0:	08 95       	ret

00002fc2 <strnlen_P>:
    2fc2:	fc 01       	movw	r30, r24
    2fc4:	05 90       	lpm	r0, Z+
    2fc6:	61 50       	subi	r22, 0x01	; 1
    2fc8:	70 40       	sbci	r23, 0x00	; 0
    2fca:	01 10       	cpse	r0, r1
    2fcc:	d8 f7       	brcc	.-10     	; 0x2fc4 <strnlen_P+0x2>
    2fce:	80 95       	com	r24
    2fd0:	90 95       	com	r25
    2fd2:	8e 0f       	add	r24, r30
    2fd4:	9f 1f       	adc	r25, r31
    2fd6:	08 95       	ret

00002fd8 <strnlen>:
    2fd8:	fc 01       	movw	r30, r24
    2fda:	61 50       	subi	r22, 0x01	; 1
    2fdc:	70 40       	sbci	r23, 0x00	; 0
    2fde:	01 90       	ld	r0, Z+
    2fe0:	01 10       	cpse	r0, r1
    2fe2:	d8 f7       	brcc	.-10     	; 0x2fda <strnlen+0x2>
    2fe4:	80 95       	com	r24
    2fe6:	90 95       	com	r25
    2fe8:	8e 0f       	add	r24, r30
    2fea:	9f 1f       	adc	r25, r31
    2fec:	08 95       	ret

00002fee <fputc>:
    2fee:	0f 93       	push	r16
    2ff0:	1f 93       	push	r17
    2ff2:	cf 93       	push	r28
    2ff4:	df 93       	push	r29
    2ff6:	8c 01       	movw	r16, r24
    2ff8:	eb 01       	movw	r28, r22
    2ffa:	8b 81       	ldd	r24, Y+3	; 0x03
    2ffc:	81 ff       	sbrs	r24, 1
    2ffe:	1b c0       	rjmp	.+54     	; 0x3036 <fputc+0x48>
    3000:	82 ff       	sbrs	r24, 2
    3002:	0d c0       	rjmp	.+26     	; 0x301e <fputc+0x30>
    3004:	2e 81       	ldd	r18, Y+6	; 0x06
    3006:	3f 81       	ldd	r19, Y+7	; 0x07
    3008:	8c 81       	ldd	r24, Y+4	; 0x04
    300a:	9d 81       	ldd	r25, Y+5	; 0x05
    300c:	28 17       	cp	r18, r24
    300e:	39 07       	cpc	r19, r25
    3010:	64 f4       	brge	.+24     	; 0x302a <fputc+0x3c>
    3012:	e8 81       	ld	r30, Y
    3014:	f9 81       	ldd	r31, Y+1	; 0x01
    3016:	01 93       	st	Z+, r16
    3018:	f9 83       	std	Y+1, r31	; 0x01
    301a:	e8 83       	st	Y, r30
    301c:	06 c0       	rjmp	.+12     	; 0x302a <fputc+0x3c>
    301e:	e8 85       	ldd	r30, Y+8	; 0x08
    3020:	f9 85       	ldd	r31, Y+9	; 0x09
    3022:	80 2f       	mov	r24, r16
    3024:	09 95       	icall
    3026:	00 97       	sbiw	r24, 0x00	; 0
    3028:	31 f4       	brne	.+12     	; 0x3036 <fputc+0x48>
    302a:	8e 81       	ldd	r24, Y+6	; 0x06
    302c:	9f 81       	ldd	r25, Y+7	; 0x07
    302e:	01 96       	adiw	r24, 0x01	; 1
    3030:	9f 83       	std	Y+7, r25	; 0x07
    3032:	8e 83       	std	Y+6, r24	; 0x06
    3034:	02 c0       	rjmp	.+4      	; 0x303a <fputc+0x4c>
    3036:	0f ef       	ldi	r16, 0xFF	; 255
    3038:	1f ef       	ldi	r17, 0xFF	; 255
    303a:	c8 01       	movw	r24, r16
    303c:	df 91       	pop	r29
    303e:	cf 91       	pop	r28
    3040:	1f 91       	pop	r17
    3042:	0f 91       	pop	r16
    3044:	08 95       	ret

00003046 <__ultoa_invert>:
    3046:	fa 01       	movw	r30, r20
    3048:	aa 27       	eor	r26, r26
    304a:	28 30       	cpi	r18, 0x08	; 8
    304c:	51 f1       	breq	.+84     	; 0x30a2 <__ultoa_invert+0x5c>
    304e:	20 31       	cpi	r18, 0x10	; 16
    3050:	81 f1       	breq	.+96     	; 0x30b2 <__ultoa_invert+0x6c>
    3052:	e8 94       	clt
    3054:	6f 93       	push	r22
    3056:	6e 7f       	andi	r22, 0xFE	; 254
    3058:	6e 5f       	subi	r22, 0xFE	; 254
    305a:	7f 4f       	sbci	r23, 0xFF	; 255
    305c:	8f 4f       	sbci	r24, 0xFF	; 255
    305e:	9f 4f       	sbci	r25, 0xFF	; 255
    3060:	af 4f       	sbci	r26, 0xFF	; 255
    3062:	b1 e0       	ldi	r27, 0x01	; 1
    3064:	3e d0       	rcall	.+124    	; 0x30e2 <__ultoa_invert+0x9c>
    3066:	b4 e0       	ldi	r27, 0x04	; 4
    3068:	3c d0       	rcall	.+120    	; 0x30e2 <__ultoa_invert+0x9c>
    306a:	67 0f       	add	r22, r23
    306c:	78 1f       	adc	r23, r24
    306e:	89 1f       	adc	r24, r25
    3070:	9a 1f       	adc	r25, r26
    3072:	a1 1d       	adc	r26, r1
    3074:	68 0f       	add	r22, r24
    3076:	79 1f       	adc	r23, r25
    3078:	8a 1f       	adc	r24, r26
    307a:	91 1d       	adc	r25, r1
    307c:	a1 1d       	adc	r26, r1
    307e:	6a 0f       	add	r22, r26
    3080:	71 1d       	adc	r23, r1
    3082:	81 1d       	adc	r24, r1
    3084:	91 1d       	adc	r25, r1
    3086:	a1 1d       	adc	r26, r1
    3088:	20 d0       	rcall	.+64     	; 0x30ca <__ultoa_invert+0x84>
    308a:	09 f4       	brne	.+2      	; 0x308e <__ultoa_invert+0x48>
    308c:	68 94       	set
    308e:	3f 91       	pop	r19
    3090:	2a e0       	ldi	r18, 0x0A	; 10
    3092:	26 9f       	mul	r18, r22
    3094:	11 24       	eor	r1, r1
    3096:	30 19       	sub	r19, r0
    3098:	30 5d       	subi	r19, 0xD0	; 208
    309a:	31 93       	st	Z+, r19
    309c:	de f6       	brtc	.-74     	; 0x3054 <__ultoa_invert+0xe>
    309e:	cf 01       	movw	r24, r30
    30a0:	08 95       	ret
    30a2:	46 2f       	mov	r20, r22
    30a4:	47 70       	andi	r20, 0x07	; 7
    30a6:	40 5d       	subi	r20, 0xD0	; 208
    30a8:	41 93       	st	Z+, r20
    30aa:	b3 e0       	ldi	r27, 0x03	; 3
    30ac:	0f d0       	rcall	.+30     	; 0x30cc <__ultoa_invert+0x86>
    30ae:	c9 f7       	brne	.-14     	; 0x30a2 <__ultoa_invert+0x5c>
    30b0:	f6 cf       	rjmp	.-20     	; 0x309e <__ultoa_invert+0x58>
    30b2:	46 2f       	mov	r20, r22
    30b4:	4f 70       	andi	r20, 0x0F	; 15
    30b6:	40 5d       	subi	r20, 0xD0	; 208
    30b8:	4a 33       	cpi	r20, 0x3A	; 58
    30ba:	18 f0       	brcs	.+6      	; 0x30c2 <__ultoa_invert+0x7c>
    30bc:	49 5d       	subi	r20, 0xD9	; 217
    30be:	31 fd       	sbrc	r19, 1
    30c0:	40 52       	subi	r20, 0x20	; 32
    30c2:	41 93       	st	Z+, r20
    30c4:	02 d0       	rcall	.+4      	; 0x30ca <__ultoa_invert+0x84>
    30c6:	a9 f7       	brne	.-22     	; 0x30b2 <__ultoa_invert+0x6c>
    30c8:	ea cf       	rjmp	.-44     	; 0x309e <__ultoa_invert+0x58>
    30ca:	b4 e0       	ldi	r27, 0x04	; 4
    30cc:	a6 95       	lsr	r26
    30ce:	97 95       	ror	r25
    30d0:	87 95       	ror	r24
    30d2:	77 95       	ror	r23
    30d4:	67 95       	ror	r22
    30d6:	ba 95       	dec	r27
    30d8:	c9 f7       	brne	.-14     	; 0x30cc <__ultoa_invert+0x86>
    30da:	00 97       	sbiw	r24, 0x00	; 0
    30dc:	61 05       	cpc	r22, r1
    30de:	71 05       	cpc	r23, r1
    30e0:	08 95       	ret
    30e2:	9b 01       	movw	r18, r22
    30e4:	ac 01       	movw	r20, r24
    30e6:	0a 2e       	mov	r0, r26
    30e8:	06 94       	lsr	r0
    30ea:	57 95       	ror	r21
    30ec:	47 95       	ror	r20
    30ee:	37 95       	ror	r19
    30f0:	27 95       	ror	r18
    30f2:	ba 95       	dec	r27
    30f4:	c9 f7       	brne	.-14     	; 0x30e8 <__ultoa_invert+0xa2>
    30f6:	62 0f       	add	r22, r18
    30f8:	73 1f       	adc	r23, r19
    30fa:	84 1f       	adc	r24, r20
    30fc:	95 1f       	adc	r25, r21
    30fe:	a0 1d       	adc	r26, r0
    3100:	08 95       	ret

00003102 <__prologue_saves__>:
    3102:	2f 92       	push	r2
    3104:	3f 92       	push	r3
    3106:	4f 92       	push	r4
    3108:	5f 92       	push	r5
    310a:	6f 92       	push	r6
    310c:	7f 92       	push	r7
    310e:	8f 92       	push	r8
    3110:	9f 92       	push	r9
    3112:	af 92       	push	r10
    3114:	bf 92       	push	r11
    3116:	cf 92       	push	r12
    3118:	df 92       	push	r13
    311a:	ef 92       	push	r14
    311c:	ff 92       	push	r15
    311e:	0f 93       	push	r16
    3120:	1f 93       	push	r17
    3122:	cf 93       	push	r28
    3124:	df 93       	push	r29
    3126:	cd b7       	in	r28, 0x3d	; 61
    3128:	de b7       	in	r29, 0x3e	; 62
    312a:	ca 1b       	sub	r28, r26
    312c:	db 0b       	sbc	r29, r27
    312e:	0f b6       	in	r0, 0x3f	; 63
    3130:	f8 94       	cli
    3132:	de bf       	out	0x3e, r29	; 62
    3134:	0f be       	out	0x3f, r0	; 63
    3136:	cd bf       	out	0x3d, r28	; 61
    3138:	09 94       	ijmp

0000313a <__epilogue_restores__>:
    313a:	2a 88       	ldd	r2, Y+18	; 0x12
    313c:	39 88       	ldd	r3, Y+17	; 0x11
    313e:	48 88       	ldd	r4, Y+16	; 0x10
    3140:	5f 84       	ldd	r5, Y+15	; 0x0f
    3142:	6e 84       	ldd	r6, Y+14	; 0x0e
    3144:	7d 84       	ldd	r7, Y+13	; 0x0d
    3146:	8c 84       	ldd	r8, Y+12	; 0x0c
    3148:	9b 84       	ldd	r9, Y+11	; 0x0b
    314a:	aa 84       	ldd	r10, Y+10	; 0x0a
    314c:	b9 84       	ldd	r11, Y+9	; 0x09
    314e:	c8 84       	ldd	r12, Y+8	; 0x08
    3150:	df 80       	ldd	r13, Y+7	; 0x07
    3152:	ee 80       	ldd	r14, Y+6	; 0x06
    3154:	fd 80       	ldd	r15, Y+5	; 0x05
    3156:	0c 81       	ldd	r16, Y+4	; 0x04
    3158:	1b 81       	ldd	r17, Y+3	; 0x03
    315a:	aa 81       	ldd	r26, Y+2	; 0x02
    315c:	b9 81       	ldd	r27, Y+1	; 0x01
    315e:	ce 0f       	add	r28, r30
    3160:	d1 1d       	adc	r29, r1
    3162:	0f b6       	in	r0, 0x3f	; 63
    3164:	f8 94       	cli
    3166:	de bf       	out	0x3e, r29	; 62
    3168:	0f be       	out	0x3f, r0	; 63
    316a:	cd bf       	out	0x3d, r28	; 61
    316c:	ed 01       	movw	r28, r26
    316e:	08 95       	ret

00003170 <_exit>:
    3170:	f8 94       	cli

00003172 <__stop_program>:
    3172:	ff cf       	rjmp	.-2      	; 0x3172 <__stop_program>
