// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_cut_length (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataDropFifo_V_dout,
        ipDataDropFifo_V_empty_n,
        ipDataDropFifo_V_read,
        ipDataCutFifo_V_din,
        ipDataCutFifo_V_full_n,
        ipDataCutFifo_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_1F = 8'b11111;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv17_1 = 17'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] ipDataDropFifo_V_dout;
input   ipDataDropFifo_V_empty_n;
output   ipDataDropFifo_V_read;
output  [72:0] ipDataCutFifo_V_din;
input   ipDataCutFifo_V_full_n;
output   ipDataCutFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataDropFifo_V_read;
reg ipDataCutFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_122_p3;
reg    ap_sig_bdd_56;
reg   [0:0] cl_state_load_reg_394;
reg   [0:0] tmp_reg_398;
reg    ap_sig_bdd_70;
reg   [0:0] cl_state = 1'b0;
reg   [15:0] cl_wordCount_V = 16'b0000000000000000;
reg   [15:0] cl_totalLength_V = 16'b0000000000000000;
reg   [0:0] tmp_last_V_reg_143;
wire   [63:0] p_Val2_s_fu_240_p1;
reg   [63:0] p_Val2_s_reg_402;
wire   [0:0] grp_fu_226_p3;
wire   [0:0] cond_fu_258_p2;
wire   [0:0] tmp_s_fu_290_p2;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_reg_143pp0_it0;
wire   [3:0] leftLength_V_fu_318_p2;
reg   [0:0] tmp_last_V_phi_fu_146_p22;
wire   [7:0] ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1;
wire   [15:0] p_tmp_s_fu_364_p3;
wire   [15:0] p_Result_s_20_fu_344_p3;
wire   [16:0] lhs_V_cast_fu_268_p1;
wire   [16:0] r_V_fu_272_p2;
wire   [19:0] r_V_1_fu_278_p3;
wire   [19:0] tmp_cast_fu_286_p1;
wire   [0:0] tmp_121_fu_302_p1;
wire   [3:0] tmp_122_fu_314_p1;
wire   [3:0] tmp_29_fu_306_p3;
wire   [7:0] p_Result_18_fu_334_p4;
wire   [7:0] p_Result_s_fu_324_p4;
wire   [15:0] tmp_30_fu_358_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_337;
reg    ap_sig_bdd_339;
reg    ap_sig_bdd_334;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cond_fu_258_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & ~(ap_const_lv1_0 == tmp_s_fu_290_p2)))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= {{ipDataDropFifo_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_8) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_7) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_7F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_6) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_3F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_1F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_4) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_3) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_2) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_s_fu_290_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1 <= ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_334) begin
        if (ap_sig_bdd_339) begin
            cl_state <= ap_const_lv1_0;
        end else if (ap_sig_bdd_337) begin
            cl_state <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cond_fu_258_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & ~(ap_const_lv1_0 == tmp_s_fu_290_p2)))) begin
        tmp_last_V_reg_143 <= ipDataDropFifo_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_8) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_7) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_6) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_5) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_4) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_3) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_2) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_2) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_3) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_4) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_6) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_7) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_8) & (ap_const_lv1_0 == tmp_s_fu_290_p2)))) begin
        tmp_last_V_reg_143 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_last_V_reg_143 <= ap_reg_phiprechg_tmp_last_V_reg_143pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cl_state_load_reg_394 <= cl_state;
        tmp_reg_398 <= tmp_nbreadreq_fu_122_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cond_fu_258_p2))) begin
        cl_totalLength_V <= p_Result_s_20_fu_344_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cl_wordCount_V <= p_tmp_s_fu_364_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Val2_s_reg_402 <= p_Val2_s_fu_240_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_56 or ap_sig_bdd_70)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_56 or ap_sig_bdd_70)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// ipDataCutFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_56 or cl_state_load_reg_394 or tmp_reg_398 or ap_sig_bdd_70)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cl_state_load_reg_394) & ~(ap_const_lv1_0 == tmp_reg_398) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ipDataCutFifo_V_write = ap_const_logic_1;
    end else begin
        ipDataCutFifo_V_write = ap_const_logic_0;
    end
end

/// ipDataDropFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_122_p3 or ap_sig_bdd_56 or ap_sig_bdd_70 or cl_state)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(cl_state == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ipDataDropFifo_V_read = ap_const_logic_1;
    end else begin
        ipDataDropFifo_V_read = ap_const_logic_0;
    end
end

/// tmp_last_V_phi_fu_146_p22 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ipDataDropFifo_V_dout or tmp_nbreadreq_fu_122_p3 or cl_state or cond_fu_258_p2 or tmp_s_fu_290_p2 or ap_reg_phiprechg_tmp_last_V_reg_143pp0_it0 or leftLength_V_fu_318_p2)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(ap_const_lv1_0 == cond_fu_258_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & ~(ap_const_lv1_0 == tmp_s_fu_290_p2)))) begin
        tmp_last_V_phi_fu_146_p22 = ipDataDropFifo_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_8) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_7) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_6) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_5) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_4) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_3) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_2) & ~(leftLength_V_fu_318_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_2) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_3) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_4) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_5) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_6) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_7) & (ap_const_lv1_0 == tmp_s_fu_290_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & (ap_const_lv1_0 == cond_fu_258_p2) & (leftLength_V_fu_318_p2 == ap_const_lv4_8) & (ap_const_lv1_0 == tmp_s_fu_290_p2)))) begin
        tmp_last_V_phi_fu_146_p22 = ap_const_lv1_1;
    end else begin
        tmp_last_V_phi_fu_146_p22 = ap_reg_phiprechg_tmp_last_V_reg_143pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_56 or ap_sig_bdd_70 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_reg_143pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_334 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_122_p3 or ap_sig_bdd_56 or ap_sig_bdd_70)
begin
    ap_sig_bdd_334 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_56) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_337 assign process. ///
always @ (cl_state or grp_fu_226_p3 or cond_fu_258_p2 or tmp_s_fu_290_p2)
begin
    ap_sig_bdd_337 = ((cl_state == ap_const_lv1_0) & (ap_const_lv1_0 == cond_fu_258_p2) & (ap_const_lv1_0 == tmp_s_fu_290_p2) & (ap_const_lv1_0 == grp_fu_226_p3));
end

/// ap_sig_bdd_339 assign process. ///
always @ (cl_state or grp_fu_226_p3)
begin
    ap_sig_bdd_339 = (~(cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_226_p3));
end

/// ap_sig_bdd_56 assign process. ///
always @ (ap_start or ap_done_reg or ipDataDropFifo_V_empty_n or tmp_nbreadreq_fu_122_p3 or cl_state)
begin
    ap_sig_bdd_56 = (((ipDataDropFifo_V_empty_n == ap_const_logic_0) & (cl_state == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3)) | ((ipDataDropFifo_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_122_p3) & ~(cl_state == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_70 assign process. ///
always @ (ipDataCutFifo_V_full_n or cl_state_load_reg_394 or tmp_reg_398)
begin
    ap_sig_bdd_70 = ((ipDataCutFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cl_state_load_reg_394) & ~(ap_const_lv1_0 == tmp_reg_398));
end
assign cond_fu_258_p2 = (cl_wordCount_V == ap_const_lv16_0? 1'b1: 1'b0);
assign grp_fu_226_p3 = ipDataDropFifo_V_dout[ap_const_lv32_48];
assign ipDataCutFifo_V_din = {{{tmp_last_V_reg_143}, {ap_reg_phiprechg_tmp_keep_V_reg_180pp0_it1}}, {p_Val2_s_reg_402}};
assign leftLength_V_fu_318_p2 = (tmp_122_fu_314_p1 - tmp_29_fu_306_p3);
assign lhs_V_cast_fu_268_p1 = cl_wordCount_V;
assign p_Result_18_fu_334_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_s_20_fu_344_p3 = {{p_Result_18_fu_334_p4}, {p_Result_s_fu_324_p4}};
assign p_Result_s_fu_324_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Val2_s_fu_240_p1 = ipDataDropFifo_V_dout[63:0];
assign p_tmp_s_fu_364_p3 = ((tmp_last_V_phi_fu_146_p22[0:0]===1'b1)? ap_const_lv16_0: tmp_30_fu_358_p2);
assign r_V_1_fu_278_p3 = {{r_V_fu_272_p2}, {ap_const_lv3_0}};
assign r_V_fu_272_p2 = (lhs_V_cast_fu_268_p1 + ap_const_lv17_1);
assign tmp_121_fu_302_p1 = cl_wordCount_V[0:0];
assign tmp_122_fu_314_p1 = cl_totalLength_V[3:0];
assign tmp_29_fu_306_p3 = {{tmp_121_fu_302_p1}, {ap_const_lv3_0}};
assign tmp_30_fu_358_p2 = (cl_wordCount_V + ap_const_lv16_1);
assign tmp_cast_fu_286_p1 = cl_totalLength_V;
assign tmp_nbreadreq_fu_122_p3 = ipDataDropFifo_V_empty_n;
assign tmp_s_fu_290_p2 = (r_V_1_fu_278_p3 < tmp_cast_fu_286_p1? 1'b1: 1'b0);


endmodule //ip_handler_cut_length

