<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: slm.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">slm.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">namespace </span>optkit::intel::slm{</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;    <span class="keyword">enum</span> slm : uint64_t {</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Unhalted core cycles</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x0300, <span class="comment">// Unhalted reference cycle</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Last level of cache references</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Last level of cache misses</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for LLC_MISSES</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Branch instructions retired</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Mispredicted branch instruction retired</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        DECODE_RESTRICTION = 0xe9, <span class="comment">// Instruction length prediction delay</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        DECODE_RESTRICTION__MASK__SLM_DECODE_RESTRICTION__PREDECODE_WRONG = 0x0100, <span class="comment">// Number of times the prediction (from the predecode cache) for instruction length is incorrect</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        L2_REJECT_XQ = 0x30, <span class="comment">// Rejected L2 requests to XQ</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        L2_REJECT_XQ__MASK__SLM_L2_REJECT_XQ__ALL = 0x000, <span class="comment">// Number of demand and prefetch transactions that the L2 XQ rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        ICACHE = 0x80, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        ICACHE__MASK__SLM_ICACHE__ACCESSES = 0x300, <span class="comment">// Instruction fetches</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        ICACHE__MASK__SLM_ICACHE__MISSES = 0x200, <span class="comment">// Count all instructions fetches that miss the icache or produce memory requests. This includes uncacheache fetches. Any instruction fetch miss is counted only once and not once for every cycle it is outstanding</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        ICACHE__MASK__SLM_ICACHE__HIT = 0x100, <span class="comment">// Count all instructions fetches from the instruction cache</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UOPS_RETIRED = 0xc2, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UOPS_RETIRED__MASK__SLM_UOPS_RETIRED__ANY = 0x1000, <span class="comment">// Micro-ops retired</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UOPS_RETIRED__MASK__SLM_UOPS_RETIRED__MS = 0x0100, <span class="comment">// Micro-ops retired that were supplied fro MSROM</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UOPS_RETIRED__MASK__SLM_UOPS_RETIRED__STALLED_CYCLES = 0x1000 | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Cycles no micro-ops retired</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UOPS_RETIRED__MASK__SLM_UOPS_RETIRED__STALLS = 0x1000 | INTEL_X86_MOD_EDGE | INTEL_X86_MOD_INV | (0x1 &lt;&lt; INTEL_X86_CMASK_BIT), <span class="comment">// Periods no micro-ops retired</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        INST_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        INST_RETIRED__MASK__SLM_INST_RETIRED__ANY_P = 0x0, <span class="comment">// Instructions retired using generic counter (precise event)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        INST_RETIRED__MASK__SLM_INST_RETIRED__ANY = 0x0, <span class="comment">// Instructions retired using generic counter (precise event)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        CYCLES_DIV_BUSY = 0xcd, <span class="comment">// Cycles the divider is busy</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        CYCLES_DIV_BUSY__MASK__SLM_CYCLES_DIV_BUSY__ANY = 0x0100, <span class="comment">// Number of cycles the divider is busy</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        RS_FULL_STALL = 0xcb, <span class="comment">// RS full</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        RS_FULL_STALL__MASK__SLM_RS_FULL_STALL__MEC = 0x0100, <span class="comment">// Number of cycles when the allocation pipeline is stalled due to the RS for the MEC cluster is full</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        RS_FULL_STALL__MASK__SLM_RS_FULL_STALL__ALL = 0x1f00, <span class="comment">// Number of cycles when the allocation pipeline is stalled due any one of the RS being full</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        RS_FULL_STALL__MASK__SLM_RS_FULL_STALL__ANY = 0x1f00, <span class="comment">// Number of cycles when the allocation pipeline is stalled due any one of the RS being full</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        LLC_RQSTS = 0x2e, <span class="comment">// L2 cache requests</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        LLC_RQSTS__MASK__SLM_LLC_RQSTS__MISS = 0x4100, <span class="comment">// Number of L2 cache misses</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        LLC_RQSTS__MASK__SLM_LLC_RQSTS__ANY = 0x4f00, <span class="comment">// Number of L2 cache references</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        MACHINE_CLEARS = 0xc3, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        MACHINE_CLEARS__MASK__SLM_MACHINE_CLEARS__SMC = 0x100, <span class="comment">// Self-Modifying Code detected</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        MACHINE_CLEARS__MASK__SLM_MACHINE_CLEARS__MEMORY_ORDERING = 0x200, <span class="comment">// Number of stalled cycles due to memory ordering</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        MACHINE_CLEARS__MASK__SLM_MACHINE_CLEARS__FP_ASSIST = 0x400, <span class="comment">// Number of stalled cycle due to FPU assist</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        MACHINE_CLEARS__MASK__SLM_MACHINE_CLEARS__ALL = 0x800, <span class="comment">// Count any the machine clears</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        MACHINE_CLEARS__MASK__SLM_MACHINE_CLEARS__ANY = 0x800, <span class="comment">// Count any the machine clears</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        BR_INST_RETIRED = 0xc4, <span class="comment">// Retired branch instructions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__ANY = 0x0, <span class="comment">// Any retired branch instruction (Precise Event)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__ALL_BRANCHES = 0x0, <span class="comment">// Any Retired branch instruction (Precise Event)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__ALL_TAKEN_BRANCHES = 0x8000, <span class="comment">// Retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__JCC = 0x7e00, <span class="comment">// JCC instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Taken JCC instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__CALL = 0xf900, <span class="comment">// Near call instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__REL_CALL = 0xfd00, <span class="comment">// Near relative call instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Near indirect call instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__RETURN = 0xf700, <span class="comment">// Near ret instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Number of near indirect jmp and near indirect call instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__FAR_BRANCH = 0xbf00, <span class="comment">// Far branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        BR_INST_RETIRED__MASK__SLM_BR_INST_RETIRED__FAR = 0xbf00, <span class="comment">// Far branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        BR_MISP_RETIRED = 0xc5, <span class="comment">// Mispredicted retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__ANY = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__JCC = 0x7e00, <span class="comment">// Number of mispredicted conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Number of mispredicted non-return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__RETURN = 0xf700, <span class="comment">// Number of mispredicted return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Number of mispredicted indirect call branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        BR_MISP_RETIRED__MASK__SLM_BR_MISP_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Number of mispredicted taken conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        BR_MISP_INST_RETIRED = 0xc5, <span class="comment">// Mispredicted retired branch instructions (Precise Event)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__ALL_BRANCHES = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__ANY = 0x0000, <span class="comment">// All mispredicted branches (Precise Event)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__JCC = 0x7e00, <span class="comment">// Number of mispredicted conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__NON_RETURN_IND = 0xeb00, <span class="comment">// Number of mispredicted non-return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__RETURN = 0xf700, <span class="comment">// Number of mispredicted return branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__IND_CALL = 0xfb00, <span class="comment">// Number of mispredicted indirect call branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        BR_MISP_INST_RETIRED__MASK__SLM_BR_MISP_RETIRED__TAKEN_JCC = 0xfe00, <span class="comment">// Number of mispredicted taken conditional branch instructions retired (Precise Event)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        MS_DECODED = 0xe7, <span class="comment">// MS decoder</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        MS_DECODED__MASK__SLM_MS_DECODED__ENTRY = 0x0100, <span class="comment">// Number of times the MSROM starts a flow of uops</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Branch address calculator</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        BACLEARS__MASK__SLM_BACLEARS__ANY = 0x100, <span class="comment">// BACLEARS asserted</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        BACLEARS__MASK__SLM_BACLEARS__ALL = 0x100, <span class="comment">// BACLEARS asserted</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        BACLEARS__MASK__SLM_BACLEARS__RETURN = 0x800, <span class="comment">// Number of baclears for return branches</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        BACLEARS__MASK__SLM_BACLEARS__COND = 0x1000, <span class="comment">// Number of baclears for conditional branches</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        NO_ALLOC_CYCLES = 0xca, <span class="comment">// Front-end allocation</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__ANY = 0x3f00, <span class="comment">// Number of cycles when the front-end does not provide any instructions to be allocated for any reason</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__ALL = 0x3f00, <span class="comment">// Number of cycles when the front-end does not provide any instructions to be allocated for any reason</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__NOT_DELIVERED = 0x5000, <span class="comment">// Number of cycles when the front-end does not provide any instructions to be allocated but the back-end is not stalled</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__MISPREDICTS = 0x400, <span class="comment">// Number of cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted jump to retire</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__RAT_STALL = 0x2000, <span class="comment">// Number of cycles when no uops are allocated and a RAT stall is asserted</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        NO_ALLOC_CYCLES__MASK__SLM_NO_ALLOC_CYCLES__ROB_FULL = 0x0100, <span class="comment">// Number of cycles when no uops are allocated and the ROB is full (less than 2 entries available)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        CPU_CLK_UNHALTED__MASK__SLM_CPU_CLK_UNHALTED__CORE_P = 0x0, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        CPU_CLK_UNHALTED__MASK__SLM_CPU_CLK_UNHALTED__BUS = 0x100, <span class="comment">// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU_CLK_UNHALTED:REF event</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        CPU_CLK_UNHALTED__MASK__SLM_CPU_CLK_UNHALTED__REF = 0x100, <span class="comment">// Number of reference cycles that the core is not in a halted state. The core enters the halted state when it is running the HLT instruction. In mobile systems</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        MEM_UOP_RETIRED = 0x4, <span class="comment">// Retired loads micro-ops</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__LD_DCU_MISS = 0x100, <span class="comment">// Number of load uops retired that miss in L1 data cache. Note that prefetch misses will not be counted</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__LD_L2_HIT = 0x200, <span class="comment">// Number of load uops retired that hit L2 (Precise Event)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__LD_L2_MISS = 0x400, <span class="comment">// Number of load uops retired that missed L2 (Precise Event)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__LD_DTLB_MISS = 0x800, <span class="comment">// Number of load uops retired that had a DTLB miss (Precise Event)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__LD_UTLB_MISS = 0x1000, <span class="comment">// Number of load uops retired that had a UTLB miss</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__HITM = 0x2000, <span class="comment">// Number of load uops retired that got data from the other core or from the other module and the line was modified (Precise Event)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__ANY_LD = 0x4000, <span class="comment">// Number of load uops retired</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        MEM_UOP_RETIRED__MASK__SLM_MEM_UOP_RETIRED__ANY_ST = 0x8000, <span class="comment">// Number of store uops retired</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        CORE_REJECT_L2Q = 0x31, <span class="comment">// Demand and L1 prefetcher requests rejected by L2</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        CORE_REJECT_L2Q__MASK__SLM_CORE_REJECT_L2Q__ALL = 0x0000, <span class="comment">// Number of requests that were not accepted into the L2Q because the L2Q was FULL</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        REHABQ = 0x03, <span class="comment">// Memory reference queue</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        REHABQ__MASK__SLM_REHABQ__LD_BLOCK_ST_FORWARD = 0x0100, <span class="comment">// Number of retired loads that were prohibited from receiving forwarded data from the store because of address mismatch (Precise Event)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        REHABQ__MASK__SLM_REHABQ__LD_BLOCK_STD_NOTREADY = 0x0200, <span class="comment">// Number of times forward was technically possible but did not occur because the store data was not available at the right time</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        REHABQ__MASK__SLM_REHABQ__ST_SPLITS = 0x0400, <span class="comment">// Number of retired stores that experienced cache line boundary splits</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        REHABQ__MASK__SLM_REHABQ__LD_SPLITS = 0x0800, <span class="comment">// Number of retired loads that experienced cache line boundary splits (Precise Event)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        REHABQ__MASK__SLM_REHABQ__LOCK = 0x1000, <span class="comment">// Number of retired memory operations with lock semantics. These are either implicit locked instructions such as XCHG or instructions with an explicit LOCK prefix</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        REHABQ__MASK__SLM_REHABQ__STA_FULL = 0x2000, <span class="comment">// Number of retired stores that are delayed because there is not a store address buffer available</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        REHABQ__MASK__SLM_REHABQ__ANY_LD = 0x4000, <span class="comment">// Number of load uops reissued from RehabQ</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        REHABQ__MASK__SLM_REHABQ__ANY_ST = 0x8000, <span class="comment">// Number of store uops reissued from RehabQ</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        FETCH_STALL = 0x86, <span class="comment">// Fetch stalls</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        FETCH_STALL__MASK__SLM_FETCH_STALL__ICACHE_FILL_PENDING_CYCLES = 0x0400, <span class="comment">// Number of cycles the NIP stalls because of an icache miss. This is a cumulative count of cycles the NIP stalled for all icache misses</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        PAGE_WALKS = 0x5, <span class="comment">// Page walker</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__CYCLES = 0x0300, <span class="comment">// Total cycles for all the page walks. (I-side and D-side)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__WALKS = 0x0300 | INTEL_X86_MOD_EDGE, <span class="comment">// Total number of page walks. (I-side and D-side)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__D_SIDE_CYCLES = 0x0100, <span class="comment">// Number of cycles when a D-side page walk is in progress</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__D_SIDE_WALKS = 0x0100 | INTEL_X86_MOD_EDGE, <span class="comment">// Number of D-side page walks</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__I_SIDE_CYCLES = 0x0200, <span class="comment">// Number of cycles when a I-side page walk is in progress</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        PAGE_WALKS__MASK__SLM_PAGE_WALKS__I_SIDE_WALKS = 0x0200 | INTEL_X86_MOD_EDGE, <span class="comment">// Number of I-side page walks</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        OFFCORE_RESPONSE_0 = 0x01b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__DMND_IFETCH = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetchers</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PF_IFETCH = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_READ = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of demand reads of partial cachelines (including UC</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_WRITE = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of demand RFO requests to write to partial cache lines (includes UC</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__UC_IFETCH = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of UC instruction fetches</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number bus lock and split lock requests</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SW_PREFETCH = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Request: number of software prefetch requests</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Request: number of data cacheline reads generated by L1 prefetchers</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_STRM_ST = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Request: number of partial streaming store requests</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one any other request that crosses IDI</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__ANY_IFETCH = (1ULL &lt;&lt; 6 | 1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 9)  &lt;&lt; 8, <span class="comment">// Request: combination of PF_IFETCH | DMND_IFETCH | UC_IFETCH</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__ANY_REQUEST = 0xffff00, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__ANY_DATA = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 4 | 1ULL &lt;&lt; 13) &lt;&lt; 8, <span class="comment">// Request: combination of DMND_DATA | PF_L1_DATA_RD | PF_L2_DATA_RD</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__ANY_RFO = (1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 5) &lt;&lt; 8, <span class="comment">// Request: combination of DMND_RFO | PF_RFO</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__L2_HIT = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L2 hits in M/E/S states</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SNP_HIT = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop hits in the other module where no modified copies were found in the L1 cache of the other core</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SNP_HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop hits in the other module where modified copies were found in the L1 cache of the other core</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        OFFCORE_RESPONSE_0__MASK__SLM_OFFCORE_RESPONSE__SNP_ANY = 0x7dULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        OFFCORE_RESPONSE_1 = 0x02b7, <span class="comment">// Offcore response event (must provide at least one request type and either any_response or any combination of supplier + snoop)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__DMND_DATA_RD = 1ULL &lt;&lt; (0 + 8), <span class="comment">// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__DMND_RFO = 1ULL &lt;&lt; (1 + 8), <span class="comment">// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__DMND_IFETCH = 1ULL &lt;&lt; (2 + 8), <span class="comment">// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__WB = 1ULL &lt;&lt; (3 + 8), <span class="comment">// Request: number of writebacks (modified to exclusive) transactions</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PF_L2_DATA_RD = 1ULL &lt;&lt; (4 + 8), <span class="comment">// Request: number of data cacheline reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PF_RFO = 1ULL &lt;&lt; (5 + 8), <span class="comment">// Request: number of RFO requests generated by L2 prefetchers</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PF_IFETCH = 1ULL &lt;&lt; (6 + 8), <span class="comment">// Request: number of code reads generated by L2 prefetchers</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_READ = 1ULL &lt;&lt; (7 + 8), <span class="comment">// Request: number of demand reads of partial cachelines (including UC</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_WRITE = 1ULL &lt;&lt; (8 + 8), <span class="comment">// Request: number of demand RFO requests to write to partial cache lines (includes UC</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__UC_IFETCH = 1ULL &lt;&lt; (9 + 8), <span class="comment">// Request: number of UC instruction fetches</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__BUS_LOCKS = 1ULL &lt;&lt; (10 + 8), <span class="comment">// Request: number bus lock and split lock requests</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__STRM_ST = 1ULL &lt;&lt; (11 + 8), <span class="comment">// Request: number of streaming store requests</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SW_PREFETCH = 1ULL &lt;&lt; (12 + 8), <span class="comment">// Request: number of software prefetch requests</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PF_L1_DATA_RD = 1ULL &lt;&lt; (13 + 8), <span class="comment">// Request: number of data cacheline reads generated by L1 prefetchers</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__PARTIAL_STRM_ST = 1ULL &lt;&lt; (14 + 8), <span class="comment">// Request: number of partial streaming store requests</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__OTHER = 1ULL &lt;&lt; (15+8), <span class="comment">// Request: counts one any other request that crosses IDI</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__ANY_IFETCH = (1ULL &lt;&lt; 6 | 1ULL &lt;&lt; 2 | 1ULL &lt;&lt; 9)  &lt;&lt; 8, <span class="comment">// Request: combination of PF_IFETCH | DMND_IFETCH | UC_IFETCH</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__ANY_REQUEST = 0xffff00, <span class="comment">// Request: combination of all request umasks</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__ANY_DATA = (1ULL &lt;&lt; 0 | 1ULL &lt;&lt; 4 | 1ULL &lt;&lt; 13) &lt;&lt; 8, <span class="comment">// Request: combination of DMND_DATA | PF_L1_DATA_RD | PF_L2_DATA_RD</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__ANY_RFO = (1ULL &lt;&lt; 1 | 1ULL &lt;&lt; 5) &lt;&lt; 8, <span class="comment">// Request: combination of DMND_RFO | PF_RFO</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__ANY_RESPONSE = 1ULL &lt;&lt; (16+8), <span class="comment">// Response: count any response type</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__L2_HIT = 1ULL &lt;&lt; (18+8), <span class="comment">// Supplier: counts L2 hits in M/E/S states</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SNP_NONE = 1ULL &lt;&lt; (31+8), <span class="comment">// Snoop: counts number of times no snoop-related information is available</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SNP_MISS = 1ULL &lt;&lt; (33+8), <span class="comment">// Snoop: counts number of times a snoop was needed and it missed all snooped caches</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SNP_HIT = 1ULL &lt;&lt; (34+8), <span class="comment">// Snoop: counts number of times a snoop hits in the other module where no modified copies were found in the L1 cache of the other core</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SNP_HITM = 1ULL &lt;&lt; (36+8), <span class="comment">// Snoop: counts number of times a snoop hits in the other module where modified copies were found in the L1 cache of the other core</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__NON_DRAM = 1ULL &lt;&lt; (37+8), <span class="comment">// Snoop:  counts number of times target was a non-DRAM system address. This includes MMIO transactions</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        OFFCORE_RESPONSE_1__MASK__SLM_OFFCORE_RESPONSE__SNP_ANY = 0x7dULL &lt;&lt; (31+8), <span class="comment">// Snoop: any snoop reason</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    };</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;};</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">namespace </span>slm = optkit::intel::slm;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
