Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan 22 22:45:02 2019
| Host         : Lenovo-Y50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file Top_timing_summary_placed.rpt
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.142        0.000                      0                   41        0.215        0.000                      0                   41        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.142        0.000                      0                   41        0.215        0.000                      0                   41        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 U1/DIVIDER_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/DIVIDER_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.264ns (46.632%)  route 2.591ns (53.368%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, estimated)       1.720     5.323    U1/CLK
    SLICE_X0Y64          FDCE                                         r  U1/DIVIDER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  U1/DIVIDER_reg[10]/Q
                         net (fo=2, estimated)        0.962     6.741    U1/DIVIDER_reg[10]
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.865 f  U1/FSM_onehot_state[4]_i_5/O
                         net (fo=1, estimated)        0.997     7.862    U1/FSM_onehot_state[4]_i_5_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.986 f  U1/FSM_onehot_state[4]_i_4/O
                         net (fo=34, estimated)       0.632     8.618    U1/eqOp__26
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.124     8.742 r  U1/DIVIDER[0]_i_6/O
                         net (fo=1, routed)           0.000     8.742    U1/DIVIDER[0]_i_6_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.274 r  U1/DIVIDER_reg[0]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.274    U1/DIVIDER_reg[0]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  U1/DIVIDER_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.388    U1/DIVIDER_reg[4]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  U1/DIVIDER_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.502    U1/DIVIDER_reg[8]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  U1/DIVIDER_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.616    U1/DIVIDER_reg[12]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  U1/DIVIDER_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.730    U1/DIVIDER_reg[16]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  U1/DIVIDER_reg[20]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     9.844    U1/DIVIDER_reg[20]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.178 r  U1/DIVIDER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.178    U1/DIVIDER_reg[24]_i_1_n_6
    SLICE_X0Y68          FDCE                                         r  U1/DIVIDER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, estimated)       1.595    15.021    U1/CLK
    SLICE_X0Y68          FDCE                                         r  U1/DIVIDER_reg[25]/C
                         clock pessimism              0.272    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.062    15.319    U1/DIVIDER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U3/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.888%)  route 0.135ns (42.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, estimated)       0.599     1.728    U3/CLK
    SLICE_X3Y64          FDCE                                         r  U3/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.869 r  U3/FSM_onehot_state_reg[4]/Q
                         net (fo=4, estimated)        0.135     2.005    U3/FSM_onehot_state_reg_n_0_[4]
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.045     2.050 r  U3/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     2.050    U3/FSM_onehot_state[4]_i_2_n_0
    SLICE_X3Y64          FDCE                                         r  U3/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  CLK_IBUF_BUFG_inst/O
                         net (fo=37, estimated)       0.871     2.236    U3/CLK
    SLICE_X3Y64          FDCE                                         r  U3/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.493     1.743    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.091     1.834    U3/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     U1/DIVIDER_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     U1/DIVIDER_reg[0]/C



