{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633090415737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090415739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:13:35 2021 " "Processing started: Fri Oct  1 14:13:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090415739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633090415739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633090415740 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633090415975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tset_tse_tes_s " "Found design unit 1: test-tset_tse_tes_s" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416538 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-test " "Found design unit 1: test_datapath-test" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416540 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ALU-test " "Found design unit 1: test_ALU-test" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416541 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-dp " "Found design unit 1: Datapath-dp" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416544 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-count " "Found design unit 1: Clock_Divider-count" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633090416546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633090416546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633090416631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_a_addr Datapath.vhd(100) " "Verilog HDL or VHDL warning at Datapath.vhd(100): object \"internal_a_addr\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633090416635 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_read_a Datapath.vhd(101) " "Verilog HDL or VHDL warning at Datapath.vhd(101): object \"internal_read_a\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633090416635 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633090416655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:the_best_alu_in_kista " "Elaborating entity \"ALU\" for hierarchy \"ALU:the_best_alu_in_kista\"" {  } { { "Datapath.vhd" "the_best_alu_in_kista" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633090416666 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_overflow ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): inferring latch(es) for signal or variable \"sub_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633090416667 "|Datapath|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_overflow ALU.vhd(60) " "Inferred latch for \"sub_overflow\" at ALU.vhd(60)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633090416668 "|Datapath|ALU:the_best_alu_in_kista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:cd\"" {  } { { "Datapath.vhd" "cd" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633090416674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:the_best_alu_in_kista\|sub_overflow " "Latch ALU:the_best_alu_in_kista\|sub_overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1633090417283 ""}  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1633090417283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633090417503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633090417881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633090417881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633090417997 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633090417997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633090417997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633090417997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090418007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:13:38 2021 " "Processing ended: Fri Oct  1 14:13:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090418007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090418007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090418007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633090418007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633090420124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090420125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:13:39 2021 " "Processing started: Fri Oct  1 14:13:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090420125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633090420125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633090420126 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633090420163 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1633090420165 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1633090420165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633090420269 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab3 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Lab3" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1633090420405 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633090420457 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633090420457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633090420804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633090420821 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633090421049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633090421049 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633090421049 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633090421062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633090421062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633090421062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633090421062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633090421062 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633090421062 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633090421068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK1HZ_po " "Pin CLK1HZ_po not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK1HZ_po } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK1HZ_po } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[0\] " "Pin OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OUTPUT[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 36 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OUTPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[1\] " "Pin OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OUTPUT[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 36 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OUTPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[2\] " "Pin OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OUTPUT[2] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 36 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OUTPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[3\] " "Pin OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OUTPUT[3] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 36 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OUTPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z_Flag " "Pin Z_Flag not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Z_Flag } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 38 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Z_Flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N_Flag " "Pin N_Flag not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { N_Flag } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 39 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { N_Flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O_Flag " "Pin O_Flag not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { O_Flag } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 40 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { O_Flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 12 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OE " "Pin OE not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OE } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 32 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bypass\[1\] " "Pin Bypass\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Bypass[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 29 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Bypass[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[0\] " "Pin Offset\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Offset[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 30 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[1\] " "Pin RB\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RB[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 26 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RB\[0\] " "Pin RB\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RB[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 26 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadB " "Pin ReadB not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ReadB } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 27 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ReadB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Pin RA\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RA[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 23 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Pin RA\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RA[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 23 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadA " "Pin ReadA not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ReadA } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 24 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ReadA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bypass\[0\] " "Pin Bypass\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Bypass[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 29 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Bypass[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[0\] " "Pin OP\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OP[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[1\] " "Pin OP\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OP[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[2\] " "Pin OP\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { OP[2] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { OP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[3\] " "Pin Offset\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Offset[3] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 30 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[2\] " "Pin Offset\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Offset[2] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 30 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Offset\[1\] " "Pin Offset\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Offset[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 30 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RESET } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IE " "Pin IE not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IE } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 16 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[0\] " "Pin INPUT\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { INPUT[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 18 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WAddr\[0\] " "Pin WAddr\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { WAddr[0] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 20 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { WAddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WAddr\[1\] " "Pin WAddr\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { WAddr[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 20 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { WAddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write " "Pin Write not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Write } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 21 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[3\] " "Pin INPUT\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { INPUT[3] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 18 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[2\] " "Pin INPUT\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { INPUT[2] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 18 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[1\] " "Pin INPUT\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { INPUT[1] } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 18 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633090421412 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1633090421412 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1633090421732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633090421734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633090421734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633090421738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633090421739 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633090421740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633090421763 ""}  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 12 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633090421763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:cd\|clk_tmp  " "Automatically promoted node Clock_Divider:cd\|clk_tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633090421763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:cd\|clk_tmp~0 " "Destination node Clock_Divider:cd\|clk_tmp~0" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 26 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:cd|clk_tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK1HZ_po~output " "Destination node CLK1HZ_po~output" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK1HZ_po~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421763 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633090421763 ""}  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 26 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Clock_Divider:cd|clk_tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633090421763 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RESET~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:the_best_alu_in_kista\|Z_Flag~0 " "Destination node ALU:the_best_alu_in_kista\|Z_Flag~0" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 17 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU:the_best_alu_in_kista|Z_Flag~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr~0 " "Destination node Register_File:rf\|register_arr~0" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 30 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr\[2\]\[1\]~1 " "Destination node Register_File:rf\|register_arr\[2\]\[1\]~1" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr[2][1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr\[1\]\[1\]~2 " "Destination node Register_File:rf\|register_arr\[1\]\[1\]~2" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr[1][1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr\[0\]\[0\]~3 " "Destination node Register_File:rf\|register_arr\[0\]\[0\]~3" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr[0][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr\[3\]\[1\]~4 " "Destination node Register_File:rf\|register_arr\[3\]\[1\]~4" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 47 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr[3][1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr~5 " "Destination node Register_File:rf\|register_arr~5" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 30 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr~6 " "Destination node Register_File:rf\|register_arr~6" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 30 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register_File:rf\|register_arr~7 " "Destination node Register_File:rf\|register_arr~7" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 30 -1 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Register_File:rf|register_arr~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633090421764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633090421764 ""}  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633090421764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633090422133 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633090422134 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633090422134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633090422136 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633090422137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633090422138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633090422153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633090422153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633090422153 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 24 8 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 24 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1633090422156 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1633090422156 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633090422156 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633090422158 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1633090422158 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633090422158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633090422178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633090422956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633090423034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633090423044 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633090423412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633090423412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633090423726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633090424289 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633090424289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633090425020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633090425021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633090425021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633090425033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633090425096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633090425260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633090425318 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633090425458 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633090425997 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V J7 " "Pin CLK uses I/O standard 2.5 V at J7" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 12 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633090426247 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 2.5 V J6 " "Pin RESET uses I/O standard 2.5 V at J6" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RESET } } } { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633090426247 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1633090426247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morgan/git/IL2203/Lab3/output_files/Lab3.fit.smsg " "Generated suppressed messages file /home/morgan/git/IL2203/Lab3/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633090426322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090426558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:13:46 2021 " "Processing ended: Fri Oct  1 14:13:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090426558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090426558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090426558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633090426558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633090428162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090428164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:13:48 2021 " "Processing started: Fri Oct  1 14:13:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090428164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633090428164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633090428164 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633090428792 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633090428810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090428982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:13:48 2021 " "Processing ended: Fri Oct  1 14:13:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090428982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090428982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090428982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633090428982 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633090429186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633090430373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:13:50 2021 " "Processing started: Fri Oct  1 14:13:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090430373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633090430373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633090430374 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633090430398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633090430509 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633090430558 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633090430558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1633090430729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633090430796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633090430796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:cd\|clk_tmp Clock_Divider:cd\|clk_tmp " "create_clock -period 1.000 -name Clock_Divider:cd\|clk_tmp Clock_Divider:cd\|clk_tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OP\[0\] OP\[0\] " "create_clock -period 1.000 -name OP\[0\] OP\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430798 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430798 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1633090430865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633090430867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633090430871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633090430882 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633090430882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.127 " "Worst-case setup slack is -5.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127        -5.127 OP\[0\]  " "   -5.127        -5.127 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.807       -48.842 Clock_Divider:cd\|clk_tmp  " "   -3.807       -48.842 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734       -40.132 CLK  " "   -2.734       -40.132 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090430883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.215 " "Worst-case hold slack is -0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215        -0.215 CLK  " "   -0.215        -0.215 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 Clock_Divider:cd\|clk_tmp  " "    0.581         0.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624         0.000 OP\[0\]  " "    1.624         0.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090430885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090430886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090430887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 CLK  " "   -3.000       -29.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 OP\[0\]  " "   -3.000        -3.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp  " "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090430888 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633090430937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633090430962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633090431170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633090431206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633090431206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.476 " "Worst-case setup slack is -4.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476        -4.476 OP\[0\]  " "   -4.476        -4.476 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.344       -41.466 Clock_Divider:cd\|clk_tmp  " "   -3.344       -41.466 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.375       -32.891 CLK  " "   -2.375       -32.891 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.201 " "Worst-case hold slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -0.201 CLK  " "   -0.201        -0.201 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 Clock_Divider:cd\|clk_tmp  " "    0.589         0.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443         0.000 OP\[0\]  " "    1.443         0.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090431213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090431215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.000 CLK  " "   -3.000       -29.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 OP\[0\]  " "   -3.000        -3.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp  " "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431217 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633090431294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633090431451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633090431451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.405 " "Worst-case setup slack is -2.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405        -2.405 OP\[0\]  " "   -2.405        -2.405 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.682       -18.136 Clock_Divider:cd\|clk_tmp  " "   -1.682       -18.136 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095       -11.728 CLK  " "   -1.095       -11.728 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.193 " "Worst-case hold slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.193 CLK  " "   -0.193        -0.193 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 Clock_Divider:cd\|clk_tmp  " "    0.224         0.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893         0.000 OP\[0\]  " "    0.893         0.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090431462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633090431465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.832 CLK  " "   -3.000       -29.832 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 OP\[0\]  " "   -3.000        -3.000 OP\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp  " "   -1.000       -23.000 Clock_Divider:cd\|clk_tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633090431469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633090431910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633090431911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090431972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:13:51 2021 " "Processing ended: Fri Oct  1 14:13:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090431972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090431972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090431972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633090431972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633090433965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090433966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:13:53 2021 " "Processing started: Fri Oct  1 14:13:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090433966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633090433966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633090433967 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_85c_slow.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_85c_slow.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_0c_slow.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_0c_slow.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_fast.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_fast.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_85c_vhd_slow.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_85c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_0c_vhd_slow.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_0c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_vhd_fast.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_vhd_fast.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_vhd.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_vhd.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633090434524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090434569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:13:54 2021 " "Processing ended: Fri Oct  1 14:13:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090434569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090434569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090434569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633090434569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633090434658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633090444985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633090444986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  1 14:14:04 2021 " "Processing started: Fri Oct  1 14:14:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633090444986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633090444986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Lab3 -c Lab3 --netlist_type=sgate " "Command: quartus_rpp Lab3 -c Lab3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633090444987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633090445055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  1 14:14:05 2021 " "Processing ended: Fri Oct  1 14:14:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633090445055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633090445055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633090445055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633090445055 ""}
