// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/21/2019 22:28:14"

// 
// Device: Altera EP4CE115F29I8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	Clock,
	Instrucao,
	Regi0,
	Regi1,
	Regi2,
	Regi3,
	Regi4);
input 	Clock;
input 	[0:9] Instrucao;
output 	[0:7] Regi0;
output 	[0:7] Regi1;
output 	[0:7] Regi2;
output 	[0:7] Regi3;
output 	[0:7] Regi4;

// Design Ports Information
// Instrucao[9]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[7]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[6]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[4]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi0[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[4]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi1[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[7]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi2[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[7]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi3[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[6]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[3]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[1]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regi4[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[8]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[7]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[1]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instrucao[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_min_1000mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \Instrucao[9]~input_o ;
wire \Regi0[7]~output_o ;
wire \Regi0[6]~output_o ;
wire \Regi0[5]~output_o ;
wire \Regi0[4]~output_o ;
wire \Regi0[3]~output_o ;
wire \Regi0[2]~output_o ;
wire \Regi0[1]~output_o ;
wire \Regi0[0]~output_o ;
wire \Regi1[7]~output_o ;
wire \Regi1[6]~output_o ;
wire \Regi1[5]~output_o ;
wire \Regi1[4]~output_o ;
wire \Regi1[3]~output_o ;
wire \Regi1[2]~output_o ;
wire \Regi1[1]~output_o ;
wire \Regi1[0]~output_o ;
wire \Regi2[7]~output_o ;
wire \Regi2[6]~output_o ;
wire \Regi2[5]~output_o ;
wire \Regi2[4]~output_o ;
wire \Regi2[3]~output_o ;
wire \Regi2[2]~output_o ;
wire \Regi2[1]~output_o ;
wire \Regi2[0]~output_o ;
wire \Regi3[7]~output_o ;
wire \Regi3[6]~output_o ;
wire \Regi3[5]~output_o ;
wire \Regi3[4]~output_o ;
wire \Regi3[3]~output_o ;
wire \Regi3[2]~output_o ;
wire \Regi3[1]~output_o ;
wire \Regi3[0]~output_o ;
wire \Regi4[7]~output_o ;
wire \Regi4[6]~output_o ;
wire \Regi4[5]~output_o ;
wire \Regi4[4]~output_o ;
wire \Regi4[3]~output_o ;
wire \Regi4[2]~output_o ;
wire \Regi4[1]~output_o ;
wire \Regi4[0]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \Instrucao[2]~input_o ;
wire \Instrucao[3]~input_o ;
wire \Instrucao[1]~input_o ;
wire \Instrucao[0]~input_o ;
wire \UnidadeDeControlePort|prox~18_combout ;
wire \UnidadeDeControlePort|prox~19_combout ;
wire \UnidadeDeControlePort|prox.J~q ;
wire \UnidadeDeControlePort|prox.K~q ;
wire \UnidadeDeControlePort|prox.L~q ;
wire \UnidadeDeControlePort|prox.E~q ;
wire \UnidadeDeControlePort|prox~17_combout ;
wire \UnidadeDeControlePort|prox.F~q ;
wire \UnidadeDeControlePort|prox.G~q ;
wire \UnidadeDeControlePort|prox.H~q ;
wire \UnidadeDeControlePort|prox~15_combout ;
wire \UnidadeDeControlePort|prox.I~q ;
wire \UnidadeDeControlePort|WideOr2~1_combout ;
wire \UnidadeDeControlePort|Selector0~0_combout ;
wire \UnidadeDeControlePort|prox~20_combout ;
wire \UnidadeDeControlePort|prox.B~q ;
wire \UnidadeDeControlePort|Selector0~1_combout ;
wire \UnidadeDeControlePort|prox.A~q ;
wire \UnidadeDeControlePort|prox~14_combout ;
wire \UnidadeDeControlePort|prox~16_combout ;
wire \UnidadeDeControlePort|prox.C~q ;
wire \UnidadeDeControlePort|ROut[1]~1_combout ;
wire \Instrucao[4]~input_o ;
wire \UnidadeDeControlePort|indice[1]~feeder_combout ;
wire \Instrucao[5]~input_o ;
wire \UnidadeDeControlePort|indice[0]~0_combout ;
wire \Instrucao[6]~input_o ;
wire \UnidadeDeControlePort|indice2[1]~feeder_combout ;
wire \Instrucao[7]~input_o ;
wire \UnidadeDeControlePort|indice2[0]~0_combout ;
wire \UnidadeDeControlePort|ROut~0_combout ;
wire \UnidadeDeControlePort|WideOr2~0_combout ;
wire \UnidadeDeControlePort|WideOr2~combout ;
wire \UnidadeDeControlePort|Selector1~0_combout ;
wire \UnidadeDeControlePort|Selector1~1_combout ;
wire \Instrucao[8]~input_o ;
wire \UnidadeDeControlePort|ImedOut~0_combout ;
wire \UnidadeDeControlePort|ImedOut~feeder_combout ;
wire \UnidadeDeControlePort|ImedOut~q ;
wire \Barramento[7]~0_combout ;
wire \ULAControl|Add0~0_combout ;
wire \UnidadeDeControlePort|RIn~1_combout ;
wire \ULAControl|Add0~1_combout ;
wire \temp1|Q[0]~9_cout ;
wire \temp1|Q[0]~10_combout ;
wire \temp1|Q[0]~12_combout ;
wire \ULAControl|Mux1~0_combout ;
wire \temp1|Q[0]~13_combout ;
wire \UnidadeDeControlePort|RIn~0_combout ;
wire \Barramento[7]~2_combout ;
wire \UnidadeDeControlePort|Selector11~0_combout ;
wire \UnidadeDeControlePort|Selector11~1_combout ;
wire \UnidadeDeControlePort|Selector8~1_combout ;
wire \UnidadeDeControlePort|Selector11~2_combout ;
wire \UnidadeDeControlePort|Selector4~0_combout ;
wire \Barramento[7]~3_combout ;
wire \UnidadeDeControlePort|Selector9~0_combout ;
wire \UnidadeDeControlePort|Selector9~1_combout ;
wire \UnidadeDeControlePort|Selector2~0_combout ;
wire \UnidadeDeControlePort|Selector9~2_combout ;
wire \UnidadeDeControlePort|Selector10~0_combout ;
wire \UnidadeDeControlePort|Selector10~1_combout ;
wire \UnidadeDeControlePort|Selector10~2_combout ;
wire \UnidadeDeControlePort|Selector3~0_combout ;
wire \Barramento[7]~1_combout ;
wire \Barramento[7]~4_combout ;
wire \UnidadeDeControlePort|Selector8~0_combout ;
wire \UnidadeDeControlePort|Selector8~2_combout ;
wire \ULAControl|Add0~2_combout ;
wire \temp1|Q[0]~11 ;
wire \temp1|Q[1]~14_combout ;
wire \ULAControl|Mux0~0_combout ;
wire \Barramento[6]~7_combout ;
wire \Barramento[6]~5_combout ;
wire \Barramento[6]~8_combout ;
wire \Barramento[6]~6_combout ;
wire \Barramento[6]~9_combout ;
wire \Barramento[5]~13_combout ;
wire \Barramento[5]~10_combout ;
wire \ULAControl|Add0~3_combout ;
wire \temp1|Q[1]~15 ;
wire \temp1|Q[2]~16_combout ;
wire \ULAControl|Mux2~0_combout ;
wire \Barramento[5]~12_combout ;
wire \Barramento[5]~11_combout ;
wire \Barramento[5]~14_combout ;
wire \Barramento[4]~16_combout ;
wire \Barramento[4]~17_combout ;
wire \Barramento[4]~15_combout ;
wire \ULAControl|Add0~4_combout ;
wire \temp1|Q[2]~17 ;
wire \temp1|Q[3]~18_combout ;
wire \ULAControl|Mux3~0_combout ;
wire \Barramento[4]~18_combout ;
wire \Barramento[4]~19_combout ;
wire \reg0|Q[3]~feeder_combout ;
wire \Barramento[3]~21_combout ;
wire \reg1|Q[4]~feeder_combout ;
wire \Barramento[3]~20_combout ;
wire \ULAControl|Add0~5_combout ;
wire \temp1|Q[3]~19 ;
wire \temp1|Q[4]~20_combout ;
wire \ULAControl|Mux4~0_combout ;
wire \Barramento[3]~22_combout ;
wire \Barramento[3]~23_combout ;
wire \reg0|Q[4]~feeder_combout ;
wire \Barramento[2]~24_combout ;
wire \Barramento[2]~25_combout ;
wire \ULAControl|Add0~6_combout ;
wire \temp1|Q[4]~21 ;
wire \temp1|Q[5]~22_combout ;
wire \ULAControl|Mux5~0_combout ;
wire \Barramento[2]~26_combout ;
wire \Barramento[2]~27_combout ;
wire \reg0|Q[5]~feeder_combout ;
wire \ULAControl|Add0~7_combout ;
wire \temp1|Q[5]~23 ;
wire \temp1|Q[6]~24_combout ;
wire \ULAControl|Mux6~0_combout ;
wire \Barramento[1]~30_combout ;
wire \Barramento[1]~29_combout ;
wire \Barramento[1]~28_combout ;
wire \Barramento[1]~31_combout ;
wire \reg0|Q[6]~feeder_combout ;
wire \reg2|Q[7]~feeder_combout ;
wire \Barramento[0]~33_combout ;
wire \Barramento[0]~32_combout ;
wire \ULAControl|Add0~8_combout ;
wire \temp1|Q[6]~25 ;
wire \temp1|Q[7]~26_combout ;
wire \ULAControl|Mux7~0_combout ;
wire \Barramento[0]~34_combout ;
wire \Barramento[0]~35_combout ;
wire \reg0|Q[7]~feeder_combout ;
wire [7:0] \temp1|Q ;
wire [7:0] \reg0|Q ;
wire [7:0] \reg1|Q ;
wire [0:6] \UnidadeDeControlePort|ROut ;
wire [7:0] \reg2|Q ;
wire [0:6] \UnidadeDeControlePort|RIn ;
wire [7:0] \reg3|Q ;
wire [7:0] \temp2|Q ;
wire [31:0] \UnidadeDeControlePort|indice2 ;
wire [31:0] \UnidadeDeControlePort|indice ;
wire [7:0] \temp0|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \Regi0[7]~output (
	.i(\reg0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[7]~output .bus_hold = "false";
defparam \Regi0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \Regi0[6]~output (
	.i(\reg0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[6]~output .bus_hold = "false";
defparam \Regi0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Regi0[5]~output (
	.i(\reg0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[5]~output .bus_hold = "false";
defparam \Regi0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \Regi0[4]~output (
	.i(\reg0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[4]~output .bus_hold = "false";
defparam \Regi0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \Regi0[3]~output (
	.i(\reg0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[3]~output .bus_hold = "false";
defparam \Regi0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \Regi0[2]~output (
	.i(\reg0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[2]~output .bus_hold = "false";
defparam \Regi0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \Regi0[1]~output (
	.i(\reg0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[1]~output .bus_hold = "false";
defparam \Regi0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \Regi0[0]~output (
	.i(\reg0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi0[0]~output .bus_hold = "false";
defparam \Regi0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \Regi1[7]~output (
	.i(\reg1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[7]~output .bus_hold = "false";
defparam \Regi1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \Regi1[6]~output (
	.i(\reg1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[6]~output .bus_hold = "false";
defparam \Regi1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Regi1[5]~output (
	.i(\reg1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[5]~output .bus_hold = "false";
defparam \Regi1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Regi1[4]~output (
	.i(\reg1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[4]~output .bus_hold = "false";
defparam \Regi1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \Regi1[3]~output (
	.i(\reg1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[3]~output .bus_hold = "false";
defparam \Regi1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \Regi1[2]~output (
	.i(\reg1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[2]~output .bus_hold = "false";
defparam \Regi1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \Regi1[1]~output (
	.i(\reg1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[1]~output .bus_hold = "false";
defparam \Regi1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Regi1[0]~output (
	.i(\reg1|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi1[0]~output .bus_hold = "false";
defparam \Regi1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Regi2[7]~output (
	.i(\reg2|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[7]~output .bus_hold = "false";
defparam \Regi2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \Regi2[6]~output (
	.i(\reg2|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[6]~output .bus_hold = "false";
defparam \Regi2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Regi2[5]~output (
	.i(\reg2|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[5]~output .bus_hold = "false";
defparam \Regi2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Regi2[4]~output (
	.i(\reg2|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[4]~output .bus_hold = "false";
defparam \Regi2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Regi2[3]~output (
	.i(\reg2|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[3]~output .bus_hold = "false";
defparam \Regi2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \Regi2[2]~output (
	.i(\reg2|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[2]~output .bus_hold = "false";
defparam \Regi2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Regi2[1]~output (
	.i(\reg2|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[1]~output .bus_hold = "false";
defparam \Regi2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \Regi2[0]~output (
	.i(\reg2|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi2[0]~output .bus_hold = "false";
defparam \Regi2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \Regi3[7]~output (
	.i(\reg3|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[7]~output .bus_hold = "false";
defparam \Regi3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Regi3[6]~output (
	.i(\reg3|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[6]~output .bus_hold = "false";
defparam \Regi3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \Regi3[5]~output (
	.i(\reg3|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[5]~output .bus_hold = "false";
defparam \Regi3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Regi3[4]~output (
	.i(\reg3|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[4]~output .bus_hold = "false";
defparam \Regi3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Regi3[3]~output (
	.i(\reg3|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[3]~output .bus_hold = "false";
defparam \Regi3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \Regi3[2]~output (
	.i(\reg3|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[2]~output .bus_hold = "false";
defparam \Regi3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Regi3[1]~output (
	.i(\reg3|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[1]~output .bus_hold = "false";
defparam \Regi3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Regi3[0]~output (
	.i(\reg3|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi3[0]~output .bus_hold = "false";
defparam \Regi3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Regi4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[7]~output .bus_hold = "false";
defparam \Regi4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \Regi4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[6]~output .bus_hold = "false";
defparam \Regi4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \Regi4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[5]~output .bus_hold = "false";
defparam \Regi4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Regi4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[4]~output .bus_hold = "false";
defparam \Regi4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \Regi4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[3]~output .bus_hold = "false";
defparam \Regi4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Regi4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[2]~output .bus_hold = "false";
defparam \Regi4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \Regi4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[1]~output .bus_hold = "false";
defparam \Regi4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Regi4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Regi4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Regi4[0]~output .bus_hold = "false";
defparam \Regi4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \Instrucao[2]~input (
	.i(Instrucao[2]),
	.ibar(gnd),
	.o(\Instrucao[2]~input_o ));
// synopsys translate_off
defparam \Instrucao[2]~input .bus_hold = "false";
defparam \Instrucao[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \Instrucao[3]~input (
	.i(Instrucao[3]),
	.ibar(gnd),
	.o(\Instrucao[3]~input_o ));
// synopsys translate_off
defparam \Instrucao[3]~input .bus_hold = "false";
defparam \Instrucao[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \Instrucao[1]~input (
	.i(Instrucao[1]),
	.ibar(gnd),
	.o(\Instrucao[1]~input_o ));
// synopsys translate_off
defparam \Instrucao[1]~input .bus_hold = "false";
defparam \Instrucao[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \Instrucao[0]~input (
	.i(Instrucao[0]),
	.ibar(gnd),
	.o(\Instrucao[0]~input_o ));
// synopsys translate_off
defparam \Instrucao[0]~input .bus_hold = "false";
defparam \Instrucao[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N22
cycloneive_lcell_comb \UnidadeDeControlePort|prox~18 (
// Equation(s):
// \UnidadeDeControlePort|prox~18_combout  = (\Instrucao[1]~input_o  & (\Instrucao[2]~input_o  & (!\Instrucao[0]~input_o  & \Instrucao[3]~input_o ))) # (!\Instrucao[1]~input_o  & (\Instrucao[0]~input_o  & ((!\Instrucao[3]~input_o ) # (!\Instrucao[2]~input_o 
// ))))

	.dataa(\Instrucao[2]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[0]~input_o ),
	.datad(\Instrucao[3]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~18_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~18 .lut_mask = 16'h1830;
defparam \UnidadeDeControlePort|prox~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N12
cycloneive_lcell_comb \UnidadeDeControlePort|prox~19 (
// Equation(s):
// \UnidadeDeControlePort|prox~19_combout  = (\UnidadeDeControlePort|prox~18_combout  & !\UnidadeDeControlePort|prox.A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UnidadeDeControlePort|prox~18_combout ),
	.datad(\UnidadeDeControlePort|prox.A~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~19_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~19 .lut_mask = 16'h00F0;
defparam \UnidadeDeControlePort|prox~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N13
dffeas \UnidadeDeControlePort|prox.J (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|prox~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.J .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.J .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N5
dffeas \UnidadeDeControlePort|prox.K (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.J~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.K .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.K .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N31
dffeas \UnidadeDeControlePort|prox.L (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.K~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.L .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.L .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N27
dffeas \UnidadeDeControlePort|RIn[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.C~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[6] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N11
dffeas \UnidadeDeControlePort|prox.E (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|RIn [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.E .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N18
cycloneive_lcell_comb \UnidadeDeControlePort|prox~17 (
// Equation(s):
// \UnidadeDeControlePort|prox~17_combout  = (!\UnidadeDeControlePort|prox.A~q  & (!\Instrucao[0]~input_o  & (\Instrucao[1]~input_o  $ (\Instrucao[2]~input_o ))))

	.dataa(\UnidadeDeControlePort|prox.A~q ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[0]~input_o ),
	.datad(\Instrucao[2]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~17_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~17 .lut_mask = 16'h0104;
defparam \UnidadeDeControlePort|prox~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N19
dffeas \UnidadeDeControlePort|prox.F (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|prox~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.F .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.F .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N23
dffeas \UnidadeDeControlePort|prox.G (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.F~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.G .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.G .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N9
dffeas \UnidadeDeControlePort|prox.H (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.G~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.H .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N28
cycloneive_lcell_comb \UnidadeDeControlePort|prox~15 (
// Equation(s):
// \UnidadeDeControlePort|prox~15_combout  = (\Instrucao[2]~input_o  & (!\Instrucao[3]~input_o  & (\Instrucao[1]~input_o  & \UnidadeDeControlePort|prox~14_combout )))

	.dataa(\Instrucao[2]~input_o ),
	.datab(\Instrucao[3]~input_o ),
	.datac(\Instrucao[1]~input_o ),
	.datad(\UnidadeDeControlePort|prox~14_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~15_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~15 .lut_mask = 16'h2000;
defparam \UnidadeDeControlePort|prox~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N29
dffeas \UnidadeDeControlePort|prox.I (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|prox~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.I .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N8
cycloneive_lcell_comb \UnidadeDeControlePort|WideOr2~1 (
// Equation(s):
// \UnidadeDeControlePort|WideOr2~1_combout  = (!\UnidadeDeControlePort|prox.L~q  & (!\UnidadeDeControlePort|prox.E~q  & (!\UnidadeDeControlePort|prox.H~q  & !\UnidadeDeControlePort|prox.I~q )))

	.dataa(\UnidadeDeControlePort|prox.L~q ),
	.datab(\UnidadeDeControlePort|prox.E~q ),
	.datac(\UnidadeDeControlePort|prox.H~q ),
	.datad(\UnidadeDeControlePort|prox.I~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|WideOr2~1 .lut_mask = 16'h0001;
defparam \UnidadeDeControlePort|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N20
cycloneive_lcell_comb \UnidadeDeControlePort|Selector0~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector0~0_combout  = (\Instrucao[0]~input_o  & ((\Instrucao[1]~input_o ) # ((\Instrucao[2]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[2]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[0]~input_o ),
	.datad(\Instrucao[3]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector0~0 .lut_mask = 16'hE0C0;
defparam \UnidadeDeControlePort|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N26
cycloneive_lcell_comb \UnidadeDeControlePort|prox~20 (
// Equation(s):
// \UnidadeDeControlePort|prox~20_combout  = (!\Instrucao[2]~input_o  & (!\Instrucao[3]~input_o  & (!\Instrucao[1]~input_o  & \UnidadeDeControlePort|prox~14_combout )))

	.dataa(\Instrucao[2]~input_o ),
	.datab(\Instrucao[3]~input_o ),
	.datac(\Instrucao[1]~input_o ),
	.datad(\UnidadeDeControlePort|prox~14_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~20_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~20 .lut_mask = 16'h0100;
defparam \UnidadeDeControlePort|prox~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N27
dffeas \UnidadeDeControlePort|prox.B (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|prox~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.B .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N10
cycloneive_lcell_comb \UnidadeDeControlePort|Selector0~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector0~1_combout  = (\UnidadeDeControlePort|WideOr2~1_combout  & (!\UnidadeDeControlePort|prox.B~q  & ((\UnidadeDeControlePort|prox.A~q ) # (!\UnidadeDeControlePort|Selector0~0_combout ))))

	.dataa(\UnidadeDeControlePort|WideOr2~1_combout ),
	.datab(\UnidadeDeControlePort|Selector0~0_combout ),
	.datac(\UnidadeDeControlePort|prox.A~q ),
	.datad(\UnidadeDeControlePort|prox.B~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector0~1 .lut_mask = 16'h00A2;
defparam \UnidadeDeControlePort|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N11
dffeas \UnidadeDeControlePort|prox.A (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.A .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N16
cycloneive_lcell_comb \UnidadeDeControlePort|prox~14 (
// Equation(s):
// \UnidadeDeControlePort|prox~14_combout  = (!\Instrucao[0]~input_o  & !\UnidadeDeControlePort|prox.A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Instrucao[0]~input_o ),
	.datad(\UnidadeDeControlePort|prox.A~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~14_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~14 .lut_mask = 16'h000F;
defparam \UnidadeDeControlePort|prox~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N24
cycloneive_lcell_comb \UnidadeDeControlePort|prox~16 (
// Equation(s):
// \UnidadeDeControlePort|prox~16_combout  = (!\Instrucao[2]~input_o  & (\Instrucao[3]~input_o  & (!\Instrucao[1]~input_o  & \UnidadeDeControlePort|prox~14_combout )))

	.dataa(\Instrucao[2]~input_o ),
	.datab(\Instrucao[3]~input_o ),
	.datac(\Instrucao[1]~input_o ),
	.datad(\UnidadeDeControlePort|prox~14_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|prox~16_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|prox~16 .lut_mask = 16'h0400;
defparam \UnidadeDeControlePort|prox~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y70_N25
dffeas \UnidadeDeControlePort|prox.C (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|prox~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|prox.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|prox.C .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|prox.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N2
cycloneive_lcell_comb \UnidadeDeControlePort|ROut[1]~1 (
// Equation(s):
// \UnidadeDeControlePort|ROut[1]~1_combout  = (!\UnidadeDeControlePort|prox.C~q  & (!\UnidadeDeControlePort|prox.J~q  & !\UnidadeDeControlePort|prox.F~q ))

	.dataa(\UnidadeDeControlePort|prox.C~q ),
	.datab(gnd),
	.datac(\UnidadeDeControlePort|prox.J~q ),
	.datad(\UnidadeDeControlePort|prox.F~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[1]~1 .lut_mask = 16'h0005;
defparam \UnidadeDeControlePort|ROut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \Instrucao[4]~input (
	.i(Instrucao[4]),
	.ibar(gnd),
	.o(\Instrucao[4]~input_o ));
// synopsys translate_off
defparam \Instrucao[4]~input .bus_hold = "false";
defparam \Instrucao[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N12
cycloneive_lcell_comb \UnidadeDeControlePort|indice[1]~feeder (
// Equation(s):
// \UnidadeDeControlePort|indice[1]~feeder_combout  = \Instrucao[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instrucao[4]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|indice[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|indice[1]~feeder .lut_mask = 16'hFF00;
defparam \UnidadeDeControlePort|indice[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N13
dffeas \UnidadeDeControlePort|indice[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|indice[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\UnidadeDeControlePort|prox.A~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|indice [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|indice[1] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|indice[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \Instrucao[5]~input (
	.i(Instrucao[5]),
	.ibar(gnd),
	.o(\Instrucao[5]~input_o ));
// synopsys translate_off
defparam \Instrucao[5]~input .bus_hold = "false";
defparam \Instrucao[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N6
cycloneive_lcell_comb \UnidadeDeControlePort|indice[0]~0 (
// Equation(s):
// \UnidadeDeControlePort|indice[0]~0_combout  = !\Instrucao[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instrucao[5]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|indice[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|indice[0]~0 .lut_mask = 16'h00FF;
defparam \UnidadeDeControlePort|indice[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N7
dffeas \UnidadeDeControlePort|indice[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|indice[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\UnidadeDeControlePort|prox.A~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|indice [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|indice[0] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|indice[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \Instrucao[6]~input (
	.i(Instrucao[6]),
	.ibar(gnd),
	.o(\Instrucao[6]~input_o ));
// synopsys translate_off
defparam \Instrucao[6]~input .bus_hold = "false";
defparam \Instrucao[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N16
cycloneive_lcell_comb \UnidadeDeControlePort|indice2[1]~feeder (
// Equation(s):
// \UnidadeDeControlePort|indice2[1]~feeder_combout  = \Instrucao[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instrucao[6]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|indice2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|indice2[1]~feeder .lut_mask = 16'hFF00;
defparam \UnidadeDeControlePort|indice2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N17
dffeas \UnidadeDeControlePort|indice2[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|indice2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\UnidadeDeControlePort|prox.A~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|indice2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|indice2[1] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|indice2[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \Instrucao[7]~input (
	.i(Instrucao[7]),
	.ibar(gnd),
	.o(\Instrucao[7]~input_o ));
// synopsys translate_off
defparam \Instrucao[7]~input .bus_hold = "false";
defparam \Instrucao[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y70_N30
cycloneive_lcell_comb \UnidadeDeControlePort|indice2[0]~0 (
// Equation(s):
// \UnidadeDeControlePort|indice2[0]~0_combout  = !\Instrucao[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Instrucao[7]~input_o ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|indice2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|indice2[0]~0 .lut_mask = 16'h00FF;
defparam \UnidadeDeControlePort|indice2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y70_N31
dffeas \UnidadeDeControlePort|indice2[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|indice2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\UnidadeDeControlePort|prox.A~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|indice2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|indice2[0] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|indice2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N30
cycloneive_lcell_comb \UnidadeDeControlePort|ROut~0 (
// Equation(s):
// \UnidadeDeControlePort|ROut~0_combout  = (\UnidadeDeControlePort|prox.H~q ) # (\UnidadeDeControlePort|prox.L~q )

	.dataa(gnd),
	.datab(\UnidadeDeControlePort|prox.H~q ),
	.datac(\UnidadeDeControlePort|prox.L~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|ROut~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut~0 .lut_mask = 16'hFCFC;
defparam \UnidadeDeControlePort|ROut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y70_N8
cycloneive_lcell_comb \UnidadeDeControlePort|WideOr2~0 (
// Equation(s):
// \UnidadeDeControlePort|WideOr2~0_combout  = (\UnidadeDeControlePort|prox.A~q  & !\UnidadeDeControlePort|prox.K~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UnidadeDeControlePort|prox.A~q ),
	.datad(\UnidadeDeControlePort|prox.K~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|WideOr2~0 .lut_mask = 16'h00F0;
defparam \UnidadeDeControlePort|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N10
cycloneive_lcell_comb \UnidadeDeControlePort|WideOr2 (
// Equation(s):
// \UnidadeDeControlePort|WideOr2~combout  = (\UnidadeDeControlePort|ROut~0_combout ) # ((\UnidadeDeControlePort|prox.I~q ) # ((\UnidadeDeControlePort|prox.E~q ) # (!\UnidadeDeControlePort|WideOr2~0_combout )))

	.dataa(\UnidadeDeControlePort|ROut~0_combout ),
	.datab(\UnidadeDeControlePort|prox.I~q ),
	.datac(\UnidadeDeControlePort|prox.E~q ),
	.datad(\UnidadeDeControlePort|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|WideOr2 .lut_mask = 16'hFEFF;
defparam \UnidadeDeControlePort|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N30
cycloneive_lcell_comb \UnidadeDeControlePort|Selector1~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector1~0_combout  = (\UnidadeDeControlePort|WideOr2~combout ) # ((\UnidadeDeControlePort|ROut[1]~1_combout  & ((\UnidadeDeControlePort|indice2 [1]) # (!\UnidadeDeControlePort|indice2 [0]))))

	.dataa(\UnidadeDeControlePort|indice2 [1]),
	.datab(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.datac(\UnidadeDeControlePort|indice2 [0]),
	.datad(\UnidadeDeControlePort|WideOr2~combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector1~0 .lut_mask = 16'hFF8C;
defparam \UnidadeDeControlePort|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N6
cycloneive_lcell_comb \UnidadeDeControlePort|Selector1~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector1~1_combout  = (!\UnidadeDeControlePort|Selector1~0_combout  & ((\UnidadeDeControlePort|ROut[1]~1_combout ) # ((!\UnidadeDeControlePort|indice [1] & \UnidadeDeControlePort|indice [0]))))

	.dataa(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.datab(\UnidadeDeControlePort|indice [1]),
	.datac(\UnidadeDeControlePort|indice [0]),
	.datad(\UnidadeDeControlePort|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector1~1 .lut_mask = 16'h00BA;
defparam \UnidadeDeControlePort|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N7
dffeas \UnidadeDeControlePort|ROut[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[0] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \Instrucao[8]~input (
	.i(Instrucao[8]),
	.ibar(gnd),
	.o(\Instrucao[8]~input_o ));
// synopsys translate_off
defparam \Instrucao[8]~input .bus_hold = "false";
defparam \Instrucao[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N24
cycloneive_lcell_comb \UnidadeDeControlePort|ImedOut~0 (
// Equation(s):
// \UnidadeDeControlePort|ImedOut~0_combout  = (\UnidadeDeControlePort|prox.K~q ) # (\UnidadeDeControlePort|prox.I~q )

	.dataa(\UnidadeDeControlePort|prox.K~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|prox.I~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|ImedOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|ImedOut~0 .lut_mask = 16'hFFAA;
defparam \UnidadeDeControlePort|ImedOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N24
cycloneive_lcell_comb \UnidadeDeControlePort|ImedOut~feeder (
// Equation(s):
// \UnidadeDeControlePort|ImedOut~feeder_combout  = \UnidadeDeControlePort|ImedOut~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|ImedOut~0_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|ImedOut~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|ImedOut~feeder .lut_mask = 16'hFF00;
defparam \UnidadeDeControlePort|ImedOut~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N25
dffeas \UnidadeDeControlePort|ImedOut (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|ImedOut~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ImedOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ImedOut .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ImedOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N20
cycloneive_lcell_comb \Barramento[7]~0 (
// Equation(s):
// \Barramento[7]~0_combout  = (\UnidadeDeControlePort|ROut [0] & ((\reg0|Q [0]) # ((\Instrucao[8]~input_o  & \UnidadeDeControlePort|ImedOut~q )))) # (!\UnidadeDeControlePort|ROut [0] & (\Instrucao[8]~input_o  & ((\UnidadeDeControlePort|ImedOut~q ))))

	.dataa(\UnidadeDeControlePort|ROut [0]),
	.datab(\Instrucao[8]~input_o ),
	.datac(\reg0|Q [0]),
	.datad(\UnidadeDeControlePort|ImedOut~q ),
	.cin(gnd),
	.combout(\Barramento[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[7]~0 .lut_mask = 16'hECA0;
defparam \Barramento[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N26
cycloneive_lcell_comb \ULAControl|Add0~0 (
// Equation(s):
// \ULAControl|Add0~0_combout  = \Barramento[7]~4_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[7]~4_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~0 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N12
cycloneive_lcell_comb \UnidadeDeControlePort|RIn~1 (
// Equation(s):
// \UnidadeDeControlePort|RIn~1_combout  = (\UnidadeDeControlePort|prox.J~q ) # (\UnidadeDeControlePort|prox.F~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UnidadeDeControlePort|prox.J~q ),
	.datad(\UnidadeDeControlePort|prox.F~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|RIn~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn~1 .lut_mask = 16'hFFF0;
defparam \UnidadeDeControlePort|RIn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N13
dffeas \UnidadeDeControlePort|RIn[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|RIn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[4] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y69_N25
dffeas \temp0|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[0] .is_wysiwyg = "true";
defparam \temp0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y70_N30
cycloneive_lcell_comb \ULAControl|Add0~1 (
// Equation(s):
// \ULAControl|Add0~1_combout  = (!\Instrucao[1]~input_o  & \Instrucao[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Instrucao[1]~input_o ),
	.datad(\Instrucao[3]~input_o ),
	.cin(gnd),
	.combout(\ULAControl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~1 .lut_mask = 16'h0F00;
defparam \ULAControl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N4
cycloneive_lcell_comb \temp1|Q[0]~9 (
// Equation(s):
// \temp1|Q[0]~9_cout  = CARRY((\ULAControl|Add0~1_combout ) # (!\Instrucao[2]~input_o ))

	.dataa(\ULAControl|Add0~1_combout ),
	.datab(\Instrucao[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\temp1|Q[0]~9_cout ));
// synopsys translate_off
defparam \temp1|Q[0]~9 .lut_mask = 16'h00BB;
defparam \temp1|Q[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N6
cycloneive_lcell_comb \temp1|Q[0]~10 (
// Equation(s):
// \temp1|Q[0]~10_combout  = (\ULAControl|Add0~0_combout  & ((\temp0|Q [0] & (\temp1|Q[0]~9_cout  & VCC)) # (!\temp0|Q [0] & (!\temp1|Q[0]~9_cout )))) # (!\ULAControl|Add0~0_combout  & ((\temp0|Q [0] & (!\temp1|Q[0]~9_cout )) # (!\temp0|Q [0] & 
// ((\temp1|Q[0]~9_cout ) # (GND)))))
// \temp1|Q[0]~11  = CARRY((\ULAControl|Add0~0_combout  & (!\temp0|Q [0] & !\temp1|Q[0]~9_cout )) # (!\ULAControl|Add0~0_combout  & ((!\temp1|Q[0]~9_cout ) # (!\temp0|Q [0]))))

	.dataa(\ULAControl|Add0~0_combout ),
	.datab(\temp0|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[0]~9_cout ),
	.combout(\temp1|Q[0]~10_combout ),
	.cout(\temp1|Q[0]~11 ));
// synopsys translate_off
defparam \temp1|Q[0]~10 .lut_mask = 16'h9617;
defparam \temp1|Q[0]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N26
cycloneive_lcell_comb \temp1|Q[0]~12 (
// Equation(s):
// \temp1|Q[0]~12_combout  = (\Instrucao[2]~input_o ) # ((\Instrucao[3]~input_o  & !\Instrucao[0]~input_o ))

	.dataa(\Instrucao[2]~input_o ),
	.datab(gnd),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Instrucao[0]~input_o ),
	.cin(gnd),
	.combout(\temp1|Q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \temp1|Q[0]~12 .lut_mask = 16'hAAFA;
defparam \temp1|Q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N0
cycloneive_lcell_comb \ULAControl|Mux1~0 (
// Equation(s):
// \ULAControl|Mux1~0_combout  = (\temp1|Q[0]~12_combout  & ((\Barramento[7]~4_combout ) # (\temp0|Q [0]))) # (!\temp1|Q[0]~12_combout  & (\Barramento[7]~4_combout  & \temp0|Q [0]))

	.dataa(\temp1|Q[0]~12_combout ),
	.datab(gnd),
	.datac(\Barramento[7]~4_combout ),
	.datad(\temp0|Q [0]),
	.cin(gnd),
	.combout(\ULAControl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux1~0 .lut_mask = 16'hFAA0;
defparam \ULAControl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N12
cycloneive_lcell_comb \temp1|Q[0]~13 (
// Equation(s):
// \temp1|Q[0]~13_combout  = (\Instrucao[2]~input_o  & ((\Instrucao[0]~input_o ))) # (!\Instrucao[2]~input_o  & ((\Instrucao[3]~input_o ) # (!\Instrucao[0]~input_o )))

	.dataa(\Instrucao[2]~input_o ),
	.datab(gnd),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Instrucao[0]~input_o ),
	.cin(gnd),
	.combout(\temp1|Q[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \temp1|Q[0]~13 .lut_mask = 16'hFA55;
defparam \temp1|Q[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N20
cycloneive_lcell_comb \UnidadeDeControlePort|RIn~0 (
// Equation(s):
// \UnidadeDeControlePort|RIn~0_combout  = (\UnidadeDeControlePort|prox.G~q ) # (\UnidadeDeControlePort|prox.K~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UnidadeDeControlePort|prox.G~q ),
	.datad(\UnidadeDeControlePort|prox.K~q ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|RIn~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn~0 .lut_mask = 16'hFFF0;
defparam \UnidadeDeControlePort|RIn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N21
dffeas \UnidadeDeControlePort|RIn[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|RIn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[5] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y69_N7
dffeas \temp1|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[0]~10_combout ),
	.asdata(\ULAControl|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[0] .is_wysiwyg = "true";
defparam \temp1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N25
dffeas \UnidadeDeControlePort|ROut[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|ROut~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[5] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N28
cycloneive_lcell_comb \Barramento[7]~2 (
// Equation(s):
// \Barramento[7]~2_combout  = (\temp1|Q [0] & \UnidadeDeControlePort|ROut [5])

	.dataa(\temp1|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[7]~2 .lut_mask = 16'hAA00;
defparam \Barramento[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N13
dffeas \UnidadeDeControlePort|ROut[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UnidadeDeControlePort|prox.E~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[6] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N2
cycloneive_lcell_comb \UnidadeDeControlePort|Selector11~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector11~0_combout  = (!\UnidadeDeControlePort|indice2 [0] & \UnidadeDeControlePort|indice2 [1])

	.dataa(\UnidadeDeControlePort|indice2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice2 [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector11~0 .lut_mask = 16'h5500;
defparam \UnidadeDeControlePort|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N24
cycloneive_lcell_comb \UnidadeDeControlePort|Selector11~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector11~1_combout  = (!\UnidadeDeControlePort|indice [0] & \UnidadeDeControlePort|indice [1])

	.dataa(gnd),
	.datab(\UnidadeDeControlePort|indice [0]),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector11~1 .lut_mask = 16'h3300;
defparam \UnidadeDeControlePort|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N22
cycloneive_lcell_comb \UnidadeDeControlePort|Selector8~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector8~1_combout  = (\UnidadeDeControlePort|prox.E~q ) # (((\UnidadeDeControlePort|prox.G~q ) # (!\UnidadeDeControlePort|WideOr2~0_combout )) # (!\UnidadeDeControlePort|ROut[1]~1_combout ))

	.dataa(\UnidadeDeControlePort|prox.E~q ),
	.datab(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.datac(\UnidadeDeControlePort|prox.G~q ),
	.datad(\UnidadeDeControlePort|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector8~1 .lut_mask = 16'hFBFF;
defparam \UnidadeDeControlePort|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N10
cycloneive_lcell_comb \UnidadeDeControlePort|Selector11~2 (
// Equation(s):
// \UnidadeDeControlePort|Selector11~2_combout  = (\UnidadeDeControlePort|Selector11~0_combout  & ((\UnidadeDeControlePort|prox.E~q ) # ((\UnidadeDeControlePort|Selector11~1_combout  & !\UnidadeDeControlePort|Selector8~1_combout )))) # 
// (!\UnidadeDeControlePort|Selector11~0_combout  & (\UnidadeDeControlePort|Selector11~1_combout  & ((!\UnidadeDeControlePort|Selector8~1_combout ))))

	.dataa(\UnidadeDeControlePort|Selector11~0_combout ),
	.datab(\UnidadeDeControlePort|Selector11~1_combout ),
	.datac(\UnidadeDeControlePort|prox.E~q ),
	.datad(\UnidadeDeControlePort|Selector8~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector11~2 .lut_mask = 16'hA0EC;
defparam \UnidadeDeControlePort|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N11
dffeas \UnidadeDeControlePort|RIn[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[3] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N9
dffeas \reg3|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[0] .is_wysiwyg = "true";
defparam \reg3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N27
dffeas \temp2|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[0] .is_wysiwyg = "true";
defparam \temp2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N28
cycloneive_lcell_comb \UnidadeDeControlePort|Selector4~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector4~0_combout  = (!\UnidadeDeControlePort|WideOr2~combout  & ((\UnidadeDeControlePort|ROut[1]~1_combout  & (\UnidadeDeControlePort|Selector11~0_combout )) # (!\UnidadeDeControlePort|ROut[1]~1_combout  & 
// ((\UnidadeDeControlePort|Selector11~1_combout )))))

	.dataa(\UnidadeDeControlePort|Selector11~0_combout ),
	.datab(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.datac(\UnidadeDeControlePort|WideOr2~combout ),
	.datad(\UnidadeDeControlePort|Selector11~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector4~0 .lut_mask = 16'h0B08;
defparam \UnidadeDeControlePort|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N29
dffeas \UnidadeDeControlePort|ROut[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[3] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N26
cycloneive_lcell_comb \Barramento[7]~3 (
// Equation(s):
// \Barramento[7]~3_combout  = (\UnidadeDeControlePort|ROut [6] & ((\temp2|Q [0]) # ((\reg3|Q [0] & \UnidadeDeControlePort|ROut [3])))) # (!\UnidadeDeControlePort|ROut [6] & (\reg3|Q [0] & ((\UnidadeDeControlePort|ROut [3]))))

	.dataa(\UnidadeDeControlePort|ROut [6]),
	.datab(\reg3|Q [0]),
	.datac(\temp2|Q [0]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[7]~3 .lut_mask = 16'hECA0;
defparam \Barramento[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N6
cycloneive_lcell_comb \UnidadeDeControlePort|Selector9~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector9~0_combout  = (!\UnidadeDeControlePort|indice2 [0] & !\UnidadeDeControlePort|indice2 [1])

	.dataa(\UnidadeDeControlePort|indice2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice2 [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector9~0 .lut_mask = 16'h0055;
defparam \UnidadeDeControlePort|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N18
cycloneive_lcell_comb \UnidadeDeControlePort|Selector9~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector9~1_combout  = (!\UnidadeDeControlePort|indice [0] & !\UnidadeDeControlePort|indice [1])

	.dataa(gnd),
	.datab(\UnidadeDeControlePort|indice [0]),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector9~1 .lut_mask = 16'h0033;
defparam \UnidadeDeControlePort|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N14
cycloneive_lcell_comb \UnidadeDeControlePort|Selector2~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector2~0_combout  = (!\UnidadeDeControlePort|WideOr2~combout  & ((\UnidadeDeControlePort|ROut[1]~1_combout  & (\UnidadeDeControlePort|Selector9~0_combout )) # (!\UnidadeDeControlePort|ROut[1]~1_combout  & 
// ((\UnidadeDeControlePort|Selector9~1_combout )))))

	.dataa(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.datab(\UnidadeDeControlePort|Selector9~0_combout ),
	.datac(\UnidadeDeControlePort|WideOr2~combout ),
	.datad(\UnidadeDeControlePort|Selector9~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector2~0 .lut_mask = 16'h0D08;
defparam \UnidadeDeControlePort|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N15
dffeas \UnidadeDeControlePort|ROut[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[1] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N30
cycloneive_lcell_comb \UnidadeDeControlePort|Selector9~2 (
// Equation(s):
// \UnidadeDeControlePort|Selector9~2_combout  = (\UnidadeDeControlePort|prox.E~q  & ((\UnidadeDeControlePort|Selector9~0_combout ) # ((!\UnidadeDeControlePort|Selector8~1_combout  & \UnidadeDeControlePort|Selector9~1_combout )))) # 
// (!\UnidadeDeControlePort|prox.E~q  & (!\UnidadeDeControlePort|Selector8~1_combout  & ((\UnidadeDeControlePort|Selector9~1_combout ))))

	.dataa(\UnidadeDeControlePort|prox.E~q ),
	.datab(\UnidadeDeControlePort|Selector8~1_combout ),
	.datac(\UnidadeDeControlePort|Selector9~0_combout ),
	.datad(\UnidadeDeControlePort|Selector9~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector9~2 .lut_mask = 16'hB3A0;
defparam \UnidadeDeControlePort|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N31
dffeas \UnidadeDeControlePort|RIn[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[1] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N5
dffeas \reg1|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[0] .is_wysiwyg = "true";
defparam \reg1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N4
cycloneive_lcell_comb \UnidadeDeControlePort|Selector10~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector10~0_combout  = (\UnidadeDeControlePort|indice2 [0] & \UnidadeDeControlePort|indice2 [1])

	.dataa(\UnidadeDeControlePort|indice2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice2 [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector10~0 .lut_mask = 16'hAA00;
defparam \UnidadeDeControlePort|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N20
cycloneive_lcell_comb \UnidadeDeControlePort|Selector10~1 (
// Equation(s):
// \UnidadeDeControlePort|Selector10~1_combout  = (\UnidadeDeControlePort|indice [0] & \UnidadeDeControlePort|indice [1])

	.dataa(gnd),
	.datab(\UnidadeDeControlePort|indice [0]),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector10~1 .lut_mask = 16'hCC00;
defparam \UnidadeDeControlePort|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N8
cycloneive_lcell_comb \UnidadeDeControlePort|Selector10~2 (
// Equation(s):
// \UnidadeDeControlePort|Selector10~2_combout  = (\UnidadeDeControlePort|Selector10~0_combout  & ((\UnidadeDeControlePort|prox.E~q ) # ((\UnidadeDeControlePort|Selector10~1_combout  & !\UnidadeDeControlePort|Selector8~1_combout )))) # 
// (!\UnidadeDeControlePort|Selector10~0_combout  & (\UnidadeDeControlePort|Selector10~1_combout  & ((!\UnidadeDeControlePort|Selector8~1_combout ))))

	.dataa(\UnidadeDeControlePort|Selector10~0_combout ),
	.datab(\UnidadeDeControlePort|Selector10~1_combout ),
	.datac(\UnidadeDeControlePort|prox.E~q ),
	.datad(\UnidadeDeControlePort|Selector8~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector10~2 .lut_mask = 16'hA0EC;
defparam \UnidadeDeControlePort|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N9
dffeas \UnidadeDeControlePort|RIn[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[2] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N15
dffeas \reg2|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[0] .is_wysiwyg = "true";
defparam \reg2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N24
cycloneive_lcell_comb \UnidadeDeControlePort|Selector3~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector3~0_combout  = (!\UnidadeDeControlePort|WideOr2~combout  & ((\UnidadeDeControlePort|ROut[1]~1_combout  & (\UnidadeDeControlePort|Selector10~0_combout )) # (!\UnidadeDeControlePort|ROut[1]~1_combout  & 
// ((\UnidadeDeControlePort|Selector10~1_combout )))))

	.dataa(\UnidadeDeControlePort|Selector10~0_combout ),
	.datab(\UnidadeDeControlePort|Selector10~1_combout ),
	.datac(\UnidadeDeControlePort|WideOr2~combout ),
	.datad(\UnidadeDeControlePort|ROut[1]~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector3~0 .lut_mask = 16'h0A0C;
defparam \UnidadeDeControlePort|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y69_N25
dffeas \UnidadeDeControlePort|ROut[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|ROut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|ROut[2] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|ROut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N14
cycloneive_lcell_comb \Barramento[7]~1 (
// Equation(s):
// \Barramento[7]~1_combout  = (\UnidadeDeControlePort|ROut [1] & ((\reg1|Q [0]) # ((\reg2|Q [0] & \UnidadeDeControlePort|ROut [2])))) # (!\UnidadeDeControlePort|ROut [1] & (((\reg2|Q [0] & \UnidadeDeControlePort|ROut [2]))))

	.dataa(\UnidadeDeControlePort|ROut [1]),
	.datab(\reg1|Q [0]),
	.datac(\reg2|Q [0]),
	.datad(\UnidadeDeControlePort|ROut [2]),
	.cin(gnd),
	.combout(\Barramento[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[7]~1 .lut_mask = 16'hF888;
defparam \Barramento[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N24
cycloneive_lcell_comb \Barramento[7]~4 (
// Equation(s):
// \Barramento[7]~4_combout  = (\Barramento[7]~0_combout ) # ((\Barramento[7]~2_combout ) # ((\Barramento[7]~3_combout ) # (\Barramento[7]~1_combout )))

	.dataa(\Barramento[7]~0_combout ),
	.datab(\Barramento[7]~2_combout ),
	.datac(\Barramento[7]~3_combout ),
	.datad(\Barramento[7]~1_combout ),
	.cin(gnd),
	.combout(\Barramento[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[7]~4 .lut_mask = 16'hFFFE;
defparam \Barramento[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N8
cycloneive_lcell_comb \UnidadeDeControlePort|Selector8~0 (
// Equation(s):
// \UnidadeDeControlePort|Selector8~0_combout  = (\UnidadeDeControlePort|indice2 [0] & (\UnidadeDeControlePort|prox.E~q  & !\UnidadeDeControlePort|indice2 [1]))

	.dataa(\UnidadeDeControlePort|indice2 [0]),
	.datab(\UnidadeDeControlePort|prox.E~q ),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|indice2 [1]),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector8~0 .lut_mask = 16'h0088;
defparam \UnidadeDeControlePort|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N8
cycloneive_lcell_comb \UnidadeDeControlePort|Selector8~2 (
// Equation(s):
// \UnidadeDeControlePort|Selector8~2_combout  = (\UnidadeDeControlePort|Selector8~0_combout ) # ((!\UnidadeDeControlePort|indice [1] & (\UnidadeDeControlePort|indice [0] & !\UnidadeDeControlePort|Selector8~1_combout )))

	.dataa(\UnidadeDeControlePort|Selector8~0_combout ),
	.datab(\UnidadeDeControlePort|indice [1]),
	.datac(\UnidadeDeControlePort|indice [0]),
	.datad(\UnidadeDeControlePort|Selector8~1_combout ),
	.cin(gnd),
	.combout(\UnidadeDeControlePort|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadeDeControlePort|Selector8~2 .lut_mask = 16'hAABA;
defparam \UnidadeDeControlePort|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N9
dffeas \UnidadeDeControlePort|RIn[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\UnidadeDeControlePort|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UnidadeDeControlePort|RIn [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UnidadeDeControlePort|RIn[0] .is_wysiwyg = "true";
defparam \UnidadeDeControlePort|RIn[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y69_N21
dffeas \reg0|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[7]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[0] .is_wysiwyg = "true";
defparam \reg0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y69_N19
dffeas \temp0|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[1] .is_wysiwyg = "true";
defparam \temp0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N2
cycloneive_lcell_comb \ULAControl|Add0~2 (
// Equation(s):
// \ULAControl|Add0~2_combout  = \Barramento[6]~9_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[6]~9_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~2 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N8
cycloneive_lcell_comb \temp1|Q[1]~14 (
// Equation(s):
// \temp1|Q[1]~14_combout  = ((\temp0|Q [1] $ (\ULAControl|Add0~2_combout  $ (!\temp1|Q[0]~11 )))) # (GND)
// \temp1|Q[1]~15  = CARRY((\temp0|Q [1] & ((\ULAControl|Add0~2_combout ) # (!\temp1|Q[0]~11 ))) # (!\temp0|Q [1] & (\ULAControl|Add0~2_combout  & !\temp1|Q[0]~11 )))

	.dataa(\temp0|Q [1]),
	.datab(\ULAControl|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[0]~11 ),
	.combout(\temp1|Q[1]~14_combout ),
	.cout(\temp1|Q[1]~15 ));
// synopsys translate_off
defparam \temp1|Q[1]~14 .lut_mask = 16'h698E;
defparam \temp1|Q[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N16
cycloneive_lcell_comb \ULAControl|Mux0~0 (
// Equation(s):
// \ULAControl|Mux0~0_combout  = (\temp1|Q[0]~12_combout  & ((\temp0|Q [1]) # (\Barramento[6]~9_combout ))) # (!\temp1|Q[0]~12_combout  & (\temp0|Q [1] & \Barramento[6]~9_combout ))

	.dataa(\temp1|Q[0]~12_combout ),
	.datab(gnd),
	.datac(\temp0|Q [1]),
	.datad(\Barramento[6]~9_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux0~0 .lut_mask = 16'hFAA0;
defparam \ULAControl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N9
dffeas \temp1|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[1]~14_combout ),
	.asdata(\ULAControl|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[1] .is_wysiwyg = "true";
defparam \temp1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N26
cycloneive_lcell_comb \Barramento[6]~7 (
// Equation(s):
// \Barramento[6]~7_combout  = (\temp1|Q [1] & \UnidadeDeControlePort|ROut [5])

	.dataa(gnd),
	.datab(\temp1|Q [1]),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[6]~7 .lut_mask = 16'hCC00;
defparam \Barramento[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N14
cycloneive_lcell_comb \Barramento[6]~5 (
// Equation(s):
// \Barramento[6]~5_combout  = (\Instrucao[7]~input_o  & ((\UnidadeDeControlePort|ImedOut~q ) # ((\reg0|Q [1] & \UnidadeDeControlePort|ROut [0])))) # (!\Instrucao[7]~input_o  & (((\reg0|Q [1] & \UnidadeDeControlePort|ROut [0]))))

	.dataa(\Instrucao[7]~input_o ),
	.datab(\UnidadeDeControlePort|ImedOut~q ),
	.datac(\reg0|Q [1]),
	.datad(\UnidadeDeControlePort|ROut [0]),
	.cin(gnd),
	.combout(\Barramento[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[6]~5 .lut_mask = 16'hF888;
defparam \Barramento[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N3
dffeas \reg3|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[1] .is_wysiwyg = "true";
defparam \reg3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N7
dffeas \temp2|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[1] .is_wysiwyg = "true";
defparam \temp2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N6
cycloneive_lcell_comb \Barramento[6]~8 (
// Equation(s):
// \Barramento[6]~8_combout  = (\UnidadeDeControlePort|ROut [6] & ((\temp2|Q [1]) # ((\reg3|Q [1] & \UnidadeDeControlePort|ROut [3])))) # (!\UnidadeDeControlePort|ROut [6] & (\reg3|Q [1] & ((\UnidadeDeControlePort|ROut [3]))))

	.dataa(\UnidadeDeControlePort|ROut [6]),
	.datab(\reg3|Q [1]),
	.datac(\temp2|Q [1]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[6]~8 .lut_mask = 16'hECA0;
defparam \Barramento[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N19
dffeas \reg1|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[1] .is_wysiwyg = "true";
defparam \reg1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N13
dffeas \reg2|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[1] .is_wysiwyg = "true";
defparam \reg2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N12
cycloneive_lcell_comb \Barramento[6]~6 (
// Equation(s):
// \Barramento[6]~6_combout  = (\UnidadeDeControlePort|ROut [1] & ((\reg1|Q [1]) # ((\reg2|Q [1] & \UnidadeDeControlePort|ROut [2])))) # (!\UnidadeDeControlePort|ROut [1] & (((\reg2|Q [1] & \UnidadeDeControlePort|ROut [2]))))

	.dataa(\UnidadeDeControlePort|ROut [1]),
	.datab(\reg1|Q [1]),
	.datac(\reg2|Q [1]),
	.datad(\UnidadeDeControlePort|ROut [2]),
	.cin(gnd),
	.combout(\Barramento[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[6]~6 .lut_mask = 16'hF888;
defparam \Barramento[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N18
cycloneive_lcell_comb \Barramento[6]~9 (
// Equation(s):
// \Barramento[6]~9_combout  = (\Barramento[6]~7_combout ) # ((\Barramento[6]~5_combout ) # ((\Barramento[6]~8_combout ) # (\Barramento[6]~6_combout )))

	.dataa(\Barramento[6]~7_combout ),
	.datab(\Barramento[6]~5_combout ),
	.datac(\Barramento[6]~8_combout ),
	.datad(\Barramento[6]~6_combout ),
	.cin(gnd),
	.combout(\Barramento[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[6]~9 .lut_mask = 16'hFFFE;
defparam \Barramento[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N15
dffeas \reg0|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[1] .is_wysiwyg = "true";
defparam \reg0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N21
dffeas \reg3|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[2] .is_wysiwyg = "true";
defparam \reg3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N21
dffeas \temp2|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[2] .is_wysiwyg = "true";
defparam \temp2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N20
cycloneive_lcell_comb \Barramento[5]~13 (
// Equation(s):
// \Barramento[5]~13_combout  = (\UnidadeDeControlePort|ROut [6] & ((\temp2|Q [2]) # ((\reg3|Q [2] & \UnidadeDeControlePort|ROut [3])))) # (!\UnidadeDeControlePort|ROut [6] & (\reg3|Q [2] & ((\UnidadeDeControlePort|ROut [3]))))

	.dataa(\UnidadeDeControlePort|ROut [6]),
	.datab(\reg3|Q [2]),
	.datac(\temp2|Q [2]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[5]~13 .lut_mask = 16'hECA0;
defparam \Barramento[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N16
cycloneive_lcell_comb \Barramento[5]~10 (
// Equation(s):
// \Barramento[5]~10_combout  = (\Instrucao[6]~input_o  & ((\UnidadeDeControlePort|ImedOut~q ) # ((\reg0|Q [2] & \UnidadeDeControlePort|ROut [0])))) # (!\Instrucao[6]~input_o  & (((\reg0|Q [2] & \UnidadeDeControlePort|ROut [0]))))

	.dataa(\Instrucao[6]~input_o ),
	.datab(\UnidadeDeControlePort|ImedOut~q ),
	.datac(\reg0|Q [2]),
	.datad(\UnidadeDeControlePort|ROut [0]),
	.cin(gnd),
	.combout(\Barramento[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[5]~10 .lut_mask = 16'hF888;
defparam \Barramento[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y69_N15
dffeas \temp0|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[2] .is_wysiwyg = "true";
defparam \temp0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N0
cycloneive_lcell_comb \ULAControl|Add0~3 (
// Equation(s):
// \ULAControl|Add0~3_combout  = \Barramento[5]~14_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[5]~14_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~3 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N10
cycloneive_lcell_comb \temp1|Q[2]~16 (
// Equation(s):
// \temp1|Q[2]~16_combout  = (\temp0|Q [2] & ((\ULAControl|Add0~3_combout  & (\temp1|Q[1]~15  & VCC)) # (!\ULAControl|Add0~3_combout  & (!\temp1|Q[1]~15 )))) # (!\temp0|Q [2] & ((\ULAControl|Add0~3_combout  & (!\temp1|Q[1]~15 )) # 
// (!\ULAControl|Add0~3_combout  & ((\temp1|Q[1]~15 ) # (GND)))))
// \temp1|Q[2]~17  = CARRY((\temp0|Q [2] & (!\ULAControl|Add0~3_combout  & !\temp1|Q[1]~15 )) # (!\temp0|Q [2] & ((!\temp1|Q[1]~15 ) # (!\ULAControl|Add0~3_combout ))))

	.dataa(\temp0|Q [2]),
	.datab(\ULAControl|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[1]~15 ),
	.combout(\temp1|Q[2]~16_combout ),
	.cout(\temp1|Q[2]~17 ));
// synopsys translate_off
defparam \temp1|Q[2]~16 .lut_mask = 16'h9617;
defparam \temp1|Q[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N6
cycloneive_lcell_comb \ULAControl|Mux2~0 (
// Equation(s):
// \ULAControl|Mux2~0_combout  = (\temp1|Q[0]~12_combout  & ((\Barramento[5]~14_combout ) # (\temp0|Q [2]))) # (!\temp1|Q[0]~12_combout  & (\Barramento[5]~14_combout  & \temp0|Q [2]))

	.dataa(\temp1|Q[0]~12_combout ),
	.datab(gnd),
	.datac(\Barramento[5]~14_combout ),
	.datad(\temp0|Q [2]),
	.cin(gnd),
	.combout(\ULAControl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux2~0 .lut_mask = 16'hFAA0;
defparam \ULAControl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N11
dffeas \temp1|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[2]~16_combout ),
	.asdata(\ULAControl|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[2] .is_wysiwyg = "true";
defparam \temp1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N4
cycloneive_lcell_comb \Barramento[5]~12 (
// Equation(s):
// \Barramento[5]~12_combout  = (\temp1|Q [2] & \UnidadeDeControlePort|ROut [5])

	.dataa(gnd),
	.datab(\temp1|Q [2]),
	.datac(gnd),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[5]~12 .lut_mask = 16'hCC00;
defparam \Barramento[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N25
dffeas \reg1|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[2] .is_wysiwyg = "true";
defparam \reg1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N23
dffeas \reg2|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[2] .is_wysiwyg = "true";
defparam \reg2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N22
cycloneive_lcell_comb \Barramento[5]~11 (
// Equation(s):
// \Barramento[5]~11_combout  = (\UnidadeDeControlePort|ROut [1] & ((\reg1|Q [2]) # ((\reg2|Q [2] & \UnidadeDeControlePort|ROut [2])))) # (!\UnidadeDeControlePort|ROut [1] & (((\reg2|Q [2] & \UnidadeDeControlePort|ROut [2]))))

	.dataa(\UnidadeDeControlePort|ROut [1]),
	.datab(\reg1|Q [2]),
	.datac(\reg2|Q [2]),
	.datad(\UnidadeDeControlePort|ROut [2]),
	.cin(gnd),
	.combout(\Barramento[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[5]~11 .lut_mask = 16'hF888;
defparam \Barramento[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y69_N14
cycloneive_lcell_comb \Barramento[5]~14 (
// Equation(s):
// \Barramento[5]~14_combout  = (\Barramento[5]~13_combout ) # ((\Barramento[5]~10_combout ) # ((\Barramento[5]~12_combout ) # (\Barramento[5]~11_combout )))

	.dataa(\Barramento[5]~13_combout ),
	.datab(\Barramento[5]~10_combout ),
	.datac(\Barramento[5]~12_combout ),
	.datad(\Barramento[5]~11_combout ),
	.cin(gnd),
	.combout(\Barramento[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[5]~14 .lut_mask = 16'hFFFE;
defparam \Barramento[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N17
dffeas \reg0|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[5]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[2] .is_wysiwyg = "true";
defparam \reg0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N9
dffeas \reg2|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[3] .is_wysiwyg = "true";
defparam \reg2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N11
dffeas \reg3|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[3] .is_wysiwyg = "true";
defparam \reg3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N10
cycloneive_lcell_comb \Barramento[4]~16 (
// Equation(s):
// \Barramento[4]~16_combout  = (\reg2|Q [3] & ((\UnidadeDeControlePort|ROut [2]) # ((\reg3|Q [3] & \UnidadeDeControlePort|ROut [3])))) # (!\reg2|Q [3] & (((\reg3|Q [3] & \UnidadeDeControlePort|ROut [3]))))

	.dataa(\reg2|Q [3]),
	.datab(\UnidadeDeControlePort|ROut [2]),
	.datac(\reg3|Q [3]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[4]~16 .lut_mask = 16'hF888;
defparam \Barramento[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N30
cycloneive_lcell_comb \Barramento[4]~17 (
// Equation(s):
// \Barramento[4]~17_combout  = (\Instrucao[5]~input_o  & \UnidadeDeControlePort|ImedOut~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Instrucao[5]~input_o ),
	.datad(\UnidadeDeControlePort|ImedOut~q ),
	.cin(gnd),
	.combout(\Barramento[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[4]~17 .lut_mask = 16'hF000;
defparam \Barramento[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N11
dffeas \reg1|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[3] .is_wysiwyg = "true";
defparam \reg1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N10
cycloneive_lcell_comb \Barramento[4]~15 (
// Equation(s):
// \Barramento[4]~15_combout  = (\UnidadeDeControlePort|ROut [0] & ((\reg0|Q [3]) # ((\reg1|Q [3] & \UnidadeDeControlePort|ROut [1])))) # (!\UnidadeDeControlePort|ROut [0] & (((\reg1|Q [3] & \UnidadeDeControlePort|ROut [1]))))

	.dataa(\UnidadeDeControlePort|ROut [0]),
	.datab(\reg0|Q [3]),
	.datac(\reg1|Q [3]),
	.datad(\UnidadeDeControlePort|ROut [1]),
	.cin(gnd),
	.combout(\Barramento[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[4]~15 .lut_mask = 16'hF888;
defparam \Barramento[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N22
cycloneive_lcell_comb \ULAControl|Add0~4 (
// Equation(s):
// \ULAControl|Add0~4_combout  = \Barramento[4]~19_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[4]~19_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~4 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N29
dffeas \temp0|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[3] .is_wysiwyg = "true";
defparam \temp0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N12
cycloneive_lcell_comb \temp1|Q[3]~18 (
// Equation(s):
// \temp1|Q[3]~18_combout  = ((\ULAControl|Add0~4_combout  $ (\temp0|Q [3] $ (!\temp1|Q[2]~17 )))) # (GND)
// \temp1|Q[3]~19  = CARRY((\ULAControl|Add0~4_combout  & ((\temp0|Q [3]) # (!\temp1|Q[2]~17 ))) # (!\ULAControl|Add0~4_combout  & (\temp0|Q [3] & !\temp1|Q[2]~17 )))

	.dataa(\ULAControl|Add0~4_combout ),
	.datab(\temp0|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[2]~17 ),
	.combout(\temp1|Q[3]~18_combout ),
	.cout(\temp1|Q[3]~19 ));
// synopsys translate_off
defparam \temp1|Q[3]~18 .lut_mask = 16'h698E;
defparam \temp1|Q[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N2
cycloneive_lcell_comb \ULAControl|Mux3~0 (
// Equation(s):
// \ULAControl|Mux3~0_combout  = (\Barramento[4]~19_combout  & ((\temp0|Q [3]) # (\temp1|Q[0]~12_combout ))) # (!\Barramento[4]~19_combout  & (\temp0|Q [3] & \temp1|Q[0]~12_combout ))

	.dataa(\Barramento[4]~19_combout ),
	.datab(\temp0|Q [3]),
	.datac(gnd),
	.datad(\temp1|Q[0]~12_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux3~0 .lut_mask = 16'hEE88;
defparam \ULAControl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N13
dffeas \temp1|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[3]~18_combout ),
	.asdata(\ULAControl|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[3] .is_wysiwyg = "true";
defparam \temp1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N19
dffeas \temp2|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[4]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[3] .is_wysiwyg = "true";
defparam \temp2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N18
cycloneive_lcell_comb \Barramento[4]~18 (
// Equation(s):
// \Barramento[4]~18_combout  = (\UnidadeDeControlePort|ROut [6] & ((\temp2|Q [3]) # ((\temp1|Q [3] & \UnidadeDeControlePort|ROut [5])))) # (!\UnidadeDeControlePort|ROut [6] & (\temp1|Q [3] & ((\UnidadeDeControlePort|ROut [5]))))

	.dataa(\UnidadeDeControlePort|ROut [6]),
	.datab(\temp1|Q [3]),
	.datac(\temp2|Q [3]),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[4]~18 .lut_mask = 16'hECA0;
defparam \Barramento[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N28
cycloneive_lcell_comb \Barramento[4]~19 (
// Equation(s):
// \Barramento[4]~19_combout  = (\Barramento[4]~16_combout ) # ((\Barramento[4]~17_combout ) # ((\Barramento[4]~15_combout ) # (\Barramento[4]~18_combout )))

	.dataa(\Barramento[4]~16_combout ),
	.datab(\Barramento[4]~17_combout ),
	.datac(\Barramento[4]~15_combout ),
	.datad(\Barramento[4]~18_combout ),
	.cin(gnd),
	.combout(\Barramento[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[4]~19 .lut_mask = 16'hFFFE;
defparam \Barramento[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N2
cycloneive_lcell_comb \reg0|Q[3]~feeder (
// Equation(s):
// \reg0|Q[3]~feeder_combout  = \Barramento[4]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Barramento[4]~19_combout ),
	.cin(gnd),
	.combout(\reg0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N3
dffeas \reg0|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[3] .is_wysiwyg = "true";
defparam \reg0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N3
dffeas \reg2|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[4] .is_wysiwyg = "true";
defparam \reg2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N5
dffeas \reg3|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[4] .is_wysiwyg = "true";
defparam \reg3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N4
cycloneive_lcell_comb \Barramento[3]~21 (
// Equation(s):
// \Barramento[3]~21_combout  = (\reg2|Q [4] & ((\UnidadeDeControlePort|ROut [2]) # ((\reg3|Q [4] & \UnidadeDeControlePort|ROut [3])))) # (!\reg2|Q [4] & (((\reg3|Q [4] & \UnidadeDeControlePort|ROut [3]))))

	.dataa(\reg2|Q [4]),
	.datab(\UnidadeDeControlePort|ROut [2]),
	.datac(\reg3|Q [4]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[3]~21 .lut_mask = 16'hF888;
defparam \Barramento[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y69_N24
cycloneive_lcell_comb \reg1|Q[4]~feeder (
// Equation(s):
// \reg1|Q[4]~feeder_combout  = \Barramento[3]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Barramento[3]~23_combout ),
	.cin(gnd),
	.combout(\reg1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y69_N25
dffeas \reg1|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg1|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[4] .is_wysiwyg = "true";
defparam \reg1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N30
cycloneive_lcell_comb \Barramento[3]~20 (
// Equation(s):
// \Barramento[3]~20_combout  = (\reg0|Q [4] & ((\UnidadeDeControlePort|ROut [0]) # ((\UnidadeDeControlePort|ROut [1] & \reg1|Q [4])))) # (!\reg0|Q [4] & (\UnidadeDeControlePort|ROut [1] & (\reg1|Q [4])))

	.dataa(\reg0|Q [4]),
	.datab(\UnidadeDeControlePort|ROut [1]),
	.datac(\reg1|Q [4]),
	.datad(\UnidadeDeControlePort|ROut [0]),
	.cin(gnd),
	.combout(\Barramento[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[3]~20 .lut_mask = 16'hEAC0;
defparam \Barramento[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N17
dffeas \temp0|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[4] .is_wysiwyg = "true";
defparam \temp0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N28
cycloneive_lcell_comb \ULAControl|Add0~5 (
// Equation(s):
// \ULAControl|Add0~5_combout  = \Barramento[3]~23_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[3]~23_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~5 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N14
cycloneive_lcell_comb \temp1|Q[4]~20 (
// Equation(s):
// \temp1|Q[4]~20_combout  = (\temp0|Q [4] & ((\ULAControl|Add0~5_combout  & (\temp1|Q[3]~19  & VCC)) # (!\ULAControl|Add0~5_combout  & (!\temp1|Q[3]~19 )))) # (!\temp0|Q [4] & ((\ULAControl|Add0~5_combout  & (!\temp1|Q[3]~19 )) # 
// (!\ULAControl|Add0~5_combout  & ((\temp1|Q[3]~19 ) # (GND)))))
// \temp1|Q[4]~21  = CARRY((\temp0|Q [4] & (!\ULAControl|Add0~5_combout  & !\temp1|Q[3]~19 )) # (!\temp0|Q [4] & ((!\temp1|Q[3]~19 ) # (!\ULAControl|Add0~5_combout ))))

	.dataa(\temp0|Q [4]),
	.datab(\ULAControl|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[3]~19 ),
	.combout(\temp1|Q[4]~20_combout ),
	.cout(\temp1|Q[4]~21 ));
// synopsys translate_off
defparam \temp1|Q[4]~20 .lut_mask = 16'h9617;
defparam \temp1|Q[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N12
cycloneive_lcell_comb \ULAControl|Mux4~0 (
// Equation(s):
// \ULAControl|Mux4~0_combout  = (\temp0|Q [4] & ((\temp1|Q[0]~12_combout ) # (\Barramento[3]~23_combout ))) # (!\temp0|Q [4] & (\temp1|Q[0]~12_combout  & \Barramento[3]~23_combout ))

	.dataa(\temp0|Q [4]),
	.datab(\temp1|Q[0]~12_combout ),
	.datac(gnd),
	.datad(\Barramento[3]~23_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux4~0 .lut_mask = 16'hEE88;
defparam \ULAControl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N15
dffeas \temp1|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[4]~20_combout ),
	.asdata(\ULAControl|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[4] .is_wysiwyg = "true";
defparam \temp1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N5
dffeas \temp2|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[4] .is_wysiwyg = "true";
defparam \temp2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N4
cycloneive_lcell_comb \Barramento[3]~22 (
// Equation(s):
// \Barramento[3]~22_combout  = (\temp1|Q [4] & ((\UnidadeDeControlePort|ROut [5]) # ((\UnidadeDeControlePort|ROut [6] & \temp2|Q [4])))) # (!\temp1|Q [4] & (\UnidadeDeControlePort|ROut [6] & (\temp2|Q [4])))

	.dataa(\temp1|Q [4]),
	.datab(\UnidadeDeControlePort|ROut [6]),
	.datac(\temp2|Q [4]),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[3]~22 .lut_mask = 16'hEAC0;
defparam \Barramento[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N16
cycloneive_lcell_comb \Barramento[3]~23 (
// Equation(s):
// \Barramento[3]~23_combout  = (\Barramento[4]~17_combout ) # ((\Barramento[3]~21_combout ) # ((\Barramento[3]~20_combout ) # (\Barramento[3]~22_combout )))

	.dataa(\Barramento[4]~17_combout ),
	.datab(\Barramento[3]~21_combout ),
	.datac(\Barramento[3]~20_combout ),
	.datad(\Barramento[3]~22_combout ),
	.cin(gnd),
	.combout(\Barramento[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[3]~23 .lut_mask = 16'hFFFE;
defparam \Barramento[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N12
cycloneive_lcell_comb \reg0|Q[4]~feeder (
// Equation(s):
// \reg0|Q[4]~feeder_combout  = \Barramento[3]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Barramento[3]~23_combout ),
	.cin(gnd),
	.combout(\reg0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N13
dffeas \reg0|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg0|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[4] .is_wysiwyg = "true";
defparam \reg0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y69_N29
dffeas \reg1|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[5] .is_wysiwyg = "true";
defparam \reg1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N28
cycloneive_lcell_comb \Barramento[2]~24 (
// Equation(s):
// \Barramento[2]~24_combout  = (\UnidadeDeControlePort|ROut [0] & ((\reg0|Q [5]) # ((\reg1|Q [5] & \UnidadeDeControlePort|ROut [1])))) # (!\UnidadeDeControlePort|ROut [0] & (((\reg1|Q [5] & \UnidadeDeControlePort|ROut [1]))))

	.dataa(\UnidadeDeControlePort|ROut [0]),
	.datab(\reg0|Q [5]),
	.datac(\reg1|Q [5]),
	.datad(\UnidadeDeControlePort|ROut [1]),
	.cin(gnd),
	.combout(\Barramento[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[2]~24 .lut_mask = 16'hF888;
defparam \Barramento[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N21
dffeas \reg2|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[5] .is_wysiwyg = "true";
defparam \reg2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N15
dffeas \reg3|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[5] .is_wysiwyg = "true";
defparam \reg3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N14
cycloneive_lcell_comb \Barramento[2]~25 (
// Equation(s):
// \Barramento[2]~25_combout  = (\reg2|Q [5] & ((\UnidadeDeControlePort|ROut [2]) # ((\reg3|Q [5] & \UnidadeDeControlePort|ROut [3])))) # (!\reg2|Q [5] & (((\reg3|Q [5] & \UnidadeDeControlePort|ROut [3]))))

	.dataa(\reg2|Q [5]),
	.datab(\UnidadeDeControlePort|ROut [2]),
	.datac(\reg3|Q [5]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[2]~25 .lut_mask = 16'hF888;
defparam \Barramento[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N19
dffeas \temp0|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[5] .is_wysiwyg = "true";
defparam \temp0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N12
cycloneive_lcell_comb \ULAControl|Add0~6 (
// Equation(s):
// \ULAControl|Add0~6_combout  = \Barramento[2]~27_combout  $ (((\Instrucao[0]~input_o ) # ((\Instrucao[3]~input_o  & !\Instrucao[1]~input_o ))))

	.dataa(\Instrucao[3]~input_o ),
	.datab(\Instrucao[0]~input_o ),
	.datac(\Instrucao[1]~input_o ),
	.datad(\Barramento[2]~27_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~6 .lut_mask = 16'h31CE;
defparam \ULAControl|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N16
cycloneive_lcell_comb \temp1|Q[5]~22 (
// Equation(s):
// \temp1|Q[5]~22_combout  = ((\temp0|Q [5] $ (\ULAControl|Add0~6_combout  $ (!\temp1|Q[4]~21 )))) # (GND)
// \temp1|Q[5]~23  = CARRY((\temp0|Q [5] & ((\ULAControl|Add0~6_combout ) # (!\temp1|Q[4]~21 ))) # (!\temp0|Q [5] & (\ULAControl|Add0~6_combout  & !\temp1|Q[4]~21 )))

	.dataa(\temp0|Q [5]),
	.datab(\ULAControl|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[4]~21 ),
	.combout(\temp1|Q[5]~22_combout ),
	.cout(\temp1|Q[5]~23 ));
// synopsys translate_off
defparam \temp1|Q[5]~22 .lut_mask = 16'h698E;
defparam \temp1|Q[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N8
cycloneive_lcell_comb \ULAControl|Mux5~0 (
// Equation(s):
// \ULAControl|Mux5~0_combout  = (\temp0|Q [5] & ((\Barramento[2]~27_combout ) # (\temp1|Q[0]~12_combout ))) # (!\temp0|Q [5] & (\Barramento[2]~27_combout  & \temp1|Q[0]~12_combout ))

	.dataa(\temp0|Q [5]),
	.datab(\Barramento[2]~27_combout ),
	.datac(gnd),
	.datad(\temp1|Q[0]~12_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux5~0 .lut_mask = 16'hEE88;
defparam \ULAControl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N17
dffeas \temp1|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[5]~22_combout ),
	.asdata(\ULAControl|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[5] .is_wysiwyg = "true";
defparam \temp1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N3
dffeas \temp2|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[5] .is_wysiwyg = "true";
defparam \temp2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N2
cycloneive_lcell_comb \Barramento[2]~26 (
// Equation(s):
// \Barramento[2]~26_combout  = (\temp1|Q [5] & ((\UnidadeDeControlePort|ROut [5]) # ((\UnidadeDeControlePort|ROut [6] & \temp2|Q [5])))) # (!\temp1|Q [5] & (\UnidadeDeControlePort|ROut [6] & (\temp2|Q [5])))

	.dataa(\temp1|Q [5]),
	.datab(\UnidadeDeControlePort|ROut [6]),
	.datac(\temp2|Q [5]),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[2]~26 .lut_mask = 16'hEAC0;
defparam \Barramento[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N18
cycloneive_lcell_comb \Barramento[2]~27 (
// Equation(s):
// \Barramento[2]~27_combout  = (\Barramento[4]~17_combout ) # ((\Barramento[2]~24_combout ) # ((\Barramento[2]~25_combout ) # (\Barramento[2]~26_combout )))

	.dataa(\Barramento[4]~17_combout ),
	.datab(\Barramento[2]~24_combout ),
	.datac(\Barramento[2]~25_combout ),
	.datad(\Barramento[2]~26_combout ),
	.cin(gnd),
	.combout(\Barramento[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[2]~27 .lut_mask = 16'hFFFE;
defparam \Barramento[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N26
cycloneive_lcell_comb \reg0|Q[5]~feeder (
// Equation(s):
// \reg0|Q[5]~feeder_combout  = \Barramento[2]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Barramento[2]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N27
dffeas \reg0|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg0|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[5] .is_wysiwyg = "true";
defparam \reg0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N30
cycloneive_lcell_comb \ULAControl|Add0~7 (
// Equation(s):
// \ULAControl|Add0~7_combout  = \Barramento[1]~31_combout  $ (((\Instrucao[0]~input_o ) # ((!\Instrucao[1]~input_o  & \Instrucao[3]~input_o ))))

	.dataa(\Instrucao[0]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Instrucao[3]~input_o ),
	.datad(\Barramento[1]~31_combout ),
	.cin(gnd),
	.combout(\ULAControl|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~7 .lut_mask = 16'h45BA;
defparam \ULAControl|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N25
dffeas \temp0|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[6] .is_wysiwyg = "true";
defparam \temp0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N18
cycloneive_lcell_comb \temp1|Q[6]~24 (
// Equation(s):
// \temp1|Q[6]~24_combout  = (\ULAControl|Add0~7_combout  & ((\temp0|Q [6] & (\temp1|Q[5]~23  & VCC)) # (!\temp0|Q [6] & (!\temp1|Q[5]~23 )))) # (!\ULAControl|Add0~7_combout  & ((\temp0|Q [6] & (!\temp1|Q[5]~23 )) # (!\temp0|Q [6] & ((\temp1|Q[5]~23 ) # 
// (GND)))))
// \temp1|Q[6]~25  = CARRY((\ULAControl|Add0~7_combout  & (!\temp0|Q [6] & !\temp1|Q[5]~23 )) # (!\ULAControl|Add0~7_combout  & ((!\temp1|Q[5]~23 ) # (!\temp0|Q [6]))))

	.dataa(\ULAControl|Add0~7_combout ),
	.datab(\temp0|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\temp1|Q[5]~23 ),
	.combout(\temp1|Q[6]~24_combout ),
	.cout(\temp1|Q[6]~25 ));
// synopsys translate_off
defparam \temp1|Q[6]~24 .lut_mask = 16'h9617;
defparam \temp1|Q[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N0
cycloneive_lcell_comb \ULAControl|Mux6~0 (
// Equation(s):
// \ULAControl|Mux6~0_combout  = (\temp1|Q[0]~12_combout  & ((\temp0|Q [6]) # (\Barramento[1]~31_combout ))) # (!\temp1|Q[0]~12_combout  & (\temp0|Q [6] & \Barramento[1]~31_combout ))

	.dataa(\temp1|Q[0]~12_combout ),
	.datab(\temp0|Q [6]),
	.datac(gnd),
	.datad(\Barramento[1]~31_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux6~0 .lut_mask = 16'hEE88;
defparam \ULAControl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N19
dffeas \temp1|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[6]~24_combout ),
	.asdata(\ULAControl|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[6] .is_wysiwyg = "true";
defparam \temp1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N23
dffeas \temp2|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[6] .is_wysiwyg = "true";
defparam \temp2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N22
cycloneive_lcell_comb \Barramento[1]~30 (
// Equation(s):
// \Barramento[1]~30_combout  = (\temp1|Q [6] & ((\UnidadeDeControlePort|ROut [5]) # ((\UnidadeDeControlePort|ROut [6] & \temp2|Q [6])))) # (!\temp1|Q [6] & (\UnidadeDeControlePort|ROut [6] & (\temp2|Q [6])))

	.dataa(\temp1|Q [6]),
	.datab(\UnidadeDeControlePort|ROut [6]),
	.datac(\temp2|Q [6]),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[1]~30 .lut_mask = 16'hEAC0;
defparam \Barramento[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N7
dffeas \reg2|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[6] .is_wysiwyg = "true";
defparam \reg2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N1
dffeas \reg3|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[6] .is_wysiwyg = "true";
defparam \reg3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N0
cycloneive_lcell_comb \Barramento[1]~29 (
// Equation(s):
// \Barramento[1]~29_combout  = (\reg2|Q [6] & ((\UnidadeDeControlePort|ROut [2]) # ((\reg3|Q [6] & \UnidadeDeControlePort|ROut [3])))) # (!\reg2|Q [6] & (((\reg3|Q [6] & \UnidadeDeControlePort|ROut [3]))))

	.dataa(\reg2|Q [6]),
	.datab(\UnidadeDeControlePort|ROut [2]),
	.datac(\reg3|Q [6]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[1]~29 .lut_mask = 16'hF888;
defparam \Barramento[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N27
dffeas \reg1|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[6] .is_wysiwyg = "true";
defparam \reg1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N26
cycloneive_lcell_comb \Barramento[1]~28 (
// Equation(s):
// \Barramento[1]~28_combout  = (\UnidadeDeControlePort|ROut [1] & ((\reg1|Q [6]) # ((\reg0|Q [6] & \UnidadeDeControlePort|ROut [0])))) # (!\UnidadeDeControlePort|ROut [1] & (\reg0|Q [6] & ((\UnidadeDeControlePort|ROut [0]))))

	.dataa(\UnidadeDeControlePort|ROut [1]),
	.datab(\reg0|Q [6]),
	.datac(\reg1|Q [6]),
	.datad(\UnidadeDeControlePort|ROut [0]),
	.cin(gnd),
	.combout(\Barramento[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[1]~28 .lut_mask = 16'hECA0;
defparam \Barramento[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N24
cycloneive_lcell_comb \Barramento[1]~31 (
// Equation(s):
// \Barramento[1]~31_combout  = (\Barramento[4]~17_combout ) # ((\Barramento[1]~30_combout ) # ((\Barramento[1]~29_combout ) # (\Barramento[1]~28_combout )))

	.dataa(\Barramento[4]~17_combout ),
	.datab(\Barramento[1]~30_combout ),
	.datac(\Barramento[1]~29_combout ),
	.datad(\Barramento[1]~28_combout ),
	.cin(gnd),
	.combout(\Barramento[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[1]~31 .lut_mask = 16'hFFFE;
defparam \Barramento[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N28
cycloneive_lcell_comb \reg0|Q[6]~feeder (
// Equation(s):
// \reg0|Q[6]~feeder_combout  = \Barramento[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Barramento[1]~31_combout ),
	.cin(gnd),
	.combout(\reg0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N29
dffeas \reg0|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[6] .is_wysiwyg = "true";
defparam \reg0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N16
cycloneive_lcell_comb \reg2|Q[7]~feeder (
// Equation(s):
// \reg2|Q[7]~feeder_combout  = \Barramento[0]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Barramento[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg2|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N17
dffeas \reg2|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg2|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Q[7] .is_wysiwyg = "true";
defparam \reg2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y69_N27
dffeas \reg3|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Q[7] .is_wysiwyg = "true";
defparam \reg3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N26
cycloneive_lcell_comb \Barramento[0]~33 (
// Equation(s):
// \Barramento[0]~33_combout  = (\reg2|Q [7] & ((\UnidadeDeControlePort|ROut [2]) # ((\reg3|Q [7] & \UnidadeDeControlePort|ROut [3])))) # (!\reg2|Q [7] & (((\reg3|Q [7] & \UnidadeDeControlePort|ROut [3]))))

	.dataa(\reg2|Q [7]),
	.datab(\UnidadeDeControlePort|ROut [2]),
	.datac(\reg3|Q [7]),
	.datad(\UnidadeDeControlePort|ROut [3]),
	.cin(gnd),
	.combout(\Barramento[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[0]~33 .lut_mask = 16'hF888;
defparam \Barramento[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y69_N1
dffeas \reg1|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Q[7] .is_wysiwyg = "true";
defparam \reg1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y69_N0
cycloneive_lcell_comb \Barramento[0]~32 (
// Equation(s):
// \Barramento[0]~32_combout  = (\UnidadeDeControlePort|ROut [1] & ((\reg1|Q [7]) # ((\reg0|Q [7] & \UnidadeDeControlePort|ROut [0])))) # (!\UnidadeDeControlePort|ROut [1] & (\reg0|Q [7] & ((\UnidadeDeControlePort|ROut [0]))))

	.dataa(\UnidadeDeControlePort|ROut [1]),
	.datab(\reg0|Q [7]),
	.datac(\reg1|Q [7]),
	.datad(\UnidadeDeControlePort|ROut [0]),
	.cin(gnd),
	.combout(\Barramento[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[0]~32 .lut_mask = 16'hECA0;
defparam \Barramento[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N23
dffeas \temp0|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\Barramento[0]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp0|Q[7] .is_wysiwyg = "true";
defparam \temp0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N6
cycloneive_lcell_comb \ULAControl|Add0~8 (
// Equation(s):
// \ULAControl|Add0~8_combout  = \Barramento[0]~35_combout  $ (((\Instrucao[0]~input_o ) # ((\Instrucao[3]~input_o  & !\Instrucao[1]~input_o ))))

	.dataa(\Instrucao[3]~input_o ),
	.datab(\Instrucao[1]~input_o ),
	.datac(\Barramento[0]~35_combout ),
	.datad(\Instrucao[0]~input_o ),
	.cin(gnd),
	.combout(\ULAControl|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Add0~8 .lut_mask = 16'h0FD2;
defparam \ULAControl|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y69_N20
cycloneive_lcell_comb \temp1|Q[7]~26 (
// Equation(s):
// \temp1|Q[7]~26_combout  = \temp0|Q [7] $ (\temp1|Q[6]~25  $ (!\ULAControl|Add0~8_combout ))

	.dataa(gnd),
	.datab(\temp0|Q [7]),
	.datac(gnd),
	.datad(\ULAControl|Add0~8_combout ),
	.cin(\temp1|Q[6]~25 ),
	.combout(\temp1|Q[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \temp1|Q[7]~26 .lut_mask = 16'h3CC3;
defparam \temp1|Q[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N20
cycloneive_lcell_comb \ULAControl|Mux7~0 (
// Equation(s):
// \ULAControl|Mux7~0_combout  = (\Barramento[0]~35_combout  & ((\temp0|Q [7]) # (\temp1|Q[0]~12_combout ))) # (!\Barramento[0]~35_combout  & (\temp0|Q [7] & \temp1|Q[0]~12_combout ))

	.dataa(\Barramento[0]~35_combout ),
	.datab(\temp0|Q [7]),
	.datac(gnd),
	.datad(\temp1|Q[0]~12_combout ),
	.cin(gnd),
	.combout(\ULAControl|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULAControl|Mux7~0 .lut_mask = 16'hEE88;
defparam \ULAControl|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y69_N21
dffeas \temp1|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\temp1|Q[7]~26_combout ),
	.asdata(\ULAControl|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\temp1|Q[0]~13_combout ),
	.ena(\UnidadeDeControlePort|RIn [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp1|Q[7] .is_wysiwyg = "true";
defparam \temp1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y69_N17
dffeas \temp2|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Barramento[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UnidadeDeControlePort|RIn [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\temp2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp2|Q[7] .is_wysiwyg = "true";
defparam \temp2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y69_N16
cycloneive_lcell_comb \Barramento[0]~34 (
// Equation(s):
// \Barramento[0]~34_combout  = (\UnidadeDeControlePort|ROut [6] & ((\temp2|Q [7]) # ((\temp1|Q [7] & \UnidadeDeControlePort|ROut [5])))) # (!\UnidadeDeControlePort|ROut [6] & (\temp1|Q [7] & ((\UnidadeDeControlePort|ROut [5]))))

	.dataa(\UnidadeDeControlePort|ROut [6]),
	.datab(\temp1|Q [7]),
	.datac(\temp2|Q [7]),
	.datad(\UnidadeDeControlePort|ROut [5]),
	.cin(gnd),
	.combout(\Barramento[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[0]~34 .lut_mask = 16'hECA0;
defparam \Barramento[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N22
cycloneive_lcell_comb \Barramento[0]~35 (
// Equation(s):
// \Barramento[0]~35_combout  = (\Barramento[0]~33_combout ) # ((\Barramento[4]~17_combout ) # ((\Barramento[0]~32_combout ) # (\Barramento[0]~34_combout )))

	.dataa(\Barramento[0]~33_combout ),
	.datab(\Barramento[4]~17_combout ),
	.datac(\Barramento[0]~32_combout ),
	.datad(\Barramento[0]~34_combout ),
	.cin(gnd),
	.combout(\Barramento[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Barramento[0]~35 .lut_mask = 16'hFFFE;
defparam \Barramento[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y69_N18
cycloneive_lcell_comb \reg0|Q[7]~feeder (
// Equation(s):
// \reg0|Q[7]~feeder_combout  = \Barramento[0]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Barramento[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \reg0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y69_N19
dffeas \reg0|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\reg0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadeDeControlePort|RIn [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Q[7] .is_wysiwyg = "true";
defparam \reg0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Instrucao[9]~input (
	.i(Instrucao[9]),
	.ibar(gnd),
	.o(\Instrucao[9]~input_o ));
// synopsys translate_off
defparam \Instrucao[9]~input .bus_hold = "false";
defparam \Instrucao[9]~input .simulate_z_as = "z";
// synopsys translate_on

assign Regi0[7] = \Regi0[7]~output_o ;

assign Regi0[6] = \Regi0[6]~output_o ;

assign Regi0[5] = \Regi0[5]~output_o ;

assign Regi0[4] = \Regi0[4]~output_o ;

assign Regi0[3] = \Regi0[3]~output_o ;

assign Regi0[2] = \Regi0[2]~output_o ;

assign Regi0[1] = \Regi0[1]~output_o ;

assign Regi0[0] = \Regi0[0]~output_o ;

assign Regi1[7] = \Regi1[7]~output_o ;

assign Regi1[6] = \Regi1[6]~output_o ;

assign Regi1[5] = \Regi1[5]~output_o ;

assign Regi1[4] = \Regi1[4]~output_o ;

assign Regi1[3] = \Regi1[3]~output_o ;

assign Regi1[2] = \Regi1[2]~output_o ;

assign Regi1[1] = \Regi1[1]~output_o ;

assign Regi1[0] = \Regi1[0]~output_o ;

assign Regi2[7] = \Regi2[7]~output_o ;

assign Regi2[6] = \Regi2[6]~output_o ;

assign Regi2[5] = \Regi2[5]~output_o ;

assign Regi2[4] = \Regi2[4]~output_o ;

assign Regi2[3] = \Regi2[3]~output_o ;

assign Regi2[2] = \Regi2[2]~output_o ;

assign Regi2[1] = \Regi2[1]~output_o ;

assign Regi2[0] = \Regi2[0]~output_o ;

assign Regi3[7] = \Regi3[7]~output_o ;

assign Regi3[6] = \Regi3[6]~output_o ;

assign Regi3[5] = \Regi3[5]~output_o ;

assign Regi3[4] = \Regi3[4]~output_o ;

assign Regi3[3] = \Regi3[3]~output_o ;

assign Regi3[2] = \Regi3[2]~output_o ;

assign Regi3[1] = \Regi3[1]~output_o ;

assign Regi3[0] = \Regi3[0]~output_o ;

assign Regi4[7] = \Regi4[7]~output_o ;

assign Regi4[6] = \Regi4[6]~output_o ;

assign Regi4[5] = \Regi4[5]~output_o ;

assign Regi4[4] = \Regi4[4]~output_o ;

assign Regi4[3] = \Regi4[3]~output_o ;

assign Regi4[2] = \Regi4[2]~output_o ;

assign Regi4[1] = \Regi4[1]~output_o ;

assign Regi4[0] = \Regi4[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
