# Clock interconnect

{{tile ecp2m CLK_ROOT_8PLL}}
{{tile ecp2m ECLK_ROOT_E}}
{{tile ecp2m ECLK_ROOT_N}}
{{tile ecp2m ECLK_ROOT_S}}
{{tile ecp2m ECLK_ROOT_W}}
{{tile ecp2m ECLK_TAP}}
{{tile ecp2m HSDCLK_ROOT}}
{{tile ecp2m HSDCLK_SPLITTER}}
{{tile ecp2m SCLK0_ROOT}}
{{tile ecp2m SCLK1_ROOT}}
{{tile ecp2m SCLK2_ROOT}}
{{tile ecp2m SCLK3_ROOT}}
