# VHDL Programming Repository 

This repository contains different VHDL projects for learning and practicing digital design, FSMs, arithmetic units, and CPU implementation. 

## Table of Contents  
1. [Basic Gates](basic_gates)
2. [Half Adder](halfadder)
     - [Structural Modelling](halfadder/hastructural)
3. [Full Adder](fulladder)
     - [Behavioral Modelling](fulladder/behavioral)
     - [Dataflow Modelling](fulladder/dataflow)
4. [Multiplexer](multiplexer)
    - [4 x 1 Mux](multiplexer/behavioral_4x1)
    - [16 x 1 Mux](multiplexer/dataflow_16x1)
5. [Encoder](encoder)
    - [4 x 2 Encoder](encoder/structural_4x2)
    - [8 x 3 Priority Encoder](encoder/8x3_priority)
6. [Decoder](decoder)
    - [3x8 Decoder](decoder/3x8)
7. [4 Bit Ripple Carry Adder (Board Implementation)](RCA_Adder4Bit)
8. [Interfacing Seven Segment Display using VHDL(Board Implementation](7SegmentDisplay)
9. [Arithmetic Logic Unit(ALU) into FPGA](ALU)

---

### üõ†Ô∏è Tools Used  
- **Xilinx Vivado** (Simulation & FPGA Implementation)  
- **ModelSim** (Functional & Timing Simulation)  
- **GHDL & GTKWave** (For Open-Source Simulation)  
- **Artix-7 Nexys A7-100T** (FPGA Board for Hardware Testing) 

### ü§ù Contributions  
Feel free to fork this repo, add improvements, and submit PRs!  

### üì¨ Contact  
For queries, reach out on **LinkedIn: [Swaroop Kumar Yadav](https://www.linkedin.com/in/swaroop2sky/)** 
