	component nios is
		port (
			blue_in_port       : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			blue_out_port      : out   std_logic_vector(7 downto 0);                     -- out_port
			clk_clk            : in    std_logic                     := 'X';             -- clk
			green_in_port      : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			green_out_port     : out   std_logic_vector(7 downto 0);                     -- out_port
			red_in_port        : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			red_out_port       : out   std_logic_vector(7 downto 0);                     -- out_port
			sd_card_b_SD_cmd   : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_card_b_SD_dat   : inout std_logic                     := 'X';             -- b_SD_dat
			sd_card_b_SD_dat3  : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_card_o_SD_clock : out   std_logic;                                        -- o_SD_clock
			sw_in_port         : in    std_logic_vector(17 downto 0) := (others => 'X'); -- in_port
			sw_out_port        : out   std_logic_vector(17 downto 0)                     -- out_port
		);
	end component nios;

