INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/anim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/char_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_gen
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/txrx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.srcs/sources/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ironp/Project/basys3-riscv/RISCV_CPU/src/Final/Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
