// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _xfMat2hlsStrm9_HH_
#define _xfMat2hlsStrm9_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct xfMat2hlsStrm9 : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > srcMat_rows_dout;
    sc_in< sc_logic > srcMat_rows_empty_n;
    sc_out< sc_logic > srcMat_rows_read;
    sc_in< sc_lv<32> > srcMat_cols_dout;
    sc_in< sc_logic > srcMat_cols_empty_n;
    sc_out< sc_logic > srcMat_cols_read;
    sc_out< sc_lv<20> > srcMat_data_V_address0;
    sc_out< sc_logic > srcMat_data_V_ce0;
    sc_in< sc_lv<1> > srcMat_data_V_q0;
    sc_out< sc_lv<8> > dstStrm_V_V_din;
    sc_in< sc_logic > dstStrm_V_V_full_n;
    sc_out< sc_logic > dstStrm_V_V_write;
    sc_out< sc_lv<32> > srcMat_rows_out_din;
    sc_in< sc_logic > srcMat_rows_out_full_n;
    sc_out< sc_logic > srcMat_rows_out_write;
    sc_out< sc_lv<32> > srcMat_cols_out_din;
    sc_in< sc_logic > srcMat_cols_out_full_n;
    sc_out< sc_logic > srcMat_cols_out_write;
    sc_in< sc_lv<32> > dstPtr_V_offset_dout;
    sc_in< sc_logic > dstPtr_V_offset_empty_n;
    sc_out< sc_logic > dstPtr_V_offset_read;
    sc_out< sc_lv<32> > dstPtr_V_offset_out_din;
    sc_in< sc_logic > dstPtr_V_offset_out_full_n;
    sc_out< sc_logic > dstPtr_V_offset_out_write;


    // Module declarations
    xfMat2hlsStrm9(sc_module_name name);
    SC_HAS_PROCESS(xfMat2hlsStrm9);

    ~xfMat2hlsStrm9();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > srcMat_rows_blk_n;
    sc_signal< sc_logic > srcMat_cols_blk_n;
    sc_signal< sc_logic > dstStrm_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_3_i_i_i_i_reg_282;
    sc_signal< sc_logic > srcMat_rows_out_blk_n;
    sc_signal< sc_logic > srcMat_cols_out_blk_n;
    sc_signal< sc_logic > dstPtr_V_offset_blk_n;
    sc_signal< sc_logic > dstPtr_V_offset_out_blk_n;
    sc_signal< sc_lv<30> > indvars_iv_i_i_i_i_reg_138;
    sc_signal< sc_lv<30> > idx_out_i_i_i_i_reg_150;
    sc_signal< sc_lv<32> > rows_reg_252;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_reg_257;
    sc_signal< sc_lv<32> > tmp_i_i_i_i_fu_162_p2;
    sc_signal< sc_lv<32> > tmp_i_i_i_i_reg_262;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<29> > tmp_fu_166_p1;
    sc_signal< sc_lv<29> > tmp_reg_267;
    sc_signal< sc_lv<1> > tmp_2_reg_272;
    sc_signal< sc_lv<31> > loop_count_cast_i_i_s_fu_219_p1;
    sc_signal< sc_lv<31> > loop_count_cast_i_i_s_reg_277;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_3_i_i_i_i_fu_227_p2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<30> > indvars_iv_next_i_i_s_fu_237_p2;
    sc_signal< sc_lv<30> > indvars_iv_next_i_i_s_reg_291;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_lv<30> > ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4;
    sc_signal< sc_lv<30> > ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4;
    sc_signal< sc_lv<64> > tmp_6_i_i_i_i_fu_232_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_1_fu_181_p2;
    sc_signal< sc_lv<32> > p_neg_i_i_i_i_fu_186_p2;
    sc_signal< sc_lv<29> > tmp_1_i_i_i_fu_192_p4;
    sc_signal< sc_lv<30> > p_lshr_cast_i_i_i_i_fu_202_p1;
    sc_signal< sc_lv<30> > p_neg_t_i_i_i_i_fu_206_p2;
    sc_signal< sc_lv<30> > tmp_4_cast_i_i_i_i_fu_178_p1;
    sc_signal< sc_lv<30> > loop_count_fu_212_p3;
    sc_signal< sc_lv<31> > idx_out_cast_i_i_i_i_fu_223_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4();
    void thread_ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4();
    void thread_ap_ready();
    void thread_dstPtr_V_offset_blk_n();
    void thread_dstPtr_V_offset_out_blk_n();
    void thread_dstPtr_V_offset_out_din();
    void thread_dstPtr_V_offset_out_write();
    void thread_dstPtr_V_offset_read();
    void thread_dstStrm_V_V_blk_n();
    void thread_dstStrm_V_V_din();
    void thread_dstStrm_V_V_write();
    void thread_idx_out_cast_i_i_i_i_fu_223_p1();
    void thread_indvars_iv_next_i_i_s_fu_237_p2();
    void thread_internal_ap_ready();
    void thread_loop_count_cast_i_i_s_fu_219_p1();
    void thread_loop_count_fu_212_p3();
    void thread_p_lshr_cast_i_i_i_i_fu_202_p1();
    void thread_p_neg_i_i_i_i_fu_186_p2();
    void thread_p_neg_t_i_i_i_i_fu_206_p2();
    void thread_real_start();
    void thread_srcMat_cols_blk_n();
    void thread_srcMat_cols_out_blk_n();
    void thread_srcMat_cols_out_din();
    void thread_srcMat_cols_out_write();
    void thread_srcMat_cols_read();
    void thread_srcMat_data_V_address0();
    void thread_srcMat_data_V_ce0();
    void thread_srcMat_rows_blk_n();
    void thread_srcMat_rows_out_blk_n();
    void thread_srcMat_rows_out_din();
    void thread_srcMat_rows_out_write();
    void thread_srcMat_rows_read();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_1_fu_181_p2();
    void thread_tmp_1_i_i_i_fu_192_p4();
    void thread_tmp_3_i_i_i_i_fu_227_p2();
    void thread_tmp_4_cast_i_i_i_i_fu_178_p1();
    void thread_tmp_6_i_i_i_i_fu_232_p1();
    void thread_tmp_fu_166_p1();
    void thread_tmp_i_i_i_i_fu_162_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
