# mips_cpu_verilog

This is a Processor achitecture project for UPC school. 

This project is not finish actually. But the CPU can compute add,mul,or,and operation and load and store value on the data memory. 

The CPU is 5 stage pipelined. 

Jump op doesnt work.  
