Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/VLSI/243168/LAB04/LAB04/TEST_PIPO_isim_beh.exe -prj C:/VLSI/243168/LAB04/LAB04/TEST_PIPO_beh.prj work.TEST_PIPO 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/VLSI/243168/LAB04/LAB04/PIPO.vhd" into library work
Parsing VHDL file "C:/VLSI/243168/LAB04/LAB04/TEST_PIPO.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160876 KB
Fuse CPU Usage: 155 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture pipo_arch of entity PIPO [pipo_default]
Compiling architecture test_pipo_arch of entity test_pipo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/VLSI/243168/LAB04/LAB04/TEST_PIPO_isim_beh.exe
Fuse Memory Usage: 171728 KB
Fuse CPU Usage: 203 ms
