{"files":[{"patch":"@@ -65,5 +65,5 @@\n-  \/\/ For extra correctness\/safety, we want to make sure that each ICStub is in\n-  \/\/ a separate instruction cache line. This would allow for piggybacking on instruction\n-  \/\/ cache coherency on some architectures to order the updates to ICStub and setting\n-  \/\/ the destination to the ICStub. Note that cache lines size might be larger than\n-  \/\/ CodeEntryAlignment that is a normal alignment for CodeBlobs.\n+  \/\/ To be cautious, we want to make sure that each ICStub is in a separate instruction\n+  \/\/ cache line. This would allow for piggybacking on instruction cache coherency on\n+  \/\/ some architectures to order the updates to ICStub and setting the destination to\n+  \/\/ the ICStub. Note that cache line size might be larger than CodeEntryAlignment\n+  \/\/ that is normal alignment for CodeBlobs.\n","filename":"src\/hotspot\/share\/code\/icBuffer.hpp","additions":5,"deletions":5,"binary":false,"changes":10,"status":"modified"}]}