Analysis & Synthesis report for MATMUL
Mon Sep 25 11:41:00 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 15. Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 16. Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 17. Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 18. Source assignments for LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 19. Source assignments for LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 20. Source assignments for LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 21. Source assignments for LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 22. Source assignments for LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 23. Source assignments for LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 24. Source assignments for LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 25. Source assignments for LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 26. Source assignments for LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 27. Source assignments for LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 28. Source assignments for LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 29. Source assignments for LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 30. Source assignments for LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 31. Source assignments for LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 32. Source assignments for LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 33. Source assignments for LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 34. Source assignments for LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 35. Source assignments for LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 36. Source assignments for LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 37. Source assignments for LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 38. Source assignments for LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 39. Source assignments for LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 40. Source assignments for LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 41. Source assignments for LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 42. Source assignments for LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 43. Source assignments for LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 44. Source assignments for LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated
 45. Source assignments for LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated
 46. Source assignments for LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component|altsyncram_36b2:auto_generated
 47. Parameter Settings for User Entity Instance: LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component
 48. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component
 81. altsyncram Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "LABTWO:main|segssel:b2v_inst22"
 83. Port Connectivity Checks: "LABTWO:main|adder18:b2v_inst14"
 84. Port Connectivity Checks: "LABTWO:main|edge_enforcer:b2v_inst|DFFF:b2v_inst"
 85. Port Connectivity Checks: "LABTWO:main"
 86. Post-Synthesis Netlist Statistics for Top Partition
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 25 11:41:00 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; MATMUL                                         ;
; Top-level Entity Name           ; MATMUL                                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 831                                            ;
; Total pins                      ; 57                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,115,584                                      ;
; Total DSP Blocks                ; 16                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MATMUL             ; MATMUL             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; romA_128x128.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v         ;         ;
; romB_128x1.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v           ;         ;
; romC_128x1.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v           ;         ;
; multiplier_8816.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/multiplier_8816.v      ;         ;
; DFFF.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/DFFF.sv                ;         ;
; edge_enforcer.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/edge_enforcer.sv       ;         ;
; counter_for_A.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv       ;         ;
; counter_for_B.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv       ;         ;
; counter_for_C.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv       ;         ;
; romC_128x1_T.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv        ;         ;
; switch16.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/switch16.sv            ;         ;
; adder16.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder16.sv             ;         ;
; adder17.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder17.sv             ;         ;
; adder18.sv                       ; yes             ; User Wizard-Generated File             ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv             ;         ;
; adder32.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder32.sv             ;         ;
; reg16.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg16.sv               ;         ;
; reg17.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg17.sv               ;         ;
; reg18.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg18.sv               ;         ;
; reg19.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg19.sv               ;         ;
; reg32.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg32.sv               ;         ;
; MUL_BLOCK.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv           ;         ;
; acc32.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv               ;         ;
; binto7seg.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/binto7seg.sv           ;         ;
; segsel.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segsel.sv              ;         ;
; segssel.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv             ;         ;
; LABTWO.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv              ;         ;
; MATMUL.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv              ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/parallel_add.tdf                                                                        ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pcpa_add.inc                                                                            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                                                             ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                            ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                          ;         ;
; db/par_add_7oe.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/par_add_7oe.tdf     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                            ;         ;
; db/altsyncram_lcb2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf ;         ;
; mata.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/mata.mif               ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_5la.tdf      ;         ;
; db/decode_u0a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_u0a.tdf      ;         ;
; db/mux_lfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/mux_lfb.tdf         ;         ;
; db/altsyncram_43b2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_43b2.tdf ;         ;
; matb.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/matb.mif               ;         ;
; db/altsyncram_36b2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_36b2.tdf ;         ;
; matc.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/matc.mif               ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 493                                       ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 648                                       ;
;     -- 7 input functions                    ; 0                                         ;
;     -- 6 input functions                    ; 25                                        ;
;     -- 5 input functions                    ; 23                                        ;
;     -- 4 input functions                    ; 22                                        ;
;     -- <=3 input functions                  ; 578                                       ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 831                                       ;
;                                             ;                                           ;
; I/O pins                                    ; 57                                        ;
; Total MLAB memory bits                      ; 0                                         ;
; Total block memory bits                     ; 2115584                                   ;
;                                             ;                                           ;
; Total DSP Blocks                            ; 16                                        ;
;                                             ;                                           ;
; Maximum fan-out node                        ; LABTWO:main|edge_enforcer:b2v_inst|clkout ;
; Maximum fan-out                             ; 1230                                      ;
; Total fan-out                               ; 8523                                      ;
; Average fan-out                             ; 4.24                                      ;
+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MATMUL                                         ; 648 (1)             ; 831 (0)                   ; 2115584           ; 16         ; 57   ; 0            ; |MATMUL                                                                                                                                    ; MATMUL          ; work         ;
;    |LABTWO:main|                                ; 647 (0)             ; 831 (0)                   ; 2115584           ; 16         ; 0    ; 0            ; |MATMUL|LABTWO:main                                                                                                                        ; LABTWO          ; work         ;
;       |MUL_BLOCK:b2v_inst1|                     ; 16 (0)              ; 35 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1                                                                                                    ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8                                                                                  ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|reg17:time_opt                                                                                     ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5                                                                             ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated              ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4 ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5 ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6                                                                               ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:b2v_inst2|                     ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2                                                                                                    ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8                                                                                  ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|reg17:time_opt                                                                                     ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5                                                                             ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated              ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4 ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5 ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6                                                                               ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend0|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend10|                      ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10                                                                                                     ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8                                                                                   ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|reg17:time_opt                                                                                      ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5                                                                              ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                              ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated               ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4  ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5  ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6                                                                                ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                 ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend11|                      ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11                                                                                                     ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8                                                                                   ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|reg17:time_opt                                                                                      ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5                                                                              ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                              ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated               ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4  ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5  ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6                                                                                ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                 ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend12|                      ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12                                                                                                     ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8                                                                                   ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|reg17:time_opt                                                                                      ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5                                                                              ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                              ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated               ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4  ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5  ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6                                                                                ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                 ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend13|                      ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13                                                                                                     ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8                                                                                   ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|reg17:time_opt                                                                                      ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5                                                                              ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                              ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated               ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4  ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5  ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6                                                                                ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                 ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend1|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend2|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend3|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend4|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend5|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend6|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend7|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend8|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |MUL_BLOCK:extend9|                       ; 16 (0)              ; 34 (0)                    ; 132096            ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9                                                                                                      ; MUL_BLOCK       ; work         ;
;          |adder16:b2v_inst8|                    ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8                                                                                    ; adder16         ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|reg17:time_opt                                                                                       ; reg17           ; work         ;
;          |romA_128x128:b2v_inst5|               ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5                                                                               ; romA_128x128    ; work         ;
;             |altsyncram:altsyncram_component|   ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component                                               ; altsyncram      ; work         ;
;                |altsyncram_lcb2:auto_generated| ; 16 (0)              ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated                ; altsyncram_lcb2 ; work         ;
;                   |mux_lfb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4   ; mux_lfb         ; work         ;
;                   |mux_lfb:mux5|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux5   ; mux_lfb         ; work         ;
;          |romB_128x1:b2v_inst6|                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6                                                                                 ; romB_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component                                                 ; altsyncram      ; work         ;
;                |altsyncram_43b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated                  ; altsyncram_43b2 ; work         ;
;       |acc32:b2v_inst13|                        ; 24 (0)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|acc32:b2v_inst13                                                                                                       ; acc32           ; work         ;
;          |adder32:b2v_inst|                     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|acc32:b2v_inst13|adder32:b2v_inst                                                                                      ; adder32         ; work         ;
;          |reg32:b2v_inst1|                      ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1                                                                                       ; reg32           ; work         ;
;       |adder17:b2v_inst12|                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:b2v_inst12                                                                                                     ; adder17         ; work         ;
;       |adder17:for_extend2|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend2                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend3|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend3                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend4|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend4                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend5|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend5                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend6|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend6                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend7|                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend7                                                                                                    ; adder17         ; work         ;
;       |adder17:for_extend|                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder17:for_extend                                                                                                     ; adder17         ; work         ;
;       |adder18:b2v_inst14|                      ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder18:b2v_inst14                                                                                                     ; adder18         ; work         ;
;          |parallel_add:parallel_add_component|  ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component                                                                 ; parallel_add    ; work         ;
;             |par_add_7oe:auto_generated|        ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component|par_add_7oe:auto_generated                                      ; par_add_7oe     ; work         ;
;       |counter_for_A:b2v_inst6|                 ; 22 (22)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|counter_for_A:b2v_inst6                                                                                                ; counter_for_A   ; work         ;
;       |counter_for_B:b2v_inst5|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|counter_for_B:b2v_inst5                                                                                                ; counter_for_B   ; work         ;
;       |counter_for_C:b2v_inst4|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|counter_for_C:b2v_inst4                                                                                                ; counter_for_C   ; work         ;
;       |edge_enforcer:b2v_inst|                  ; 1 (1)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|edge_enforcer:b2v_inst                                                                                                 ; edge_enforcer   ; work         ;
;          |DFFF:b2v_inst|                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|edge_enforcer:b2v_inst|DFFF:b2v_inst                                                                                   ; DFFF            ; work         ;
;       |reg17:optimizerC|                        ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg17:optimizerC                                                                                                       ; reg17           ; work         ;
;       |reg18:optimizerAB2|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB2                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB3|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB3                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB4|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB4                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB5|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB5                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB6|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB6                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB7|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB7                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB8|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB8                                                                                                     ; reg18           ; work         ;
;       |reg18:optimizerAB|                       ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg18:optimizerAB                                                                                                      ; reg18           ; work         ;
;       |reg19:optimizerABC|                      ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|reg19:optimizerABC                                                                                                     ; reg19           ; work         ;
;       |romC_128x1_T:b2v_inst3|                  ; 49 (0)              ; 49 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3                                                                                                 ; romC_128x1_T    ; work         ;
;          |adder16:add|                          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|adder16:add                                                                                     ; adder16         ; work         ;
;          |reg16:timing_optimizer|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|reg16:timing_optimizer                                                                          ; reg16           ; work         ;
;          |reg16:timing_optimize|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|reg16:timing_optimize                                                                           ; reg16           ; work         ;
;          |reg17:time_opt|                       ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|reg17:time_opt                                                                                  ; reg17           ; work         ;
;          |romC_128x1:b2v_inst|                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst                                                                             ; romC_128x1      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component                                             ; altsyncram      ; work         ;
;                |altsyncram_36b2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component|altsyncram_36b2:auto_generated              ; altsyncram_36b2 ; work         ;
;          |switch16:b2v_inst1|                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|switch16:b2v_inst1                                                                              ; switch16        ; work         ;
;          |switch16:b2v_inst2|                   ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|romC_128x1_T:b2v_inst3|switch16:b2v_inst2                                                                              ; switch16        ; work         ;
;       |segssel:b2v_inst22|                      ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22                                                                                                     ; segssel         ; work         ;
;          |binto7seg:b2v_inst10|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst10                                                                                ; binto7seg       ; work         ;
;          |binto7seg:b2v_inst13|                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst13                                                                                ; binto7seg       ; work         ;
;          |binto7seg:b2v_inst16|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst16                                                                                ; binto7seg       ; work         ;
;          |binto7seg:b2v_inst19|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst19                                                                                ; binto7seg       ; work         ;
;          |binto7seg:b2v_inst22|                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst22                                                                                ; binto7seg       ; work         ;
;          |binto7seg:b2v_inst|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst                                                                                  ; binto7seg       ; work         ;
;          |segsel:b2v_inst12|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|segsel:b2v_inst12                                                                                   ; segsel          ; work         ;
;          |segsel:b2v_inst15|                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|segsel:b2v_inst15                                                                                   ; segsel          ; work         ;
;          |segsel:b2v_inst9|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MATMUL|LABTWO:main|segssel:b2v_inst22|segsel:b2v_inst9                                                                                    ; segsel          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                             ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+----------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+--------+----------+
; LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM    ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM    ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM    ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM    ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; matA.mif ;
; LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated|ALTSYNCRAM     ; M10K block ; True Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; matB.mif ;
; LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component|altsyncram_36b2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048   ; matC.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Sum of two 18x18                ; 16          ;
; Total number of DSP blocks      ; 16          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 32          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LABTWO:main|MUL_BLOCK:extend13|reg16:timing_optimizer|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|reg16:timing_optimize|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|reg16:timing_optimizer|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|reg16:timing_optimize|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|reg16:timing_optimizer|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|reg16:timing_optimize|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|reg16:timing_optimizer|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|reg16:timing_optimize|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|reg16:timing_optimizer|out[0..15]                                                                        ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|reg16:timing_optimize|out[0..15]                                                                         ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|reg16:timing_optimizer|out[0..15]                                                                      ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|reg16:timing_optimize|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|reg16:timing_optimizer|out[0..15]                                                                      ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|reg16:timing_optimize|out[0..15]                                                                       ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend13|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend12|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend11|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend10|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                    ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend9|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend8|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend7|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend6|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend5|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend4|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend3|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend2|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend1|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:extend0|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                     ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][17]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][18]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][19]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][20]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][21]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][22]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][23]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][24]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][25]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][26]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][27]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][28]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][29]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][30]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][31]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][32]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][33]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][34]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][35]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][36]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8|Add0~mac_pl[0][37]                                                                   ; Lost fanout                                                                                                                                        ;
; LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0] ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0] ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]  ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_b[0]   ; Merged with LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|address_reg_a[0] ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[1]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[1]                                                                                               ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[2]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[2]                                                                                               ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[3]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[3]                                                                                               ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[4]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[4]                                                                                               ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[5]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[5]                                                                                               ;
; LABTWO:main|counter_for_C:b2v_inst4|Qnext[6]                                                                                           ; Merged with LABTWO:main|counter_for_C:b2v_inst4|Q[6]                                                                                               ;
; LABTWO:main|counter_for_B:b2v_inst5|Q10[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q11[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q12[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q13[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q14[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q15[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q16[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q17[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q18[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q19[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q1[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q20[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q21[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q22[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q23[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q24[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q25[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q26[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q27[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q28[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q29[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q2[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q30[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q31[5]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q3[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q4[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q5[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q6[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q7[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q8[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q9[5]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q10[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q11[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q12[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q13[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q14[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q15[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q16[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q17[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q18[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q19[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q1[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q20[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q21[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q22[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q23[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q24[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q25[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q26[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q27[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q28[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q29[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q2[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q30[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q31[6]                                                                                             ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q3[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q4[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q5[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q6[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q7[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q8[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_B:b2v_inst5|Q9[6]                                                                                              ; Merged with LABTWO:main|counter_for_B:b2v_inst5|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[13]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[13]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[13]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[5]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[5]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[5]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[6]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[6]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[6]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[7]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[7]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[7]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[8]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[8]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[8]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[9]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[9]                                                                                              ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[9]                                                                                              ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[10]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[10]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[10]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[11]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[11]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[11]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q10[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q11[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q12[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q13[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q14[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q15[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q16[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q17[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q18[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q19[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q1[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q20[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q21[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q22[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q23[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q24[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q25[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q26[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q27[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q28[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q29[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q2[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q30[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q31[12]                                                                                            ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q3[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q4[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q5[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q6[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q7[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q8[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|counter_for_A:b2v_inst6|Q9[12]                                                                                             ; Merged with LABTWO:main|counter_for_A:b2v_inst6|Q0[12]                                                                                             ;
; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[24..31]                                                                               ; Lost fanout                                                                                                                                        ;
; Total Number of Removed Registers = 1234                                                                                               ;                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+------------------------------------------------------+--------------------+-------------------------------------------------------+
; Register name                                        ; Reason for Removal ; Registers Removed due to This Register                ;
+------------------------------------------------------+--------------------+-------------------------------------------------------+
; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[31] ; Lost Fanouts       ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[30], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[29], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[28], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[27], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[26], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[25], ;
;                                                      ;                    ; LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1|out[24]  ;
+------------------------------------------------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 831   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 830   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; LABTWO:main|counter_for_A:b2v_inst6|done_n ; 24      ;
; LABTWO:main|counter_for_C:b2v_inst4|done_n ; 32      ;
; Total number of inverted registers = 2     ;         ;
+--------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component|altsyncram_36b2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component ;
+------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------+
; width                  ; 18          ; Signed Integer                                                           ;
; size                   ; 9           ; Signed Integer                                                           ;
; WIDTHR                 ; 22          ; Signed Integer                                                           ;
; SHIFT                  ; 0           ; Signed Integer                                                           ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                  ;
; PIPELINE               ; 0           ; Signed Integer                                                           ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                  ;
; CBXI_PARAMETER         ; par_add_7oe ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; matA.mif             ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_lcb2      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; matB.mif             ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_43b2      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; matC.mif             ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_36b2      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 33                                                                                     ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:b2v_inst2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:b2v_inst2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend0|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend0|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend2|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend2|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend3|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend3|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend4|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend4|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend5|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend5|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend6|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend6|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend7|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend7|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend8|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend8|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend9|romA_128x128:b2v_inst5|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend9|romB_128x1:b2v_inst6|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend10|romA_128x128:b2v_inst5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend10|romB_128x1:b2v_inst6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend11|romA_128x128:b2v_inst5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend11|romB_128x1:b2v_inst6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend12|romA_128x128:b2v_inst5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend12|romB_128x1:b2v_inst6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend13|romA_128x128:b2v_inst5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|MUL_BLOCK:extend13|romB_128x1:b2v_inst6|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "LABTWO:main|segssel:b2v_inst22" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; HEX2b[3..2] ; Input ; Info     ; Stuck at GND              ;
; HEX3b       ; Input ; Info     ; Stuck at GND              ;
; HEX4b       ; Input ; Info     ; Stuck at GND              ;
; HEX5b       ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "LABTWO:main|adder18:b2v_inst14" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; data0x[17] ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "LABTWO:main|edge_enforcer:b2v_inst|DFFF:b2v_inst" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LABTWO:main"                                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clkcount ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; result   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; done_L   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 831                         ;
;     CLR               ; 787                         ;
;     ENA CLR           ; 43                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 651                         ;
;     arith             ; 203                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 175                         ;
;     normal            ; 366                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 256                         ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 25                          ;
;     shared            ; 82                          ;
;         0 data inputs ; 8                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 73                          ;
; arriav_mac            ; 16                          ;
; boundary_port         ; 57                          ;
; stratixv_ram_block    ; 400                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Sep 25 11:40:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MATMUL -c MATMUL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file roma_128x128.v
    Info (12023): Found entity 1: romA_128x128 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file romb_128x1.v
    Info (12023): Found entity 1: romB_128x1 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file romc_128x1.v
    Info (12023): Found entity 1: romC_128x1 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_8816.v
    Info (12023): Found entity 1: multiplier_8816 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/multiplier_8816.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dfff.sv
    Info (12023): Found entity 1: DFFF File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/DFFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file edge_enforcer.sv
    Info (12023): Found entity 1: edge_enforcer File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/edge_enforcer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_for_a.sv
    Info (12023): Found entity 1: counter_for_A File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_for_b.sv
    Info (12023): Found entity 1: counter_for_B File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_for_c.sv
    Info (12023): Found entity 1: counter_for_C File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file romc_128x1_t.sv
    Info (12023): Found entity 1: romC_128x1_T File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switch16.sv
    Info (12023): Found entity 1: switch16 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/switch16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder16.sv
    Info (12023): Found entity 1: adder16 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder17.sv
    Info (12023): Found entity 1: adder17 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder17.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder18.sv
    Info (12023): Found entity 1: adder18 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file adder32.sv
    Info (12023): Found entity 1: adder32 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg16.sv
    Info (12023): Found entity 1: reg16 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg17.sv
    Info (12023): Found entity 1: reg17 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg17.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg18.sv
    Info (12023): Found entity 1: reg18 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg18.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg19.sv
    Info (12023): Found entity 1: reg19 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg19.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg32.sv
    Info (12023): Found entity 1: reg32 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/reg32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul_block.sv
    Info (12023): Found entity 1: MUL_BLOCK File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file acc32.sv
    Info (12023): Found entity 1: acc32 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binto7seg.sv
    Info (12023): Found entity 1: binto7seg File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/binto7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segsel.sv
    Info (12023): Found entity 1: segsel File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segsel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segssel.sv
    Info (12023): Found entity 1: segssel File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file labtwo.sv
    Info (12023): Found entity 1: LABTWO File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: TB File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/TB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file matmul.sv
    Info (12023): Found entity 1: MATMUL File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 1
Info (12127): Elaborating entity "MATMUL" for the top level hierarchy
Info (12128): Elaborating entity "LABTWO" for hierarchy "LABTWO:main" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 31
Info (12128): Elaborating entity "edge_enforcer" for hierarchy "LABTWO:main|edge_enforcer:b2v_inst" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 144
Info (12128): Elaborating entity "DFFF" for hierarchy "LABTWO:main|edge_enforcer:b2v_inst|DFFF:b2v_inst" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/edge_enforcer.sv Line: 16
Info (12128): Elaborating entity "adder17" for hierarchy "LABTWO:main|adder17:b2v_inst12" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 150
Info (12128): Elaborating entity "acc32" for hierarchy "LABTWO:main|acc32:b2v_inst13" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 200
Info (12128): Elaborating entity "adder32" for hierarchy "LABTWO:main|acc32:b2v_inst13|adder32:b2v_inst" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv Line: 27
Info (12128): Elaborating entity "reg32" for hierarchy "LABTWO:main|acc32:b2v_inst13|reg32:b2v_inst1" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/acc32.sv Line: 35
Info (12128): Elaborating entity "adder18" for hierarchy "LABTWO:main|adder18:b2v_inst14" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 213
Info (12128): Elaborating entity "parallel_add" for hierarchy "LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv Line: 84
Info (12130): Elaborated megafunction instantiation "LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv Line: 84
Info (12133): Instantiated megafunction "LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/adder18.sv Line: 84
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "9"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "22"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_7oe.tdf
    Info (12023): Found entity 1: par_add_7oe File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/par_add_7oe.tdf Line: 25
Info (12128): Elaborating entity "par_add_7oe" for hierarchy "LABTWO:main|adder18:b2v_inst14|parallel_add:parallel_add_component|par_add_7oe:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "reg17" for hierarchy "LABTWO:main|reg17:optimizerC" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 221
Info (12128): Elaborating entity "reg18" for hierarchy "LABTWO:main|reg18:optimizerAB" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 228
Info (12128): Elaborating entity "reg19" for hierarchy "LABTWO:main|reg19:optimizerABC" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 292
Info (12128): Elaborating entity "MUL_BLOCK" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 301
Info (12128): Elaborating entity "romA_128x128" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v Line: 92
Info (12130): Elaborated megafunction instantiation "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v Line: 92
Info (12133): Instantiated megafunction "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romA_128x128.v Line: 92
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "matA.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lcb2.tdf
    Info (12023): Found entity 1: altsyncram_lcb2 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_lcb2" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|decode_5la:decode2" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|decode_u0a:rden_decode_a" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romA_128x128:b2v_inst5|altsyncram:altsyncram_component|altsyncram_lcb2:auto_generated|mux_lfb:mux4" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_lcb2.tdf Line: 51
Info (12128): Elaborating entity "romB_128x1" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v Line: 93
Info (12130): Elaborated megafunction instantiation "LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v Line: 93
Info (12133): Instantiated megafunction "LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romB_128x1.v Line: 93
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "matB.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43b2.tdf
    Info (12023): Found entity 1: altsyncram_43b2 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_43b2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_43b2" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|romB_128x1:b2v_inst6|altsyncram:altsyncram_component|altsyncram_43b2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "multiplier_8816" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|multiplier_8816:b2v_inst10" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 51
Info (12128): Elaborating entity "reg16" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|reg16:timing_optimizer" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 59
Info (12128): Elaborating entity "adder16" for hierarchy "LABTWO:main|MUL_BLOCK:b2v_inst1|adder16:b2v_inst8" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MUL_BLOCK.sv Line: 73
Info (12128): Elaborating entity "romC_128x1_T" for hierarchy "LABTWO:main|romC_128x1_T:b2v_inst3" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 460
Info (12128): Elaborating entity "romC_128x1" for hierarchy "LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v Line: 93
Info (12130): Elaborated megafunction instantiation "LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v Line: 93
Info (12133): Instantiated megafunction "LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1.v Line: 93
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "matC.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36b2.tdf
    Info (12023): Found entity 1: altsyncram_36b2 File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/db/altsyncram_36b2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_36b2" for hierarchy "LABTWO:main|romC_128x1_T:b2v_inst3|romC_128x1:b2v_inst|altsyncram:altsyncram_component|altsyncram_36b2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "switch16" for hierarchy "LABTWO:main|romC_128x1_T:b2v_inst3|switch16:b2v_inst1" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/romC_128x1_T.sv Line: 41
Info (12128): Elaborating entity "counter_for_C" for hierarchy "LABTWO:main|counter_for_C:b2v_inst4" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 468
Warning (10230): Verilog HDL assignment warning at counter_for_C.sv(15): truncated value with size 32 to match size of target (7) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 15
Warning (10230): Verilog HDL assignment warning at counter_for_C.sv(16): truncated value with size 32 to match size of target (7) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at counter_for_C.sv(7): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 7
Warning (10240): Verilog HDL Always Construct warning at counter_for_C.sv(7): inferring latch(es) for variable "Qnext", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 7
Info (10041): Inferred latch for "Qnext[0]" at counter_for_C.sv(7) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 7
Info (10041): Inferred latch for "Q[0]" at counter_for_C.sv(7) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_C.sv Line: 7
Info (12128): Elaborating entity "counter_for_B" for hierarchy "LABTWO:main|counter_for_B:b2v_inst5" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 505
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q0", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q1", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q2", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q3", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q4", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q5", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q6", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q7", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q8", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q9", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q10", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q11", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q12", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q13", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q14", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q15", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q16", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q17", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q18", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q19", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q20", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q21", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q22", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q23", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q24", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q25", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q26", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q27", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q28", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q29", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q30", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Warning (10240): Verilog HDL Always Construct warning at counter_for_B.sv(6): inferring latch(es) for variable "Q31", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q31[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q31[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q31[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q31[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q31[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q30[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q30[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q30[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q30[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q30[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q29[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q29[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q29[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q29[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q29[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q28[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q28[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q28[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q28[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q28[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q27[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q27[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q27[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q27[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q27[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q26[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q26[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q26[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q26[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q26[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q25[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q25[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q25[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q25[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q25[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q24[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q24[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q24[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q24[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q24[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q23[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q23[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q23[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q23[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q23[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q22[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q22[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q22[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q22[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q22[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q21[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q21[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q21[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q21[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q21[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q20[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q20[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q20[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q20[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q20[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q19[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q19[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q19[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q19[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q19[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q18[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q18[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q18[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q18[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q18[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q17[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q17[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q17[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q17[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q17[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q16[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q16[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q16[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q16[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q16[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q15[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q15[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q15[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q15[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q15[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q14[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q14[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q14[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q14[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q14[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q13[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q13[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q13[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q13[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q13[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q12[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q12[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q12[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q12[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q12[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q11[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q11[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q11[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q11[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q11[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q10[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q10[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q10[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q10[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q10[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q9[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q9[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q9[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q9[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q9[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q8[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q8[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q8[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q8[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q8[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q7[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q7[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q7[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q7[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q7[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q6[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q6[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q6[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q6[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q6[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q5[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q5[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q5[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q5[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q5[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q4[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q4[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q4[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q4[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q4[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q3[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q3[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q3[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q3[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q3[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q2[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q2[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q2[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q2[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q2[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q1[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q1[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q1[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q1[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q1[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q0[0]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q0[1]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q0[2]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q0[3]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (10041): Inferred latch for "Q0[4]" at counter_for_B.sv(6) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_B.sv Line: 6
Info (12128): Elaborating entity "counter_for_A" for hierarchy "LABTWO:main|counter_for_A:b2v_inst6" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 544
Warning (10230): Verilog HDL assignment warning at counter_for_A.sv(46): truncated value with size 32 to match size of target (10) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 46
Warning (10230): Verilog HDL assignment warning at counter_for_A.sv(51): truncated value with size 32 to match size of target (10) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 51
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q0", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q1", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q2", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q3", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q4", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q5", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q6", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q7", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q8", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q9", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q10", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q11", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q12", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q13", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q14", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q15", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q16", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q17", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q18", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q19", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q20", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q21", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q22", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q23", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q24", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q25", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q26", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q27", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q28", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q29", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q30", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at counter_for_A.sv(8): inferring latch(es) for variable "Q31", which holds its previous value in one or more paths through the always construct File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q31[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q31[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q31[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q31[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q31[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q30[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q30[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q30[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q30[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q30[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q29[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q29[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q29[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q29[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q29[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q28[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q28[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q28[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q28[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q28[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q27[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q27[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q27[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q27[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q27[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q26[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q26[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q26[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q26[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q26[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q25[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q25[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q25[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q25[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q25[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q24[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q24[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q24[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q24[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q24[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q23[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q23[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q23[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q23[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q23[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q22[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q22[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q22[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q22[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q22[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q21[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q21[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q21[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q21[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q21[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q20[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q20[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q20[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q20[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q20[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q19[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q19[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q19[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q19[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q19[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q18[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q18[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q18[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q18[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q18[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q17[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q17[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q17[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q17[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q17[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q16[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q16[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q16[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q16[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q16[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q15[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q15[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q15[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q15[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q15[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q14[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q14[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q14[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q14[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q14[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q13[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q13[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q13[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q13[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q13[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q12[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q12[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q12[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q12[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q12[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q11[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q11[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q11[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q11[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q11[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q10[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q10[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q10[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q10[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q10[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q9[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q9[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q9[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q9[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q9[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q8[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q8[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q8[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q8[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q8[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q7[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q7[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q7[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q7[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q7[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q6[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q6[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q6[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q6[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q6[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q5[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q5[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q5[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q5[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q5[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q4[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q4[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q4[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q4[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q4[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q3[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q3[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q3[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q3[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q3[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q2[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q2[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q2[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q2[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q2[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q1[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q1[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q1[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q1[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q1[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q0[0]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q0[1]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q0[2]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q0[3]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (10041): Inferred latch for "Q0[4]" at counter_for_A.sv(8) File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/counter_for_A.sv Line: 8
Info (12128): Elaborating entity "segssel" for hierarchy "LABTWO:main|segssel:b2v_inst22" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/LABTWO.sv Line: 569
Info (12128): Elaborating entity "binto7seg" for hierarchy "LABTWO:main|segssel:b2v_inst22|binto7seg:b2v_inst" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv Line: 63
Info (12128): Elaborating entity "segsel" for hierarchy "LABTWO:main|segssel:b2v_inst22|segsel:b2v_inst12" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/segssel.sv Line: 80
Info (13014): Ignored 303 buffer(s)
    Info (13019): Ignored 303 SOFT buffer(s)
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 856 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ngtph/OneDrive/university courses/Logic Synthesis (EE4449_TT01)/Labs/DONE/SUBMITTED/Lab2/MiNE/fastest_512_LowFmax/MATMUL.sv Line: 10
Info (21057): Implemented 1685 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 1212 logic cells
    Info (21064): Implemented 400 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Mon Sep 25 11:41:00 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:13


