

================================================================
== Vitis HLS Report for 'FeedB'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- FeedB_OuterTile_N   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + FeedB_OuterTile_M  |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ FeedB_K          |        ?|        ?|      1095|          -|          -|            ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Memory.cpp:412]   --->   Operation 8 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%size_m_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 10 'read' 'size_m_4' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.39ns)   --->   "%size_k_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_k"   --->   Operation 12 'read' 'size_k_2' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%size_n_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 14 'read' 'size_n_4' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer = alloca i64 1" [../kernel/Memory.cpp:417]   --->   Operation 17 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %size_n_4" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:404]   --->   Operation 18 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln111 = add i33 %zext_ln111, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:404]   --->   Operation 19 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln111, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:404]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %size_m_4" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:404]   --->   Operation 21 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln116 = add i33 %zext_ln116, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:404]   --->   Operation 22 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln116, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:127->../kernel/Memory.cpp:404]   --->   Operation 23 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln412 = store i24 0, i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 24 'store' 'store_ln412' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln412 = br void %FeedB_OuterTile_M" [../kernel/Memory.cpp:412]   --->   Operation 25 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n0_33 = load i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 26 'load' 'n0_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.83ns)   --->   "%icmp_ln412 = icmp_eq  i24 %n0_33, i24 %trunc_ln" [../kernel/Memory.cpp:412]   --->   Operation 27 'icmp' 'icmp_ln412' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.83ns)   --->   "%n0_34 = add i24 %n0_33, i24 1" [../kernel/Memory.cpp:412]   --->   Operation 28 'add' 'n0_34' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412, void %FeedB_OuterTile_M.split, void %for.end48.loopexit" [../kernel/Memory.cpp:412]   --->   Operation 29 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln412 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Memory.cpp:412]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln412' <Predicate = (!icmp_ln412)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../kernel/Memory.cpp:412]   --->   Operation 31 'specloopname' 'specloopname_ln412' <Predicate = (!icmp_ln412)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln414 = br void %FeedB_K" [../kernel/Memory.cpp:414]   --->   Operation 32 'br' 'br_ln414' <Predicate = (!icmp_ln412)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [../kernel/Memory.cpp:438]   --->   Operation 33 'ret' 'ret_ln438' <Predicate = (icmp_ln412)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %FeedB_OuterTile_M.split, i24 %m0_1, void %for.inc43.loopexit"   --->   Operation 34 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.83ns)   --->   "%icmp_ln414 = icmp_eq  i24 %m0, i24 %trunc_ln9" [../kernel/Memory.cpp:414]   --->   Operation 35 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.83ns)   --->   "%m0_1 = add i24 %m0, i24 1" [../kernel/Memory.cpp:414]   --->   Operation 36 'add' 'm0_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %FeedB_K.split, void %for.inc46.loopexit" [../kernel/Memory.cpp:414]   --->   Operation 37 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Memory.cpp:414]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../kernel/Memory.cpp:414]   --->   Operation 39 'specloopname' 'specloopname_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln416 = br void %for.body18" [../kernel/Memory.cpp:416]   --->   Operation 40 'br' 'br_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln412 = store i24 %n0_34, i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 41 'store' 'store_ln412' <Predicate = (icmp_ln414)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln412 = br void %FeedB_OuterTile_M" [../kernel/Memory.cpp:412]   --->   Operation 42 'br' 'br_ln412' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k_04 = phi i32 0, void %FeedB_K.split, i32 %k, void %for.body18.split"   --->   Operation 43 'phi' 'k_04' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln416 = icmp_eq  i32 %k_04, i32 %size_k_2" [../kernel/Memory.cpp:416]   --->   Operation 44 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%k = add i32 %k_04, i32 1" [../kernel/Memory.cpp:416]   --->   Operation 45 'add' 'k' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.body18.split, void %for.inc43.loopexit" [../kernel/Memory.cpp:416]   --->   Operation 46 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_1, i256 %buffer"   --->   Operation 47 'call' 'call_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln414 = br void %FeedB_K" [../kernel/Memory.cpp:414]   --->   Operation 48 'br' 'br_ln414' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 49 [1/2] (1.48ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_1, i256 %buffer"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, i256 %bPipes_0, i256 %bFeed, i256 %buffer"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln416 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../kernel/Memory.cpp:416]   --->   Operation 52 'specloopname' 'specloopname_ln416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (1.50ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, i256 %bPipes_0, i256 %bFeed, i256 %buffer"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 1.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.body18" [../kernel/Memory.cpp:416]   --->   Operation 54 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.278ns
The critical path consists of the following:
	fifo read operation ('size_n') on port 'size_n' [12]  (1.398 ns)
	'add' operation 33 bit ('add_ln111', /home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:404) [17]  (0.880 ns)

 <State 2>: 1.220ns
The critical path consists of the following:
	'load' operation 24 bit ('n0', ../kernel/Memory.cpp:412) on local variable 'n0', ../kernel/Memory.cpp:412 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln412', ../kernel/Memory.cpp:412) [26]  (0.833 ns)
	blocking operation 0.387 ns on control path)

 <State 3>: 1.220ns
The critical path consists of the following:
	'phi' operation 24 bit ('m0') with incoming values : ('m0', ../kernel/Memory.cpp:414) [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln414', ../kernel/Memory.cpp:414) [35]  (0.833 ns)
	blocking operation 0.387 ns on control path)

 <State 4>: 0.880ns
The critical path consists of the following:
	'phi' operation 32 bit ('k') with incoming values : ('k', ../kernel/Memory.cpp:416) [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln416', ../kernel/Memory.cpp:416) [44]  (0.880 ns)

 <State 5>: 1.480ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FeedB_Pipeline_1' [49]  (1.480 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.509ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M' [51]  (1.509 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
