         Version 1.0 2009
Features
  PEX 8632 Vitals
                                                                PEX 8632
  o 32-lane, 12-port PCIe Gen2 switch
    - Integrated 5.0 GT/s SerDes
  o 27 x 27mm2, 676-pin FCBGA package             PCIe Gen2, 5.0GT/s 32-lane, 12-port Switch
  o Typical Power: 2.7 Watts
                                                The ExpressLaneTM PEX 8632 device offers PCI Express switching
                                                capability enabling users to add scalable high bandwidth, non-blocking
  PEX 8632 Key Features
                                                interconnection to a wide variety of applications including servers,
  o Standards Compliant
    - PCI Express Base Specification, r2.0      storage systems, and communications platforms. The PEX 8632 is
      (backwards compatible w/ PCIe r1.0a/1.1)  well suited for fan-out, aggregation, and peer-to-peer applications.
    - PCI Power Management Spec, r1.2
    - Microsoft Vista Compliant
    - Supports Access Control Services          High Performance & Low Packet Latency
    - Dynamic link-width control                The PEX 8632 architecture supports packet cut-thru with a maximum
    - Dynamic SerDes speed control              latency of 160ns (x8 to x8). This, combined with large packet memory and
  o High Performance                            non-blocking internal switch architecture, provides full line rate on all ports
    - Non-blocking switch fabric
    - Full line rate on all ports
                                                for performance-hungry applications such as servers and switch fabrics.
    - Packet Cut-Thru with 160ns max packet     The low latency enables applications to achieve high throughput and
      latency (x8 to x8)                        performance. In addition to low latency, the device supports a max payload
    - 2KB Max Payload Size                      size of 2048 bytes, enabling the user to achieve even higher throughput.
    - Read Pacing (bandwidth throttling)
    - Dual-Cast
  o Flexible Configuration                      Data Integrity
    - Ports configurable as x1, x2, x4, x8, x16 The PEX 8632 provides end-to-end CRC (ECRC) protection and Poison bit
    - Registers configurable with strapping     support to enable designs that require end-to-end data integrity. PLX also
      pins, EEPROM, I2C, or host software       supports data path parity and memory (RAM) error correction as packets
    - Lane and polarity reversal
    - Compatible with PCIe 1.0a PM
                                                pass through the switch.
  o Dual-Host & Fail-Over Support
    - Configurable Non-Transparent port         Flexible Register & Port Configuration
    - Moveable upstream port                    The PEX 8632’s 12 ports can be configured to lane widths of x1, x2, x4, x8,
    - Crosslink port capability                 or x16. Flexible buffer allocation, along with the device's flexible packet
  o Quality of Service (QoS)
    - Eight traffic classes per port            flow control, maximizes throughput for applications where more traffic
    - Weighted round-robin source               flows in the downstream, rather than upstream, direction. Any port can be
      port arbitration                          designated as the upstream port, which can be changed dynamically. The
  o Reliability, Availability, Serviceability   PEX 8632 also provides
    - 3 Hot Plug Ports with native HP Signals                                             x4
    - All ports hot plug capable thru I2C
                                                several ways to configure                                            x8
      (Hot Plug Controller on every port)       its registers. The device
    - ECRC and Poison bit support               can be configured
    - Data Path parity                          through strapping pins,             PEX 8632                   PEX 8632
    - Memory (RAM) Error Correction             I2C interface, host
    - INTA# and FATAL_ERR# signals
    - Advanced Error Reporting                  software, or an optional
    - Port Status bits and GPIO available       serial EEPROM. This
                                                                                 3 x4 8 x2                   2 x8 2 x4
    - Per port error diagnostics                allows for easy debug
    - Performance Monitoring                    during the development
      • Per port payload & header counters                                                x8                         x16
                                                phase, performance
                                                monitoring during the
                                                operation phase, and
                                                driver or software                  PEX 8632                   PEX 8632
                                                upgrade. Figure 1 shows
                                                some of the PEX 8632’s
                                                common port                          10 x2                     x8      x8
                                                configurations.               Figure 1. Common Port Configurations


Dual-Host & Failover Support                                      support hot-plug capability through external logic via the
The PEX 8632 product supports a Non-Transparent                   I2C interface.
(NT) Port, which enables the implementation of multi-
host systems in communications, storage, and blade                SerDes Power and Signal Management
server applications. The NT port allows systems to                The PEX 8632 supports software control of the SerDes
isolate host memory             Primary
                                                                  outputs to allow optimization of power and signal
                                Primary Host
                                        Host    Secondary
                                                Secondary Host
                                                          Host
domains by presenting              CPU              CPU           strength in a system. The PLX SerDes implementation
the processor subsystem                                           supports four levels of power – off, low, typical, and
as an endpoint rather                                             high. The SerDes block also supports loop-back modes
than another memory                Root                           and advanced reporting of error conditions, which
system. Base address            Complex                           enables efficient management of the entire system.
registers are used to
translate addresses;                      NT
                                                                  Interoperability
doorbell registers are                                            The PEX 8632 is designed to be fully compliant with the
                                PEX 8632          Non-Transparent
used to send interrupts                                           PCI Express Base Specification r2.0, and is backwards
                                                         Port
between the                                                       compatible to PCI Express Base Specification r1.1 and
address domains;        End        End       End                  r1.0a. Additionally, it supports auto-negotiation, lane
and scratchpad          Point      Point     Point                reversal, and polarity reversal. Furthermore, the PEX
registers               Figure 2. Non-Transparent Port            8632 is designed for Microsoft Vista compliance. All
(accessible from both CPUs) allow inter-processor                 PLX switches undergo thorough interoperability testing
communication (see Figure 2).                                     in PLX’s Interoperability Lab and compliance testing
                                                                  at the PCI-SIG plug-fest.
Dual Cast
The PEX 8632 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one
ingress port to two egress ports allowing for higher              Applications
performance in dual-graphics, storage, security, and
redundant applications.                                           Suitable for host-centric as well as peer-to-peer traffic
                                                                  patterns, the PEX 8632 can be configured for a broad
Read Pacing                                                       range of form factors and applications.
The Read Pacing feature allows users to throttle the
amount of read requests being made by downstream                  Host Centric Fan-out
devices. When a downstream device requests several                The PEX 8632, with its symmetric or asymmetric lane
long reads back-to-back, the Root Complex gets tied up            configuration capability, allows user-specific tuning to a
in serving this downstream port. If this port has a narrow        variety of host-centric applications. Figure 3 shows a
link and is therefore slow in receiving these read packets        typical server-based design where the root complex
from the Root Complex, then other downstream ports                provides a PCI Express link that needs to be expanded to
may become starved – thus, impacting performance. The             a larger number of smaller ports for a variety of I/O
Read Pacing feature enhances performances by allowing             functions. In this example, the PEX 8632 has an 8-lane
for the adequate servicing of all downstream devices.             upstream port, and four downstream ports using a
                                                                  combination of x4 and x8 links.
Hot Plug for High Availability                                                             CPU   CPU
Hot plug capability allows users to replace hardware                                       CPU   CPU
modules and perform maintenance without powering
down the system. The PEX 8632 hot plug capability
                                                                                          Chipset          Memory
feature makes it suitable for High Availability (HA)
applications. Three downstream ports include a                                                       x8
                                                                                     x4
Standard Hot Plug Controller. If the PEX 8632 is used in                 Endpoint
an application where one or more of its downstream                                    x8
ports connect to PCI Express slots, each port’s Hot Plug                                       PEX 8632
Controller can be used to manage the hot-plug event of
                                                                                           x8             x4
its associated slot. Every port on the PEX 8632 is                            Endpoint
equipped with a hot-plug control/status register to                                           x8        x4
                                                                                Figure 3. Fan-in/out Usage


Backwards Compatibility with PCIe Gen1                       20 AMC Blades         Fabric
The PEX 8632 enables a PCIe Gen2 native chipset to
create PCIe Gen1 (2.5 Gbps) slots and/or communicate                                              To
with PCIe Gen1 endpoints. The PEX 8632 is backwards                                            Backplane
compatible with PCIe Gen1 devices and will                                                                               CPU
                                                                                                           PEX 8632
automatically negotiate down to Gen1 bit-rates (2.5
Gpbs) when connected to a Gen1 endpoint. In Figure 3,
the PCIe slots connected to the PEX 8632’s downstream
ports can be populated with either PCIe Gen1 or PCIe                                                              NT
Gen 2 devices. Conversely, the PEX 8632 can be used to                                                                To other
                                                                                                           PEX 8632    Fabric
create Gen 2 slots on a Gen 1 native Chip Set in the
same fashion.
                        CPU    CPU
                                                              Figure 5. ATCA/MicroTCA Backplane Usage
                        CPU    CPU
                                                           Failover Storage Systems with Dual Cast
                          Gen2                             The PEX 8632’s Dual Cast feature proves to be very
                                             Memory
                        Chipset                            useful in storage systems. In the example shown in
                                                           Figure 6, the Dual Cast feature enables the PEX 8632 to
                  x16              x8                      copy data going to its two downstream ports to the
   Graphics Slot                                           backup system and vice versa (see yellow traffic
                                                           patterns) in one transaction as opposed to having to
                                                           execute two separate transactions to send data to the
                           PEX 8632
                                                           redundant chassis. By offloading the task of backing up
                                                           data onto the secondary system, processor and system
                      x4              Four x4 Gen1 slots
                                                           performance is enhanced. Non-Transparent (NT) ports
      Endpoint
                                                           are used to isolate the host domains of the backup
                        x4
      Endpoint                                             system from the primary system.
                                                                                                                       Backup
                                                               CPU    CPU                            CPU   CPU
                                                                                                                       System
        Figure 4. Creating PCIe Gen1 Slots                     CPU    CPU                            CPU   CPU
Backplane Communication                                                          Memory                              Memory
                                                               Chipset                               Chipset
The PEX 8632 is also well suited for backplane
applications demanding a large number of ports. Figure           x8                                    x8
5 represents an ATCA or MicroTCA backplane                                           x8                    PEX
application with two switch fabric blades and multiple                                            NT       8632
AMC blades. In this example, two PEX 8632s provide            PEX 8632
peer-to-peer data exchange for up to 20 AMC blades            x8               x8              x8              x8
connecting to the switch fabric. The PEX 8632 utilizes
its NT port to isolate the hosts on the switch fabrics and                    NT                     NT
the remaining 10 downstream ports on each switch are
used to fan-out to the 20 AMC blades (or 10 AMC                     PEX 8616               PEX 8616
                                                                   x4         x4            x4         x4
Carrier Modules).
                                                                    FC       FC             FC        FC
                                                                  Control  Control        Control  Control
                                                                   8 Disk Chassis         8 Disk Chassis
                                                                 Figure 6. Dual Cast in Storage Systems


 Software Usage Model                                                                      Development Tools
 From a system model viewpoint, each PCI Express port                                      PLX offers hardware and software tools to enable rapid
 is a virtual PCI to PCI bridge device and has its own set                                 customer design activity. These tools consist of a
 of PCI Express configuration registers. It is through the                                 hardware module (PEX 8632RDK), hardware
 upstream port that the BIOS or host can configure the                                     documentation (available at www.plxtech.com), and a
 other ports using standard PCI enumeration. The virtual                                   Software Development Kit (also available at
 PCI to PCI bridges within the PEX 8632 are compliant                                      www.plxtech.com).
 to the PCI and PCI Express system models. The
 Configuration Space Registers (CSRs) in a virtual                                         ExpressLane PEX 8632RDK
 primary/secondary PCI to PCI bridge are accessible by                                     The PEX 8632RDK is a hardware module containing the
 type 0 configuration cycles through the virtual primary                                   PEX 8632 which plugs right into your system. The
 bus interface (matching bus number, device number, and                                    PEX 8632RDK can be used to test and validate customer
 function number).                                                                         software, or used as an evaluation vehicle for PEX 8632
                                                                                           features and benefits. The PEX 8632RDK provides
 Interrupt Sources/Events                                                                  everything that a user needs to get their hardware and
 The PEX 8632 switch supports the INTx interrupt                                           software development started.
 message type (compatible with PCI 2.3 Interrupt signals)
 or Message Signaled Interrupts (MSI) when enabled.                                        Software Development Kit (SDK)
 Interrupts/messages are generated by PEX 8632 for hot                                     PLX’s Software Development Kit is available for
 plug events, doorbell interrupts, baseline error reporting,                               download at www.plxtech.com/sdk. The software
 and advanced error reporting.                                                             development kit includes drivers, source code, and GUI
                                                                                           interfaces to aid in configuring and debugging the
                                                                                           PEX 8632.
                                              Product Ordering Information
                                               Part Number                     Description
 PLX Technology, Inc.                          PEX8632-BB50BC                  32-Lane, 12-Port PCI Express Switch (27x27mm2)
 870 Maude Ave.                                PEX8632-BB50BC F                32-Lane, 12-Port PCI Express Switch, Pb-Free (27x27mm2)
 Sunnyvale, CA 94085 USA                       PEX8632-BB RDK                  PEX 8632 Rapid Development Kit
 Email: info@plxtech.com                      Please visit the PLX Web site at http://www.plxtech.com or contact PLX sales at 408-774-9060 for sampling.
 Web Site: www.plxtech.com
© 2009 PLX Technology, Inc. All rights reserved. PLX and the PLX logo are registered trademarks of PLX Technology, Inc. ExpressLane is a trademark of PLX Technology,
Inc., which may be registered in some jurisdiction. All other product names that appear in this material are for identification purposes only and are acknowledged to be
trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no
responsibility for any errors that may appear in this material. PLX Technology, Inc. reserves the right, without notice, to make changes in product design or specification.
PEX8632-SIL-PB-1.0                                                                                                                                                         04/09


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Broadcom Limited:
 PEX8632-BB50RBC G
