config dummy_root_design;
design hdl_lib_lib.dummy_root_design:sch_1;
liblist hdl_lib_lib;
viewlist chips, pic_1, picopt_1, sch_1, schematic, entity, functional;
stoplist chips;
endconfig
