Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Fri Apr 30 15:38:25 2021
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.108        0.000                      0                 7251        0.004        0.000                      0                 7251        0.473        0.000                       0                  4062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clk_mgtrefclk_p                                                                             {0.000 4.000}          8.000           125.000         
  qpll0outclk_out[0]                                                                        {0.000 0.080}          0.160           6250.000        
    rxoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
    txoutclk_out[0]                                                                         {0.000 1.600}          3.200           312.500         
  qpll0outrefclk_out[0]                                                                     {0.000 4.000}          8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}          5.000           200.000         
sys_clock_m0/inst/clk_in1                                                                   {0.000 2.500}          5.000           200.000         
  clk_out1_sys_clock                                                                        {0.000 5.000}          10.000          100.000         
  clkfbout_sys_clock                                                                        {0.000 2.500}          5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    rxoutclk_out[0]                                                                               0.108        0.000                      0                 1682        0.034        0.000                      0                 1682        0.486        0.000                       0                  1041  
    txoutclk_out[0]                                                                               1.315        0.000                      0                  401        0.037        0.000                      0                  401        0.473        0.000                       0                   143  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.764        0.000                      0                  968        0.043        0.000                      0                  968       15.832        0.000                       0                   492  
sys_clock_m0/inst/clk_in1                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_clock                                                                              5.929        0.000                      0                 3673        0.004        0.000                      0                 3673        4.020        0.000                       0                  2382  
  clkfbout_sys_clock                                                                                                                                                                                                                          3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]  rxoutclk_out[0]        1.139        0.000                      0                   16        0.032        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_clock                                                                          clk_out1_sys_clock                                                                                8.225        0.000                      0                   97        0.092        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.441        0.000                      0                  100        0.120        0.000                      0                  100  
**async_default**                                                                           rxoutclk_out[0]                                                                             rxoutclk_out[0]                                                                                   1.487        0.000                      0                  195        0.325        0.000                      0                  195  
**async_default**                                                                           txoutclk_out[0]                                                                             txoutclk_out[0]                                                                                   1.755        0.000                      0                  119        0.203        0.000                      0                  119  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.299ns (45.230%)  route 1.573ns (54.770%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.394     5.722    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[20]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y11         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.299ns (45.230%)  route 1.573ns (54.770%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.394     5.722    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[21]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y11         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.299ns (45.230%)  route 1.573ns (54.770%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.394     5.722    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[22]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y11         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 1.299ns (45.230%)  route 1.573ns (54.770%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.394     5.722    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[23]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y11         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.299ns (45.309%)  route 1.568ns (54.691%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 5.705 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.729ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.389     5.717    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.176     5.705    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[16]/C
                         clock pessimism              0.209     5.914    
                         clock uncertainty           -0.035     5.879    
    SLICE_X96Y11         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     5.832    packet_rec_m0/error_packet_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.299ns (45.309%)  route 1.568ns (54.691%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 5.705 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.729ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.389     5.717    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.176     5.705    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[17]/C
                         clock pessimism              0.209     5.914    
                         clock uncertainty           -0.035     5.879    
    SLICE_X96Y11         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.832    packet_rec_m0/error_packet_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.299ns (45.309%)  route 1.568ns (54.691%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 5.705 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.729ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.389     5.717    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.176     5.705    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[18]/C
                         clock pessimism              0.209     5.914    
                         clock uncertainty           -0.035     5.879    
    SLICE_X96Y11         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.832    packet_rec_m0/error_packet_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.299ns (45.309%)  route 1.568ns (54.691%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 5.705 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.729ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.389     5.717    packet_rec_m0/error_packet_cnt
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.176     5.705    packet_rec_m0/rx_clk
    SLICE_X96Y11         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[19]/C
                         clock pessimism              0.209     5.914    
                         clock uncertainty           -0.035     5.879    
    SLICE_X96Y11         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.832    packet_rec_m0/error_packet_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          5.832    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.299ns (45.579%)  route 1.551ns (54.421%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.372     5.700    packet_rec_m0/error_packet_cnt
    SLICE_X96Y10         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y10         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[12]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y10         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 packet_rec_m0/last_sequence_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.299ns (45.579%)  route 1.551ns (54.421%))
  Logic Levels:           6  (CARRY8=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 5.703 - 3.200 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.800ns, distribution 1.653ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.729ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.453     2.850    packet_rec_m0/rx_clk
    SLICE_X98Y3          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y3          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.967 r  packet_rec_m0/last_sequence_number_reg[3]/Q
                         net (fo=1, routed)           0.347     3.314    packet_rec_m0/last_sequence_number[3]
    SLICE_X98Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     3.658 r  packet_rec_m0/error_packet_cnt_reg[31]_i_32/CO[7]
                         net (fo=1, routed)           0.027     3.685    packet_rec_m0/error_packet_cnt_reg[31]_i_32_n_0
    SLICE_X98Y5          CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     3.784 r  packet_rec_m0/error_packet_cnt_reg[31]_i_31/O[0]
                         net (fo=1, routed)           0.585     4.369    packet_rec_m0/error_packet_cnt2[9]
    SLICE_X97Y5          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.557 r  packet_rec_m0/error_packet_cnt[31]_i_25/O
                         net (fo=1, routed)           0.000     4.557    packet_rec_m0/error_packet_cnt[31]_i_25_n_0
    SLICE_X97Y5          CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     4.881 r  packet_rec_m0/error_packet_cnt_reg[31]_i_9/CO[7]
                         net (fo=1, routed)           0.027     4.908    packet_rec_m0/error_packet_cnt_reg[31]_i_9_n_0
    SLICE_X97Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.095     5.003 r  packet_rec_m0/error_packet_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.193     5.196    packet_rec_m0/error_packet_cnt1
    SLICE_X97Y7          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     5.328 r  packet_rec_m0/error_packet_cnt[31]_i_1/O
                         net (fo=32, routed)          0.372     5.700    packet_rec_m0/error_packet_cnt
    SLICE_X96Y10         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.174     5.703    packet_rec_m0/rx_clk
    SLICE_X96Y10         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[13]/C
                         clock pessimism              0.209     5.912    
                         clock uncertainty           -0.035     5.877    
    SLICE_X96Y10         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.830    packet_rec_m0/error_packet_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.830    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 word_align_m0/rx_data_align_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.103ns (20.724%)  route 0.394ns (79.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      2.189ns (routing 0.729ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.473ns (routing 0.800ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.189     2.518    word_align_m0/rx_clk
    SLICE_X96Y7          FDRE                                         r  word_align_m0/rx_data_align_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y7          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.621 r  word_align_m0/rx_data_align_reg[15]/Q
                         net (fo=5, routed)           0.394     3.015    u0/inst/ila_core_inst/probe0[15]
    SLICE_X94Y1          SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.473     2.870    u0/inst/ila_core_inst/clk
    SLICE_X94Y1          SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.209     2.661    
    SLICE_X94Y1          SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.320     2.981    u0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.180ns (routing 0.428ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.484ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.180     1.298    u0/inst/ila_core_inst/clk
    SLICE_X94Y3          FDRE                                         r  u0/inst/ila_core_inst/shifted_data_in_reg[8][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.346 r  u0/inst/ila_core_inst/shifted_data_in_reg[8][18]/Q
                         net (fo=1, routed)           0.128     1.474    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][8]
    RAMB36_X9Y0          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.408     1.573    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X9Y0          RAMB36E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.165     1.408    
    RAMB36_X9Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.437    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 packet_rec_m0/sequence_number_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/last_sequence_number_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.174ns (routing 0.428ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.484ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.174     1.292    packet_rec_m0/rx_clk
    SLICE_X97Y4          FDPE                                         r  packet_rec_m0/sequence_number_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4          FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.340 r  packet_rec_m0/sequence_number_reg[16]/Q
                         net (fo=2, routed)           0.131     1.471    packet_rec_m0/sequence_number_reg_n_0_[16]
    SLICE_X98Y5          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.378     1.543    packet_rec_m0/rx_clk
    SLICE_X98Y5          FDCE                                         r  packet_rec_m0/last_sequence_number_reg[16]/C
                         clock pessimism             -0.165     1.378    
    SLICE_X98Y5          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.433    packet_rec_m0/last_sequence_number_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 word_align_m0/gt_rx_data_d0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            word_align_m0/rx_data_align_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.174ns (routing 0.428ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.484ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.174     1.292    word_align_m0/rx_clk
    SLICE_X99Y8          FDRE                                         r  word_align_m0/gt_rx_data_d0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.341 r  word_align_m0/gt_rx_data_d0_reg[24]/Q
                         net (fo=1, routed)           0.033     1.374    word_align_m0/gt_rx_data_d0[24]
    SLICE_X99Y8          LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     1.419 r  word_align_m0/rx_data_align[8]_i_1/O
                         net (fo=1, routed)           0.012     1.431    word_align_m0/rx_data_align[8]_i_1_n_0
    SLICE_X99Y8          FDRE                                         r  word_align_m0/rx_data_align_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.382     1.547    word_align_m0/rx_clk
    SLICE_X99Y8          FDRE                                         r  word_align_m0/rx_data_align_reg[8]/C
                         clock pessimism             -0.213     1.334    
    SLICE_X99Y8          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.390    word_align_m0/rx_data_align_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 packet_rec_m0/packet_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.165ns (routing 0.428ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.484ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.165     1.283    packet_rec_m0/rx_clk
    SLICE_X95Y6          FDCE                                         r  packet_rec_m0/packet_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.332 r  packet_rec_m0/packet_cnt_reg[13]/Q
                         net (fo=3, routed)           0.142     1.474    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[33]
    SLICE_X93Y7          FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.377     1.542    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y7          FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[49]/C
                         clock pessimism             -0.165     1.377    
    SLICE_X93Y7          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.433    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 packet_rec_m0/packet_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.167ns (routing 0.428ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.484ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.167     1.285    packet_rec_m0/rx_clk
    SLICE_X95Y6          FDCE                                         r  packet_rec_m0/packet_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.333 r  packet_rec_m0/packet_cnt_reg[10]/Q
                         net (fo=3, routed)           0.144     1.477    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[30]
    SLICE_X97Y6          FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.379     1.544    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X97Y6          FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[46]/C
                         clock pessimism             -0.165     1.379    
    SLICE_X97Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.435    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 word_align_m0/rx_data_align_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/sequence_number_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.049ns (26.630%)  route 0.135ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.175ns (routing 0.428ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.484ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.175     1.293    word_align_m0/rx_clk
    SLICE_X96Y5          FDRE                                         r  word_align_m0/rx_data_align_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.342 r  word_align_m0/rx_data_align_reg[6]/Q
                         net (fo=6, routed)           0.135     1.477    packet_rec_m0/gt_rx_data[6]
    SLICE_X98Y5          FDPE                                         r  packet_rec_m0/sequence_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.378     1.543    packet_rec_m0/rx_clk
    SLICE_X98Y5          FDPE                                         r  packet_rec_m0/sequence_number_reg[6]/C
                         clock pessimism             -0.165     1.378    
    SLICE_X98Y5          FDPE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.434    packet_rec_m0/sequence_number_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.138ns (routing 0.428ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.484ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.138     1.256    u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X87Y2          FDRE                                         r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y2          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.304 r  u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=9, routed)           0.113     1.417    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[10][5]
    RAMB18_X8Y0          RAMB18E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.397     1.562    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X8Y0          RAMB18E2                                     r  u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.165     1.397    
    RAMB18_X8Y0          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.023     1.374    u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 packet_rec_m0/error_packet_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.048ns (18.533%)  route 0.211ns (81.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.166ns (routing 0.428ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.484ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.166     1.284    packet_rec_m0/rx_clk
    SLICE_X96Y10         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y10         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.332 r  packet_rec_m0/error_packet_cnt_reg[10]/Q
                         net (fo=3, routed)           0.211     1.543    u0/inst/ila_core_inst/probe0[82]
    SLICE_X100Y11        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.378     1.543    u0/inst/ila_core_inst/clk
    SLICE_X100Y11        SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/CLK
                         clock pessimism             -0.165     1.378    
    SLICE_X100Y11        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.120     1.498    u0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 word_align_m0/gt_rx_data_d0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            word_align_m0/rx_data_align_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.173ns (routing 0.428ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.484ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.173     1.291    word_align_m0/rx_clk
    SLICE_X97Y8          FDRE                                         r  word_align_m0/gt_rx_data_d0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.340 r  word_align_m0/gt_rx_data_d0_reg[19]/Q
                         net (fo=1, routed)           0.035     1.375    word_align_m0/gt_rx_data_d0[19]
    SLICE_X97Y8          LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.045     1.420 r  word_align_m0/rx_data_align[3]_i_1/O
                         net (fo=1, routed)           0.015     1.435    word_align_m0/rx_data_align[3]_i_1_n_0
    SLICE_X97Y8          FDRE                                         r  word_align_m0/rx_data_align_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.381     1.546    word_align_m0/rx_clk
    SLICE_X97Y8          FDRE                                         r  word_align_m0/rx_data_align_reg[3]/C
                         clock pessimism             -0.213     1.333    
    SLICE_X97Y8          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.389    word_align_m0/rx_data_align_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.709         3.200       1.491      RAMB36_X9Y0         u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.709         3.200       1.491      RAMB36_X9Y2         u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.017       0.865      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.017       0.865      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 packet_send_m0/check_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 1.096ns (60.821%)  route 0.706ns (39.179%))
  Logic Levels:           5  (CARRY8=3 LUT2=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 4.329 - 3.200 ) 
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.109ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.931     1.328    packet_send_m0/tx_clk
    SLICE_X98Y19         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.443 r  packet_send_m0/check_sum_reg[8]/Q
                         net (fo=3, routed)           0.348     1.791    packet_send_m0/check_sum_reg_n_0_[8]
    SLICE_X99Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.976 r  packet_send_m0/check_sum[15]_i_10/O
                         net (fo=1, routed)           0.000     1.976    packet_send_m0/check_sum[15]_i_10_n_0
    SLICE_X99Y20         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     2.380 r  packet_send_m0/check_sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.407    packet_send_m0/check_sum_reg[15]_i_2_n_0
    SLICE_X99Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  packet_send_m0/check_sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.453    packet_send_m0/check_sum_reg[23]_i_2_n_0
    SLICE_X99Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     2.639 r  packet_send_m0/check_sum_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.278     2.917    packet_send_m0/check_sum_reg[31]_i_3_n_8
    SLICE_X97Y22         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     3.104 r  packet_send_m0/check_sum[31]_i_2/O
                         net (fo=1, routed)           0.026     3.130    packet_send_m0/check_sum[31]
    SLICE_X97Y22         FDCE                                         r  packet_send_m0/check_sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.800     4.329    packet_send_m0/tx_clk
    SLICE_X97Y22         FDCE                                         r  packet_send_m0/check_sum_reg[31]/C
                         clock pessimism              0.093     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X97Y22         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058     4.445    packet_send_m0/check_sum_reg[31]
  -------------------------------------------------------------------
                         required time                          4.445    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 packet_send_m0/data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.575ns (34.024%)  route 1.115ns (65.976%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.109ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.936     1.333    packet_send_m0/tx_clk
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.447 f  packet_send_m0/data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.161     1.608    packet_send_m0/data_cnt__0[2]
    SLICE_X97Y20         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     1.781 r  packet_send_m0/tx_packet_data_rd_i_5/O
                         net (fo=1, routed)           0.276     2.057    packet_send_m0/tx_packet_data_rd_i_5_n_0
    SLICE_X97Y23         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     2.229 r  packet_send_m0/tx_packet_data_rd_i_2/O
                         net (fo=19, routed)          0.242     2.471    packet_send_m0/tx_packet_data_rd_i_2_n_0
    SLICE_X96Y24         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.587 r  packet_send_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.436     3.023    packet_send_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.811     4.340    packet_send_m0/tx_clk
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.139     4.479    
                         clock uncertainty           -0.035     4.444    
    SLICE_X96Y24         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     4.396    packet_send_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 packet_send_m0/data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.575ns (34.024%)  route 1.115ns (65.976%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.109ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.936     1.333    packet_send_m0/tx_clk
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.447 f  packet_send_m0/data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.161     1.608    packet_send_m0/data_cnt__0[2]
    SLICE_X97Y20         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     1.781 r  packet_send_m0/tx_packet_data_rd_i_5/O
                         net (fo=1, routed)           0.276     2.057    packet_send_m0/tx_packet_data_rd_i_5_n_0
    SLICE_X97Y23         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     2.229 r  packet_send_m0/tx_packet_data_rd_i_2/O
                         net (fo=19, routed)          0.242     2.471    packet_send_m0/tx_packet_data_rd_i_2_n_0
    SLICE_X96Y24         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.587 r  packet_send_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.436     3.023    packet_send_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.811     4.340    packet_send_m0/tx_clk
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.139     4.479    
                         clock uncertainty           -0.035     4.444    
    SLICE_X96Y24         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048     4.396    packet_send_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 packet_send_m0/data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.575ns (34.024%)  route 1.115ns (65.976%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.109ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.093ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.936     1.333    packet_send_m0/tx_clk
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.447 f  packet_send_m0/data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.161     1.608    packet_send_m0/data_cnt__0[2]
    SLICE_X97Y20         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     1.781 r  packet_send_m0/tx_packet_data_rd_i_5/O
                         net (fo=1, routed)           0.276     2.057    packet_send_m0/tx_packet_data_rd_i_5_n_0
    SLICE_X97Y23         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     2.229 r  packet_send_m0/tx_packet_data_rd_i_2/O
                         net (fo=19, routed)          0.242     2.471    packet_send_m0/tx_packet_data_rd_i_2_n_0
    SLICE_X96Y24         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.587 r  packet_send_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.436     3.023    packet_send_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.811     4.340    packet_send_m0/tx_clk
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.139     4.479    
                         clock uncertainty           -0.035     4.444    
    SLICE_X96Y24         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     4.396    packet_send_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 packet_send_m0/check_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.996ns (56.081%)  route 0.780ns (43.919%))
  Logic Levels:           5  (CARRY8=3 LUT2=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 4.332 - 3.200 ) 
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.109ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.931     1.328    packet_send_m0/tx_clk
    SLICE_X98Y19         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.443 r  packet_send_m0/check_sum_reg[8]/Q
                         net (fo=3, routed)           0.348     1.791    packet_send_m0/check_sum_reg_n_0_[8]
    SLICE_X99Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.976 r  packet_send_m0/check_sum[15]_i_10/O
                         net (fo=1, routed)           0.000     1.976    packet_send_m0/check_sum[15]_i_10_n_0
    SLICE_X99Y20         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     2.380 r  packet_send_m0/check_sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.407    packet_send_m0/check_sum_reg[15]_i_2_n_0
    SLICE_X99Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  packet_send_m0/check_sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.453    packet_send_m0/check_sum_reg[23]_i_2_n_0
    SLICE_X99Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.594 r  packet_send_m0/check_sum_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.351     2.945    packet_send_m0/check_sum_reg[31]_i_3_n_11
    SLICE_X99Y25         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.077 r  packet_send_m0/check_sum[28]_i_1/O
                         net (fo=1, routed)           0.027     3.104    packet_send_m0/check_sum[28]
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/check_sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.803     4.332    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/check_sum_reg[28]/C
                         clock pessimism              0.139     4.471    
                         clock uncertainty           -0.035     4.436    
    SLICE_X99Y25         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.495    packet_send_m0/check_sum_reg[28]
  -------------------------------------------------------------------
                         required time                          4.495    
                         arrival time                          -3.104    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 packet_send_m0/check_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.085ns (63.376%)  route 0.627ns (36.624%))
  Logic Levels:           5  (CARRY8=3 LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 4.338 - 3.200 ) 
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.109ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.931     1.328    packet_send_m0/tx_clk
    SLICE_X98Y19         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.443 r  packet_send_m0/check_sum_reg[8]/Q
                         net (fo=3, routed)           0.348     1.791    packet_send_m0/check_sum_reg_n_0_[8]
    SLICE_X99Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.976 r  packet_send_m0/check_sum[15]_i_10/O
                         net (fo=1, routed)           0.000     1.976    packet_send_m0/check_sum[15]_i_10_n_0
    SLICE_X99Y20         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     2.380 r  packet_send_m0/check_sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.407    packet_send_m0/check_sum_reg[15]_i_2_n_0
    SLICE_X99Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  packet_send_m0/check_sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.453    packet_send_m0/check_sum_reg[23]_i_2_n_0
    SLICE_X99Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.627 r  packet_send_m0/check_sum_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.198     2.825    packet_send_m0/check_sum_reg[31]_i_3_n_10
    SLICE_X99Y23         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.013 r  packet_send_m0/check_sum[29]_i_1/O
                         net (fo=1, routed)           0.027     3.040    packet_send_m0/check_sum[29]
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/check_sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.809     4.338    packet_send_m0/tx_clk
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/check_sum_reg[29]/C
                         clock pessimism              0.139     4.477    
                         clock uncertainty           -0.035     4.442    
    SLICE_X99Y23         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     4.502    packet_send_m0/check_sum_reg[29]
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 packet_send_m0/gt_tx_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.267ns (19.705%)  route 1.088ns (80.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 4.234 - 3.200 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.109ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.093ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.959     1.356    packet_send_m0/tx_clk
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/gt_tx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y22        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     1.470 r  packet_send_m0/gt_tx_data_reg[18]/Q
                         net (fo=4, routed)           0.575     2.045    tx3_data[18]
    SLICE_X100Y34        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.153     2.198 r  i_85/O
                         net (fo=1, routed)           0.513     2.711    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[82]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.705     4.234    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093     4.327    
                         clock uncertainty           -0.035     4.292    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                     -0.117     4.175    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          4.175    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 packet_send_m0/check_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.974ns (59.246%)  route 0.670ns (40.754%))
  Logic Levels:           4  (CARRY8=2 LUT2=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.109ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.931     1.328    packet_send_m0/tx_clk
    SLICE_X98Y19         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.443 r  packet_send_m0/check_sum_reg[8]/Q
                         net (fo=3, routed)           0.348     1.791    packet_send_m0/check_sum_reg_n_0_[8]
    SLICE_X99Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.976 r  packet_send_m0/check_sum[15]_i_10/O
                         net (fo=1, routed)           0.000     1.976    packet_send_m0/check_sum[15]_i_10_n_0
    SLICE_X99Y20         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     2.380 r  packet_send_m0/check_sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.407    packet_send_m0/check_sum_reg[15]_i_2_n_0
    SLICE_X99Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.540 r  packet_send_m0/check_sum_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.268     2.808    packet_send_m0/check_sum_reg[23]_i_2_n_14
    SLICE_X100Y22        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     2.945 r  packet_send_m0/check_sum[17]_i_1/O
                         net (fo=1, routed)           0.027     2.972    packet_send_m0/check_sum[17]
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/check_sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.814     4.343    packet_send_m0/tx_clk
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/check_sum_reg[17]/C
                         clock pessimism              0.093     4.436    
                         clock uncertainty           -0.035     4.401    
    SLICE_X100Y22        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060     4.461    packet_send_m0/check_sum_reg[17]
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 packet_send_m0/check_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.998ns (61.189%)  route 0.633ns (38.811%))
  Logic Levels:           5  (CARRY8=3 LUT2=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 4.343 - 3.200 ) 
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.109ns, distribution 0.822ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.931     1.328    packet_send_m0/tx_clk
    SLICE_X98Y19         FDCE                                         r  packet_send_m0/check_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.443 r  packet_send_m0/check_sum_reg[8]/Q
                         net (fo=3, routed)           0.348     1.791    packet_send_m0/check_sum_reg_n_0_[8]
    SLICE_X99Y20         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.976 r  packet_send_m0/check_sum[15]_i_10/O
                         net (fo=1, routed)           0.000     1.976    packet_send_m0/check_sum[15]_i_10_n_0
    SLICE_X99Y20         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     2.380 r  packet_send_m0/check_sum_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.407    packet_send_m0/check_sum_reg[15]_i_2_n_0
    SLICE_X99Y21         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     2.426 r  packet_send_m0/check_sum_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027     2.453    packet_send_m0/check_sum_reg[23]_i_2_n_0
    SLICE_X99Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.591 r  packet_send_m0/check_sum_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.208     2.799    packet_send_m0/check_sum_reg[31]_i_3_n_12
    SLICE_X100Y22        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     2.936 r  packet_send_m0/check_sum[27]_i_1/O
                         net (fo=1, routed)           0.023     2.959    packet_send_m0/check_sum[27]
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/check_sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.814     4.343    packet_send_m0/tx_clk
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/check_sum_reg[27]/C
                         clock pessimism              0.093     4.436    
                         clock uncertainty           -0.035     4.401    
    SLICE_X100Y22        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.460    packet_send_m0/check_sum_reg[27]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 packet_send_m0/gt_tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.308ns (22.968%)  route 1.033ns (77.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 4.234 - 3.200 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.952ns (routing 0.109ns, distribution 0.843ns)
  Clock Net Delay (Destination): 0.705ns (routing 0.093ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.952     1.349    packet_send_m0/tx_clk
    SLICE_X99Y18         FDCE                                         r  packet_send_m0/gt_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y18         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.462 r  packet_send_m0/gt_tx_data_reg[7]/Q
                         net (fo=4, routed)           0.582     2.044    tx3_data[7]
    SLICE_X100Y32        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.195     2.239 r  i_96/O
                         net (fo=1, routed)           0.451     2.690    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[71]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.705     4.234    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL                                r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.093     4.327    
                         clock uncertainty           -0.035     4.292    
    GTHE3_CHANNEL_X0Y2   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[7])
                                                     -0.099     4.193    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                  1.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.405     0.523    packet_send_m0/tx_clk
    SLICE_X100Y21        FDCE                                         r  packet_send_m0/check_sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y21        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.572 r  packet_send_m0/check_sum_reg[18]/Q
                         net (fo=3, routed)           0.070     0.642    packet_send_m0/check_sum_reg_n_0_[18]
    SLICE_X100Y22        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.657 r  packet_send_m0/gt_tx_data[18]_i_1/O
                         net (fo=1, routed)           0.016     0.673    packet_send_m0/gt_tx_data[18]_i_1_n_0
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/gt_tx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.505     0.670    packet_send_m0/tx_clk
    SLICE_X100Y22        FDCE                                         r  packet_send_m0/gt_tx_data_reg[18]/C
                         clock pessimism             -0.090     0.580    
    SLICE_X100Y22        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.636    packet_send_m0/gt_tx_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.078ns (45.087%)  route 0.095ns (54.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.404     0.522    packet_send_m0/tx_clk
    SLICE_X97Y22         FDCE                                         r  packet_send_m0/check_sum_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y22         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.570 r  packet_send_m0/check_sum_reg[16]/Q
                         net (fo=3, routed)           0.079     0.649    packet_send_m0/check_sum_reg_n_0_[16]
    SLICE_X99Y23         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     0.679 r  packet_send_m0/gt_tx_data[16]_i_1/O
                         net (fo=1, routed)           0.016     0.695    packet_send_m0/gt_tx_data[16]_i_1_n_0
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/gt_tx_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.505     0.670    packet_send_m0/tx_clk
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/gt_tx_data_reg[16]/C
                         clock pessimism             -0.069     0.601    
    SLICE_X99Y23         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.657    packet_send_m0/gt_tx_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.064ns (34.595%)  route 0.121ns (65.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.075ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.406     0.524    packet_send_m0/tx_clk
    SLICE_X97Y22         FDCE                                         r  packet_send_m0/check_sum_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y22         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.573 r  packet_send_m0/check_sum_reg[26]/Q
                         net (fo=3, routed)           0.105     0.678    packet_send_m0/check_sum_reg_n_0_[26]
    SLICE_X99Y23         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.693 r  packet_send_m0/gt_tx_data[26]_i_1/O
                         net (fo=1, routed)           0.016     0.709    packet_send_m0/gt_tx_data[26]_i_1_n_0
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/gt_tx_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.505     0.670    packet_send_m0/tx_clk
    SLICE_X99Y23         FDCE                                         r  packet_send_m0/gt_tx_data_reg[26]/C
                         clock pessimism             -0.069     0.601    
    SLICE_X99Y23         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.657    packet_send_m0/gt_tx_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 packet_send_m0/check_sum_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.094ns (66.197%)  route 0.048ns (33.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.407     0.525    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/check_sum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.574 r  packet_send_m0/check_sum_reg[28]/Q
                         net (fo=3, routed)           0.036     0.610    packet_send_m0/check_sum_reg_n_0_[28]
    SLICE_X99Y25         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.045     0.655 r  packet_send_m0/gt_tx_data[28]_i_1/O
                         net (fo=1, routed)           0.012     0.667    packet_send_m0/gt_tx_data[28]_i_1_n_0
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.491     0.656    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[28]/C
                         clock pessimism             -0.097     0.559    
    SLICE_X99Y25         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.615    packet_send_m0/gt_tx_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.410     0.528    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.577 r  cnt_reg[5]/Q
                         net (fo=12, routed)          0.035     0.612    cnt_reg__0[5]
    SLICE_X97Y18         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.627 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.642    p_0_in[5]
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.494     0.659    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.126     0.533    
    SLICE_X97Y18         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.589    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.075ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.410     0.528    packet_send_m0/tx_clk
    SLICE_X97Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.576 r  packet_send_m0/data_cnt_reg[14]/Q
                         net (fo=3, routed)           0.036     0.612    packet_send_m0/data_cnt__0[14]
    SLICE_X97Y24         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.627 r  packet_send_m0/data_cnt[14]_i_1/O
                         net (fo=1, routed)           0.016     0.643    packet_send_m0/data_cnt[14]
    SLICE_X97Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.501     0.666    packet_send_m0/tx_clk
    SLICE_X97Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[14]/C
                         clock pessimism             -0.134     0.532    
    SLICE_X97Y24         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.588    packet_send_m0/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.651ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.075ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.403     0.521    packet_send_m0/tx_clk
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y23         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.569 r  packet_send_m0/data_cnt_reg[6]/Q
                         net (fo=7, routed)           0.036     0.605    packet_send_m0/data_cnt__0[6]
    SLICE_X97Y23         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.620 r  packet_send_m0/data_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016     0.636    packet_send_m0/data_cnt[6]
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.486     0.651    packet_send_m0/tx_clk
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[6]/C
                         clock pessimism             -0.126     0.525    
    SLICE_X97Y23         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.581    packet_send_m0/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.075ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.410     0.528    packet_send_m0/tx_clk
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y24         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.576 r  packet_send_m0/data_cnt_reg[7]/Q
                         net (fo=6, routed)           0.037     0.613    packet_send_m0/data_cnt__0[7]
    SLICE_X96Y24         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.628 r  packet_send_m0/data_cnt[7]_i_1/O
                         net (fo=1, routed)           0.016     0.644    packet_send_m0/data_cnt[7]
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.497     0.662    packet_send_m0/tx_clk
    SLICE_X96Y24         FDCE                                         r  packet_send_m0/data_cnt_reg[7]/C
                         clock pessimism             -0.130     0.532    
    SLICE_X96Y24         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.588    packet_send_m0/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.075ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.406     0.524    packet_send_m0/tx_clk
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y21         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.572 r  packet_send_m0/data_cnt_reg[4]/Q
                         net (fo=4, routed)           0.039     0.611    packet_send_m0/data_cnt__0[4]
    SLICE_X97Y21         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.626 r  packet_send_m0/data_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     0.642    packet_send_m0/data_cnt[4]
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.488     0.653    packet_send_m0/tx_clk
    SLICE_X97Y21         FDCE                                         r  packet_send_m0/data_cnt_reg[4]/C
                         clock pessimism             -0.125     0.528    
    SLICE_X97Y21         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.584    packet_send_m0/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packet_send_m0/data_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.064ns (52.893%)  route 0.057ns (47.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.405ns (routing 0.059ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.405     0.523    packet_send_m0/tx_clk
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y23         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.572 r  packet_send_m0/data_cnt_reg[8]/Q
                         net (fo=5, routed)           0.041     0.613    packet_send_m0/data_cnt__0[8]
    SLICE_X97Y23         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.628 r  packet_send_m0/data_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     0.644    packet_send_m0/data_cnt[8]
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.489     0.654    packet_send_m0/tx_clk
    SLICE_X97Y23         FDCE                                         r  packet_send_m0/data_cnt_reg[8]/C
                         clock pessimism             -0.126     0.528    
    SLICE_X97Y23         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.584    packet_send_m0/data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         3.200       0.757      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.379         3.200       1.821      BUFG_GT_X0Y0        gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     FDRE/C                   n/a                      0.550         3.200       2.650      SLICE_X98Y18        cnt_reg[0]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         1.600       0.500      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.043       0.473      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.028       0.488      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.028       0.488      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.028       0.488      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.025       0.495      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.016       0.504      GTHE3_CHANNEL_X0Y0  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.016       0.504      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.016       0.504      GTHE3_CHANNEL_X0Y3  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.043       0.532      GTHE3_CHANNEL_X0Y1  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.028       0.547      GTHE3_CHANNEL_X0Y2  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.000ns (31.075%)  route 2.218ns (68.925%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.726     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y45         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.188     7.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.027     7.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.681    37.410    
                         clock uncertainty           -0.035    37.375    
    SLICE_X87Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 29.764    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.997ns (31.001%)  route 2.219ns (68.999%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.725     7.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y45         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.029     7.668    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.681    37.410    
                         clock uncertainty           -0.035    37.375    
    SLICE_X87Y45         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.946ns (29.880%)  route 2.220ns (70.120%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.648ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.718     7.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y43         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     7.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.037     7.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.774    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.664    37.390    
                         clock uncertainty           -0.035    37.354    
    SLICE_X87Y43         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    37.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.415    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 29.797    

Slack (MET) :             29.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.928ns (29.564%)  route 2.211ns (70.436%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns = ( 36.726 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.648ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.719     7.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y43         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.774    36.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.664    37.390    
                         clock uncertainty           -0.035    37.354    
    SLICE_X87Y43         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    37.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.414    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 29.823    

Slack (MET) :             29.897ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.928ns (30.267%)  route 2.138ns (69.733%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.647     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y44         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     7.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.026     7.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.663    37.392    
                         clock uncertainty           -0.035    37.357    
    SLICE_X87Y44         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    37.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.415    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 29.897    

Slack (MET) :             29.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.927ns (30.245%)  route 2.138ns (69.755%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.644     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y44         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     7.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.029     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.663    37.392    
                         clock uncertainty           -0.035    37.357    
    SLICE_X87Y44         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    37.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.416    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 29.899    

Slack (MET) :             29.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.927ns (30.264%)  route 2.136ns (69.736%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.644     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y44         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     7.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.663    37.392    
                         clock uncertainty           -0.035    37.357    
    SLICE_X87Y44         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.416    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 29.901    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.853ns (27.867%)  route 2.208ns (72.133%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 36.728 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.648ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.716     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y43         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     7.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.776    36.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.663    37.391    
                         clock uncertainty           -0.035    37.356    
    SLICE_X87Y43         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    37.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.415    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.927ns (30.294%)  route 2.133ns (69.706%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 36.729 - 33.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.705ns, distribution 1.297ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.648ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.002     4.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.059     5.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X89Y45         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.406     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X91Y44         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     6.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X91Y44         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[7]
                         net (fo=9, routed)           0.645     7.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y44         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     7.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.023     7.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.777    36.729    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.663    37.392    
                         clock uncertainty           -0.035    37.357    
    SLICE_X87Y44         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    37.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.416    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.667ns (24.879%)  route 2.014ns (75.121%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 36.702 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.648ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.216     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     5.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.518     6.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y31         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     6.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.140     6.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y30         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     6.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.412     7.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.750    36.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y30         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.598    37.300    
                         clock uncertainty           -0.035    37.265    
    SLICE_X82Y30         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    37.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.181    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                 30.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Net Delay (Source):      0.881ns (routing 0.323ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.358ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.881     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X93Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y23         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.034     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[5]
    SLICE_X93Y23         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     2.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.016     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_14
    SLICE_X93Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.049     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X93Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.539     2.110    
    SLICE_X93Y23         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      0.889ns (routing 0.323ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.358ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.889     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/Q
                         net (fo=3, routed)           0.074     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]
    SLICE_X88Y45         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.016     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1_n_0
    SLICE_X88Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.037     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism             -0.493     2.144    
    SLICE_X88Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.841ns (routing 0.323ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.358ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.841     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.037     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][0]
    SLICE_X83Y24         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.015     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.004     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.534     2.070    
    SLICE_X83Y24         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Net Delay (Source):      0.841ns (routing 0.323ns, distribution 0.518ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.358ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.841     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=34, routed)          0.036     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][2]
    SLICE_X83Y24         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1/O
                         net (fo=1, routed)           0.016     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[2]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.004     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.534     2.070    
    SLICE_X83Y24         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.844ns (routing 0.323ns, distribution 0.521ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.358ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.844     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.130     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X86Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.998     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.494     2.104    
    SLICE_X86Y25         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      0.837ns (routing 0.323ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.358ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.837     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.102     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X82Y22         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.987     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y22         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.525     2.062    
    SLICE_X82Y22         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Net Delay (Source):      0.879ns (routing 0.323ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.358ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.879     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.073     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X87Y102        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     2.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.012     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.039     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.531     2.108    
    SLICE_X87Y102        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.885ns (routing 0.323ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.358ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.885     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/Q
                         net (fo=1, routed)           0.031     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[25]
    SLICE_X87Y102        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1/O
                         net (fo=1, routed)           0.015     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1_n_0
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.041     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                         clock pessimism             -0.566     2.075    
    SLICE_X87Y102        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.884ns (routing 0.323ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.358ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.884     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/Q
                         net (fo=1, routed)           0.034     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[29]
    SLICE_X87Y102        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     2.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1/O
                         net (fo=1, routed)           0.012     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1_n_0
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.039     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                         clock pessimism             -0.566     2.073    
    SLICE_X87Y102        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.883ns (routing 0.323ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.358ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.883     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/Q
                         net (fo=1, routed)           0.034     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[17]
    SLICE_X87Y101        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     2.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1/O
                         net (fo=1, routed)           0.012     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1_n_0
    SLICE_X87Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.038     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
                         clock pessimism             -0.566     2.072    
    SLICE_X87Y101        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMG_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y23  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y22  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_m0/inst/clk_in1
  To Clock:  sys_clock_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_m0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clock_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clock
  To Clock:  clk_out1_sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.534ns (13.910%)  route 3.305ns (86.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.706     2.728    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.657    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.534ns (13.910%)  route 3.305ns (86.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.706     2.728    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.657    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.534ns (13.910%)  route 3.305ns (86.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.706     2.728    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.657    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.534ns (13.910%)  route 3.305ns (86.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.706     2.728    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.657    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.534ns (14.053%)  route 3.266ns (85.947%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.217ns = ( 8.783 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.515ns (routing 0.998ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 f  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 f  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 f  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.159     1.913    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.953 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1/O
                         net (fo=2, routed)           0.736     2.689    u0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X82Y9          SRL16E                                       r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.515     8.783    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X82Y9          SRL16E                                       r  u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3/CLK
                         clock pessimism             -0.009     8.774    
                         clock uncertainty           -0.066     8.707    
    SLICE_X82Y9          SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049     8.658    u0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.534ns (14.328%)  route 3.193ns (85.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 8.814 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.998ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.594     2.616    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.546     8.814    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.010     8.804    
                         clock uncertainty           -0.066     8.738    
    SLICE_X89Y5          FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.691    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.534ns (14.328%)  route 3.193ns (85.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 8.814 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.998ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.594     2.616    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.546     8.814    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism             -0.010     8.804    
                         clock uncertainty           -0.066     8.738    
    SLICE_X89Y5          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.691    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.534ns (14.328%)  route 3.193ns (85.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 8.814 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.998ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.228     1.982    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X89Y5          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     2.022 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1/O
                         net (fo=15, routed)          0.594     2.616    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.546     8.814    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X89Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism             -0.010     8.804    
                         clock uncertainty           -0.066     8.738    
    SLICE_X89Y5          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.691    u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.565ns (15.312%)  route 3.125ns (84.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.300     2.054    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X90Y5          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     2.125 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_2/O
                         net (fo=4, routed)           0.454     2.579    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.690    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.565ns (15.312%)  route 3.125ns (84.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 8.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.798ns (routing 1.084ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.998ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.798    -1.111    u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X87Y23         FDRE                                         r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.994 r  u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]/Q
                         net (fo=26, routed)          1.779     0.785    u0/inst/ila_core_inst/u_ila_regs/s_daddr[12]
    SLICE_X86Y7          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     0.990 r  u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2/O
                         net (fo=3, routed)           0.592     1.582    u0/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_3__2_n_0
    SLICE_X88Y6          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     1.754 r  u0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.300     2.054    u0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X90Y5          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     2.125 r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_2/O
                         net (fo=4, routed)           0.454     2.579    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.548     8.816    u0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X90Y5          FDRE                                         r  u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]/C
                         clock pessimism             -0.010     8.806    
                         clock uncertainty           -0.066     8.740    
    SLICE_X90Y5          FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     8.690    u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.195ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.537ns (routing 0.998ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.084ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.537    -1.195    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y10         SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.940 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.940    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y10         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.830    -1.079    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y10         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.188    
    SLICE_X94Y10         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.944    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.195ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.537ns (routing 0.998ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.084ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.537    -1.195    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y11         SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y11         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.940 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.940    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y11         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.830    -1.079    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y11         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.188    
    SLICE_X94Y11         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.944    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.195ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.537ns (routing 0.998ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.084ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.537    -1.195    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y12         SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y12         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.940 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.940    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y12         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.830    -1.079    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y12         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.188    
    SLICE_X94Y12         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.944    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -1.193ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.539ns (routing 0.998ns, distribution 1.541ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.084ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.539    -1.193    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y5          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y5          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.938 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.938    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y5          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.832    -1.077    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y5          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.186    
    SLICE_X94Y5          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.942    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -1.193ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.539ns (routing 0.998ns, distribution 1.541ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.084ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.539    -1.193    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y6          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y6          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.938 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.938    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y6          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.832    -1.077    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y6          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.186    
    SLICE_X94Y6          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.942    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -1.194ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.538ns (routing 0.998ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.084ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.538    -1.194    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y7          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y7          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.939 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.939    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y7          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.831    -1.078    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y7          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.187    
    SLICE_X94Y7          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.943    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.943    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -1.194ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.538ns (routing 0.998ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.084ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.538    -1.194    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y8          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y8          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.939 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.939    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y8          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.831    -1.078    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y8          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.187    
    SLICE_X94Y8          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.943    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.943    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -1.194ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.538ns (routing 0.998ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.084ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.538    -1.194    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y9          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.939 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.939    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X94Y9          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.831    -1.078    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X94Y9          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.109    -1.187    
    SLICE_X94Y9          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.943    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.943    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -1.194ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.538ns (routing 0.998ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.084ns, distribution 1.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.538    -1.194    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X94Y9          SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y9          SRLC32E (Prop_F6LUT_SLICEM_CLK_Q31)
                                                      0.256    -0.938 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlB/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.938    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/CDI
    SLICE_X94Y9          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.831    -1.078    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y9          SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism             -0.109    -1.187    
    SLICE_X94Y9          SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244    -0.943    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                          0.943    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.195ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      2.537ns (routing 0.998ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.084ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     0.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930    -4.152 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    -3.807    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.732 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.537    -1.195    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X94Y10         SRLC32E                                      r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         SRLC32E (Prop_F6LUT_SLICEM_CLK_Q31)
                                                      0.256    -0.939 r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlB/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.939    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CDI
    SLICE_X94Y10         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.830    -1.079    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X94Y10         SRL16E                                       r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism             -0.109    -1.188    
    SLICE_X94Y10         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244    -0.944    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                          0.944    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                  0.005    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y4   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y3   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y3   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.961         10.000      8.039      RAMB18_X8Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y38  gtx_exdes_m0/bufg_clk_freerun_inst/I
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y4   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB18_X8Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y4   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y3   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y0   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y4   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y1   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y3   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y3   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y2   u0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clock
  To Clock:  clkfbout_sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clock_m0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y44     sys_clock_m0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  sys_clock_m0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.114ns (3.567%)  route 3.082ns (96.433%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.708 - 3.200 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.729ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.939     1.336    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.450 r  cnt_reg[6]/Q
                         net (fo=12, routed)          3.082     4.532    u0/inst/ila_core_inst/probe0[110]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.179     5.708    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X94Y20         SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.002     5.671    u0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.117ns (3.718%)  route 3.030ns (96.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.708 - 3.200 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.729ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.939     1.336    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.453 r  cnt_reg[7]/Q
                         net (fo=11, routed)          3.030     4.483    u0/inst/ila_core_inst/probe0[111]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.179     5.708    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X94Y20         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                      0.074     5.747    u0/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.118ns (4.047%)  route 2.798ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.708 - 3.200 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.729ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.941     1.338    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.456 r  cnt_reg[0]/Q
                         net (fo=17, routed)          2.798     4.254    u0/inst/ila_core_inst/probe0[104]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.179     5.708    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X94Y20         SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.002     5.671    u0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.117ns (4.028%)  route 2.788ns (95.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.708 - 3.200 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.729ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.939     1.336    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.453 r  cnt_reg[2]/Q
                         net (fo=15, routed)          2.788     4.241    u0/inst/ila_core_inst/probe0[106]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.179     5.708    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X94Y20         SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.002     5.671    u0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.117ns (4.118%)  route 2.724ns (95.882%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns = ( 5.717 - 3.200 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.729ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.939     1.336    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     1.453 r  cnt_reg[7]/Q
                         net (fo=11, routed)          2.724     4.177    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[95]
    SLICE_X93Y11         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.188     5.717    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y11         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[111]/C
                         clock pessimism              0.000     5.717    
                         clock uncertainty           -0.035     5.682    
    SLICE_X93Y11         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.741    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[111]
  -------------------------------------------------------------------
                         required time                          5.741    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.117ns (4.292%)  route 2.609ns (95.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.508ns = ( 5.708 - 3.200 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.729ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.941     1.338    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.455 r  cnt_reg[1]/Q
                         net (fo=16, routed)          2.609     4.064    u0/inst/ila_core_inst/probe0[105]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.179     5.708    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.035     5.673    
    SLICE_X94Y20         SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.002     5.671    u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.113ns (4.102%)  route 2.642ns (95.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.109ns, distribution 0.830ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.939     1.336    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     1.449 r  cnt_reg[5]/Q
                         net (fo=12, routed)          2.642     4.091    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[93]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X94Y13         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     5.736    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.117ns (4.262%)  route 2.628ns (95.738%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.941     1.338    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.455 r  cnt_reg[4]/Q
                         net (fo=13, routed)          2.628     4.083    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[92]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[108]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X94Y13         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.737    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[108]
  -------------------------------------------------------------------
                         required time                          5.737    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.118ns (4.341%)  route 2.600ns (95.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.941     1.338    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     1.456 r  cnt_reg[0]/Q
                         net (fo=17, routed)          2.600     4.056    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[88]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X94Y13         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.735    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                          5.735    
                         arrival time                          -4.056    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.117ns (4.356%)  route 2.569ns (95.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.941ns (routing 0.109ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.941     1.338    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.455 r  cnt_reg[1]/Q
                         net (fo=16, routed)          2.569     4.024    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[89]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/C
                         clock pessimism              0.000     5.711    
                         clock uncertainty           -0.035     5.676    
    SLICE_X94Y13         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     5.736    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.104ns (5.192%)  route 1.899ns (94.808%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.093ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.463ns (routing 0.800ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.804     1.133    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     1.237 r  cnt_reg[5]/Q
                         net (fo=12, routed)          1.899     3.136    u0/inst/ila_core_inst/probe0[109]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.463     2.860    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism              0.000     2.860    
    SLICE_X94Y20         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.244     3.104    u0/inst/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.106ns (5.173%)  route 1.943ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.093ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.463ns (routing 0.800ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.808     1.137    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     1.243 r  cnt_reg[4]/Q
                         net (fo=13, routed)          1.943     3.186    u0/inst/ila_core_inst/probe0[108]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.463     2.860    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.000     2.860    
    SLICE_X94Y20         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     3.104    u0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.104ns (5.366%)  route 1.834ns (94.634%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.093ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.471ns (routing 0.800ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.808     1.137    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     1.241 r  cnt_reg[3]/Q
                         net (fo=14, routed)          1.834     3.075    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[91]
    SLICE_X93Y11         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.471     2.868    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X93Y11         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[107]/C
                         clock pessimism              0.000     2.868    
    SLICE_X93Y11         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.974    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[107]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.104ns (4.962%)  route 1.992ns (95.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.093ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.463ns (routing 0.800ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.808     1.137    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     1.241 r  cnt_reg[3]/Q
                         net (fo=14, routed)          1.992     3.233    u0/inst/ila_core_inst/probe0[107]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.463     2.860    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
                         clock pessimism              0.000     2.860    
    SLICE_X94Y20         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.104    u0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.107ns (4.850%)  route 2.099ns (95.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.093ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.463ns (routing 0.800ns, distribution 1.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.808     1.137    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107     1.244 r  cnt_reg[1]/Q
                         net (fo=16, routed)          2.099     3.343    u0/inst/ila_core_inst/probe0[105]
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.463     2.860    u0/inst/ila_core_inst/clk
    SLICE_X94Y20         SRL16E                                       r  u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000     2.860    
    SLICE_X94Y20         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.244     3.104    u0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.107ns (5.144%)  route 1.973ns (94.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.093ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.800ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.804     1.133    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     1.240 r  cnt_reg[2]/Q
                         net (fo=15, routed)          1.973     3.213    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[90]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.462     2.859    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[106]/C
                         clock pessimism              0.000     2.859    
    SLICE_X94Y13         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.108     2.967    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.104ns (4.959%)  route 1.993ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    1.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.093ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.800ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     0.046    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.804     1.133    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     1.237 r  cnt_reg[6]/Q
                         net (fo=12, routed)          1.993     3.230    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[94]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.462     2.859    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[110]/C
                         clock pessimism              0.000     2.859    
    SLICE_X94Y13         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.967    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[110]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.048ns (3.617%)  route 1.279ns (96.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.412     0.530    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.578 r  cnt_reg[1]/Q
                         net (fo=16, routed)          1.279     1.857    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[89]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.369     1.534    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]/C
                         clock pessimism              0.000     1.534    
    SLICE_X94Y13         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.589    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.048ns (3.590%)  route 1.289ns (96.410%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.412ns (routing 0.059ns, distribution 0.353ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.412     0.530    tx0_clk
    SLICE_X98Y18         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y18         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.578 r  cnt_reg[0]/Q
                         net (fo=17, routed)          1.289     1.867    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[88]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.369     1.534    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]/C
                         clock pessimism              0.000     1.534    
    SLICE_X94Y13         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.590    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.049ns (3.630%)  route 1.301ns (96.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.410     0.528    tx0_clk
    SLICE_X97Y18         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.577 r  cnt_reg[5]/Q
                         net (fo=12, routed)          1.301     1.878    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe0[93]
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.369     1.534    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X94Y13         FDRE                                         r  u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]/C
                         clock pessimism              0.000     1.534    
    SLICE_X94Y13         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.590    u0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clock
  To Clock:  clk_out1_sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.114ns (7.656%)  route 1.375ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 8.744 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.476ns (routing 0.998ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.375     0.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.476     8.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.009     8.735    
                         clock uncertainty           -0.066     8.669    
    SLICE_X83Y29         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.114ns (8.858%)  route 1.173ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.998ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.173     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.490     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.009     8.749    
                         clock uncertainty           -0.066     8.683    
    SLICE_X86Y29         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.114ns (8.858%)  route 1.173ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.998ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.173     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.490     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.009     8.749    
                         clock uncertainty           -0.066     8.683    
    SLICE_X86Y29         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.114ns (8.858%)  route 1.173ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.998ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.173     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y29         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.490     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y29         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.009     8.749    
                         clock uncertainty           -0.066     8.683    
    SLICE_X86Y29         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.114ns (8.858%)  route 1.173ns (91.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.998ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.173     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X86Y29         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.490     8.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X86Y29         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.009     8.749    
                         clock uncertainty           -0.066     8.683    
    SLICE_X86Y29         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.308ns (25.710%)  route 0.890ns (74.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 8.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.799ns (routing 1.084ns, distribution 1.715ns)
  Clock Net Delay (Destination): 2.494ns (routing 0.998ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.799    -1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y26         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.993 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.288    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X82Y27         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191    -0.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.602     0.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.494     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.009     8.753    
                         clock uncertainty           -0.066     8.687    
    SLICE_X85Y24         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.308ns (25.710%)  route 0.890ns (74.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 8.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.799ns (routing 1.084ns, distribution 1.715ns)
  Clock Net Delay (Destination): 2.494ns (routing 0.998ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.799    -1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y26         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.993 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.288    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X82Y27         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191    -0.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.602     0.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y24         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.494     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y24         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.009     8.753    
                         clock uncertainty           -0.066     8.687    
    SLICE_X85Y24         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.308ns (28.866%)  route 0.759ns (71.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 8.762 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.110ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.799ns (routing 1.084ns, distribution 1.715ns)
  Clock Net Delay (Destination): 2.494ns (routing 0.998ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.799    -1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X82Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y26         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.993 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.288    -0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X82Y27         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191    -0.514 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471    -0.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X83Y26         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.494     8.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X83Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.066     8.828    
                         clock uncertainty           -0.066     8.761    
    SLICE_X83Y26         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  8.722    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.114ns (11.527%)  route 0.875ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 8.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.493ns (routing 0.998ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.875    -0.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.493     8.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.009     8.752    
                         clock uncertainty           -0.066     8.686    
    SLICE_X85Y25         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  8.742    

Slack (MET) :             8.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clock rise@10.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.114ns (11.527%)  route 0.875ns (88.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 8.761 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    -0.009ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.782ns (routing 1.084ns, distribution 1.698ns)
  Clock Net Delay (Destination): 2.493ns (routing 0.998ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     0.865    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.260    -4.395 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.992    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.909 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.782    -1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y25         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -1.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.875    -0.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                     10.000    10.000 r  
    AK17                 IBUFCTRL                     0.000    10.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    10.778    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.930     5.848 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.193    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.268 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        2.493     8.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.009     8.752    
                         clock uncertainty           -0.066     8.686    
    SLICE_X85Y25         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     8.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  8.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.036ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.296ns (routing 0.517ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.572ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.296    -0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X91Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y28         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.664 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.136    -0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y28         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.515    -1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y28         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.411    -0.625    
    SLICE_X92Y28         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005    -0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.572ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.499    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X94Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.411    -0.641    
    SLICE_X94Y26         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.572ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.499    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X94Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.641    
    SLICE_X94Y26         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.572ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.499    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X94Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.411    -0.641    
    SLICE_X94Y26         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.572ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.499    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X94Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.411    -0.641    
    SLICE_X94Y26         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.052ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.572ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.142    -0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X94Y26         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.499    -1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X94Y26         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.411    -0.641    
    SLICE_X94Y26         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.572ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.662 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176    -0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y25         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.523    -1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X95Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.411    -0.617    
    SLICE_X95Y25         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.572ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.662 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176    -0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.523    -1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X95Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.411    -0.617    
    SLICE_X95Y25         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.572ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.662 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176    -0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.523    -1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X95Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.411    -0.617    
    SLICE_X95Y25         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clock rise@0.000ns - clk_out1_sys_clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.429%)  route 0.176ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.028ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      1.299ns (routing 0.517ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.572ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.405    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.607    -2.202 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.036    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.009 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.299    -0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X93Y26         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y26         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.662 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.176    -0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y25         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clock rise edge)
                                                      0.000     0.000 r  
    AK17                 IBUFCTRL                     0.000     0.000 r  sys_clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.457    sys_clock_m0/inst/clk_in1
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.247    -2.790 r  sys_clock_m0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.582    gtx_exdes_m0/hb_gtwiz_reset_clk_freerun_in
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.551 r  gtx_exdes_m0/bufg_clk_freerun_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=2380, routed)        1.523    -1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X95Y25         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.411    -0.617    
    SLICE_X95Y25         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005    -0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.460ns (20.026%)  route 1.837ns (79.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 36.713 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.648ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.792     6.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X85Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.761    36.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.598    37.311    
                         clock uncertainty           -0.035    37.276    
    SLICE_X85Y31         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 30.441    

Slack (MET) :             30.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.460ns (20.026%)  route 1.837ns (79.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 36.713 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.648ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.792     6.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X85Y31         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.761    36.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y31         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.598    37.311    
                         clock uncertainty           -0.035    37.276    
    SLICE_X85Y31         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 30.441    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    

Slack (MET) :             30.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.460ns (22.363%)  route 1.597ns (77.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 36.695 - 33.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.705ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.648ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.367     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         2.006     4.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.571 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.728     5.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.172     5.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.317     5.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y42         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     5.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.552     6.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X84Y30         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.877    34.877    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.743    36.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y30         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.598    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X84Y30         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.176    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                 30.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.358ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X84Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.978     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X84Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.494     2.084    
    SLICE_X84Y23         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.358ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X84Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.978     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X84Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.494     2.084    
    SLICE_X84Y23         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.358ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X84Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.978     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X84Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.494     2.084    
    SLICE_X84Y23         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.358ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X84Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.978     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X84Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.494     2.084    
    SLICE_X84Y23         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.358ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X84Y23         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.978     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.494     2.084    
    SLICE_X84Y23         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.358ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.162     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X83Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.001     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.525     2.076    
    SLICE_X83Y24         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.358ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.162     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X83Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.001     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.525     2.076    
    SLICE_X83Y24         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.358ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.162     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X83Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.001     2.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.525     2.076    
    SLICE_X83Y24         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.358ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X83Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.004     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.524     2.080    
    SLICE_X83Y24         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      0.834ns (routing 0.323ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.358ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.158     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         0.834     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y23         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y23         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.169     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X83Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.569     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=491, routed)         1.004     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X83Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.524     2.080    
    SLICE_X83Y24         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.114ns (7.636%)  route 1.379ns (92.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.379     4.316    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[2]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y1         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[2]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.114ns (7.636%)  route 1.379ns (92.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.379     4.316    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[3]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y1         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[3]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[4]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.114ns (7.636%)  route 1.379ns (92.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.379     4.316    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[4]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y1         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[6]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.114ns (7.636%)  route 1.379ns (92.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.379     4.316    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[6]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y1         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[6]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.114ns (7.682%)  route 1.370ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 5.710 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.729ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.370     4.307    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.181     5.710    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[0]/C
                         clock pessimism              0.209     5.919    
                         clock uncertainty           -0.035     5.884    
    SLICE_X100Y1         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     5.802    packet_rec_m0/check_sum_reg[0]
  -------------------------------------------------------------------
                         required time                          5.802    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.114ns (7.682%)  route 1.370ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 5.710 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.729ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.370     4.307    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.181     5.710    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[1]/C
                         clock pessimism              0.209     5.919    
                         clock uncertainty           -0.035     5.884    
    SLICE_X100Y1         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     5.802    packet_rec_m0/check_sum_reg[1]
  -------------------------------------------------------------------
                         required time                          5.802    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.114ns (7.682%)  route 1.370ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 5.710 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.729ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.370     4.307    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.181     5.710    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[5]/C
                         clock pessimism              0.209     5.919    
                         clock uncertainty           -0.035     5.884    
    SLICE_X100Y1         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     5.802    packet_rec_m0/check_sum_reg[5]
  -------------------------------------------------------------------
                         required time                          5.802    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.114ns (7.682%)  route 1.370ns (92.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 5.710 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.729ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.370     4.307    packet_rec_m0/rst
    SLICE_X100Y1         FDCE                                         f  packet_rec_m0/check_sum_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.181     5.710    packet_rec_m0/rx_clk
    SLICE_X100Y1         FDCE                                         r  packet_rec_m0/check_sum_reg[7]/C
                         clock pessimism              0.209     5.919    
                         clock uncertainty           -0.035     5.884    
    SLICE_X100Y1         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     5.802    packet_rec_m0/check_sum_reg[7]
  -------------------------------------------------------------------
                         required time                          5.802    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[12]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.114ns (7.692%)  route 1.368ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.368     4.305    packet_rec_m0/rst
    SLICE_X100Y2         FDCE                                         f  packet_rec_m0/check_sum_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y2         FDCE                                         r  packet_rec_m0/check_sum_reg[12]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y2         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[12]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/check_sum_reg[15]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (rxoutclk_out[0] rise@3.200ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.114ns (7.692%)  route 1.368ns (92.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 5.711 - 3.200 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 0.800ns, distribution 1.626ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.729ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.426     2.823    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.937 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         1.368     4.305    packet_rec_m0/rst
    SLICE_X100Y2         FDCE                                         f  packet_rec_m0/check_sum_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        2.182     5.711    packet_rec_m0/rx_clk
    SLICE_X100Y2         FDCE                                         r  packet_rec_m0/check_sum_reg[15]/C
                         clock pessimism              0.209     5.920    
                         clock uncertainty           -0.035     5.885    
    SLICE_X100Y2         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     5.803    packet_rec_m0/check_sum_reg[15]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[28]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.049ns (11.557%)  route 0.375ns (88.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.484ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.375     1.689    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.359     1.524    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[28]/C
                         clock pessimism             -0.165     1.359    
    SLICE_X96Y12         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.364    packet_rec_m0/error_packet_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[29]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.049ns (11.557%)  route 0.375ns (88.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.484ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.375     1.689    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.359     1.524    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[29]/C
                         clock pessimism             -0.165     1.359    
    SLICE_X96Y12         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.364    packet_rec_m0/error_packet_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[30]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.049ns (11.557%)  route 0.375ns (88.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.484ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.375     1.689    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.359     1.524    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[30]/C
                         clock pessimism             -0.165     1.359    
    SLICE_X96Y12         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.364    packet_rec_m0/error_packet_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[31]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.049ns (11.557%)  route 0.375ns (88.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.484ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.375     1.689    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.359     1.524    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[31]/C
                         clock pessimism             -0.165     1.359    
    SLICE_X96Y12         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.364    packet_rec_m0/error_packet_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[24]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.049ns (11.422%)  route 0.380ns (88.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.484ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.380     1.694    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.361     1.526    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[24]/C
                         clock pessimism             -0.165     1.361    
    SLICE_X96Y12         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.366    packet_rec_m0/error_packet_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[25]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.049ns (11.422%)  route 0.380ns (88.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.484ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.380     1.694    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.361     1.526    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[25]/C
                         clock pessimism             -0.165     1.361    
    SLICE_X96Y12         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.366    packet_rec_m0/error_packet_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[26]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.049ns (11.422%)  route 0.380ns (88.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.484ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.380     1.694    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.361     1.526    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[26]/C
                         clock pessimism             -0.165     1.361    
    SLICE_X96Y12         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.366    packet_rec_m0/error_packet_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/error_packet_cnt_reg[27]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.049ns (11.422%)  route 0.380ns (88.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.484ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.380     1.694    packet_rec_m0/rst
    SLICE_X96Y12         FDCE                                         f  packet_rec_m0/error_packet_cnt_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.361     1.526    packet_rec_m0/rx_clk
    SLICE_X96Y12         FDCE                                         r  packet_rec_m0/error_packet_cnt_reg[27]/C
                         clock pessimism             -0.165     1.361    
    SLICE_X96Y12         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.366    packet_rec_m0/error_packet_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[28]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.049ns (10.538%)  route 0.416ns (89.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.416     1.730    packet_rec_m0/rst
    SLICE_X95Y8          FDCE                                         f  packet_rec_m0/packet_cnt_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.369     1.534    packet_rec_m0/rx_clk
    SLICE_X95Y8          FDCE                                         r  packet_rec_m0/packet_cnt_reg[28]/C
                         clock pessimism             -0.165     1.369    
    SLICE_X95Y8          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.374    packet_rec_m0/packet_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_rec_m0/packet_cnt_reg[29]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.049ns (10.538%)  route 0.416ns (89.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.147ns (routing 0.428ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.484ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.147     1.265    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y30         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.314 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=197, routed)         0.416     1.730    packet_rec_m0/rst
    SLICE_X95Y8          FDCE                                         f  packet_rec_m0/packet_cnt_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/rxoutclk_out[0]
    BUFG_GT_X0Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=1040, routed)        1.369     1.534    packet_rec_m0/rx_clk
    SLICE_X95Y8          FDCE                                         r  packet_rec_m0/packet_cnt_reg[29]/C
                         clock pessimism             -0.165     1.369    
    SLICE_X95Y8          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.374    packet_rec_m0/packet_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/tx_packet_data_rd_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.114ns (9.231%)  route 1.121ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 4.331 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.121     2.552    packet_send_m0/rst
    SLICE_X97Y18         FDCE                                         f  packet_send_m0/tx_packet_data_rd_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.802     4.331    packet_send_m0/tx_clk
    SLICE_X97Y18         FDCE                                         r  packet_send_m0/tx_packet_data_rd_reg/C
                         clock pessimism              0.093     4.424    
                         clock uncertainty           -0.035     4.389    
    SLICE_X97Y18         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     4.307    packet_send_m0/tx_packet_data_rd_reg
  -------------------------------------------------------------------
                         required time                          4.307    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.114ns (9.208%)  route 1.124ns (90.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 4.328 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.124     2.555    packet_send_m0/rst
    SLICE_X99Y17         FDCE                                         f  packet_send_m0/gt_tx_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.799     4.328    packet_send_m0/tx_clk
    SLICE_X99Y17         FDCE                                         r  packet_send_m0/gt_tx_data_reg[3]/C
                         clock pessimism              0.140     4.468    
                         clock uncertainty           -0.035     4.432    
    SLICE_X99Y17         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     4.350    packet_send_m0/gt_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          4.350    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[4]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.114ns (9.982%)  route 1.028ns (90.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 4.330 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.028     2.459    packet_send_m0/rst
    SLICE_X100Y17        FDCE                                         f  packet_send_m0/gt_tx_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.801     4.330    packet_send_m0/tx_clk
    SLICE_X100Y17        FDCE                                         r  packet_send_m0/gt_tx_data_reg[4]/C
                         clock pessimism              0.093     4.423    
                         clock uncertainty           -0.035     4.388    
    SLICE_X100Y17        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     4.306    packet_send_m0/gt_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          4.306    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[15]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.114ns (9.604%)  route 1.073ns (90.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 4.339 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.073     2.504    packet_send_m0/rst
    SLICE_X99Y18         FDCE                                         f  packet_send_m0/gt_tx_data_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.810     4.339    packet_send_m0/tx_clk
    SLICE_X99Y18         FDCE                                         r  packet_send_m0/gt_tx_data_reg[15]/C
                         clock pessimism              0.139     4.478    
                         clock uncertainty           -0.035     4.443    
    SLICE_X99Y18         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     4.361    packet_send_m0/gt_tx_data_reg[15]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[5]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.114ns (9.604%)  route 1.073ns (90.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 4.339 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.073     2.504    packet_send_m0/rst
    SLICE_X99Y18         FDCE                                         f  packet_send_m0/gt_tx_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.810     4.339    packet_send_m0/tx_clk
    SLICE_X99Y18         FDCE                                         r  packet_send_m0/gt_tx_data_reg[5]/C
                         clock pessimism              0.139     4.478    
                         clock uncertainty           -0.035     4.443    
    SLICE_X99Y18         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     4.361    packet_send_m0/gt_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[7]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.114ns (9.604%)  route 1.073ns (90.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 4.339 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.093ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.073     2.504    packet_send_m0/rst
    SLICE_X99Y18         FDCE                                         f  packet_send_m0/gt_tx_data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.810     4.339    packet_send_m0/tx_clk
    SLICE_X99Y18         FDCE                                         r  packet_send_m0/gt_tx_data_reg[7]/C
                         clock pessimism              0.139     4.478    
                         clock uncertainty           -0.035     4.443    
    SLICE_X99Y18         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     4.361    packet_send_m0/gt_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.361    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[7]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.114ns (9.686%)  route 1.063ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 4.337 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.093ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         1.063     2.494    packet_send_m0/rst
    SLICE_X99Y18         FDCE                                         f  packet_send_m0/check_sum_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.808     4.337    packet_send_m0/tx_clk
    SLICE_X99Y18         FDCE                                         r  packet_send_m0/check_sum_reg[7]/C
                         clock pessimism              0.139     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X99Y18         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     4.359    packet_send_m0/check_sum_reg[7]
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[15]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.114ns (10.615%)  route 0.960ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 4.329 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.960     2.391    packet_send_m0/rst
    SLICE_X100Y18        FDCE                                         f  packet_send_m0/check_sum_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.800     4.329    packet_send_m0/tx_clk
    SLICE_X100Y18        FDCE                                         r  packet_send_m0/check_sum_reg[15]/C
                         clock pessimism              0.093     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X100Y18        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     4.305    packet_send_m0/check_sum_reg[15]
  -------------------------------------------------------------------
                         required time                          4.305    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.114ns (10.615%)  route 0.960ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 4.329 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.960     2.391    packet_send_m0/rst
    SLICE_X100Y18        FDCE                                         f  packet_send_m0/check_sum_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.800     4.329    packet_send_m0/tx_clk
    SLICE_X100Y18        FDCE                                         r  packet_send_m0/check_sum_reg[3]/C
                         clock pessimism              0.093     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X100Y18        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     4.305    packet_send_m0/check_sum_reg[3]
  -------------------------------------------------------------------
                         required time                          4.305    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[5]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (txoutclk_out[0] rise@3.200ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.114ns (10.615%)  route 0.960ns (89.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 4.329 - 3.200 ) 
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.920ns (routing 0.109ns, distribution 0.811ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.920     1.317    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.431 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.960     2.391    packet_send_m0/rst
    SLICE_X100Y18        FDCE                                         f  packet_send_m0/check_sum_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      3.200     3.200 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     3.200 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.246    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.529 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.800     4.329    packet_send_m0/tx_clk
    SLICE_X100Y18        FDCE                                         r  packet_send_m0/check_sum_reg[5]/C
                         clock pessimism              0.093     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X100Y18        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     4.305    packet_send_m0/check_sum_reg[5]
  -------------------------------------------------------------------
                         required time                          4.305    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  1.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[20]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.212     0.774    packet_send_m0/rst
    SLICE_X99Y25         FDCE                                         f  packet_send_m0/gt_tx_data_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.491     0.656    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[20]/C
                         clock pessimism             -0.090     0.566    
    SLICE_X99Y25         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     0.571    packet_send_m0/gt_tx_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[23]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.212     0.774    packet_send_m0/rst
    SLICE_X99Y25         FDCE                                         f  packet_send_m0/gt_tx_data_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.491     0.656    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[23]/C
                         clock pessimism             -0.090     0.566    
    SLICE_X99Y25         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     0.571    packet_send_m0/gt_tx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[24]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.212     0.774    packet_send_m0/rst
    SLICE_X99Y25         FDCE                                         f  packet_send_m0/gt_tx_data_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.491     0.656    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[24]/C
                         clock pessimism             -0.090     0.566    
    SLICE_X99Y25         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     0.571    packet_send_m0/gt_tx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[28]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.212     0.774    packet_send_m0/rst
    SLICE_X99Y25         FDCE                                         f  packet_send_m0/gt_tx_data_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.491     0.656    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[28]/C
                         clock pessimism             -0.090     0.566    
    SLICE_X99Y25         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.571    packet_send_m0/gt_tx_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/check_sum_reg[28]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.218     0.780    packet_send_m0/rst
    SLICE_X99Y25         FDCE                                         f  packet_send_m0/check_sum_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.494     0.659    packet_send_m0/tx_clk
    SLICE_X99Y25         FDCE                                         r  packet_send_m0/check_sum_reg[28]/C
                         clock pessimism             -0.090     0.569    
    SLICE_X99Y25         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.574    packet_send_m0/check_sum_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_ctrl_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.075ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.225     0.787    packet_send_m0/rst
    SLICE_X100Y25        FDCE                                         f  packet_send_m0/gt_tx_ctrl_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.477     0.642    packet_send_m0/tx_clk
    SLICE_X100Y25        FDCE                                         r  packet_send_m0/gt_tx_ctrl_reg[0]/C
                         clock pessimism             -0.069     0.573    
    SLICE_X100Y25        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     0.578    packet_send_m0/gt_tx_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_ctrl_reg[3]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.049ns (17.883%)  route 0.225ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.075ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.225     0.787    packet_send_m0/rst
    SLICE_X100Y25        FDCE                                         f  packet_send_m0/gt_tx_ctrl_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.477     0.642    packet_send_m0/tx_clk
    SLICE_X100Y25        FDCE                                         r  packet_send_m0/gt_tx_ctrl_reg[3]/C
                         clock pessimism             -0.069     0.573    
    SLICE_X100Y25        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     0.578    packet_send_m0/gt_tx_ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[31]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.216     0.778    packet_send_m0/rst
    SLICE_X98Y25         FDCE                                         f  packet_send_m0/gt_tx_data_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.489     0.654    packet_send_m0/tx_clk
    SLICE_X98Y25         FDCE                                         r  packet_send_m0/gt_tx_data_reg[31]/C
                         clock pessimism             -0.090     0.564    
    SLICE_X98Y25         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.569    packet_send_m0/gt_tx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.049ns (15.858%)  route 0.260ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.260     0.822    packet_send_m0/rst
    SLICE_X100Y24        FDCE                                         f  packet_send_m0/gt_tx_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.479     0.644    packet_send_m0/tx_clk
    SLICE_X100Y24        FDCE                                         r  packet_send_m0/gt_tx_data_reg[1]/C
                         clock pessimism             -0.069     0.575    
    SLICE_X100Y24        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     0.580    packet_send_m0/gt_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            packet_send_m0/gt_tx_data_reg[29]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.049ns (15.858%)  route 0.260ns (84.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.644ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.075ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.395     0.513    gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X99Y29         FDCE                                         r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.562 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=121, routed)         0.260     0.822    packet_send_m0/rst
    SLICE_X100Y24        FDCE                                         f  packet_send_m0/gt_tx_data_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y0   GTHE3_CHANNEL                0.000     0.000 r  gtx_exdes_m0/example_wrapper_inst/gth_inst/inst/gen_gtwizard_gthe3_top.gth_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/txoutclk_out[0]
    BUFG_GT_X0Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  gtx_exdes_m0/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=142, routed)         0.479     0.644    packet_send_m0/tx_clk
    SLICE_X100Y24        FDCE                                         r  packet_send_m0/gt_tx_data_reg[29]/C
                         clock pessimism             -0.069     0.575    
    SLICE_X100Y24        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     0.580    packet_send_m0/gt_tx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.242    





