<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/i386/include/uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_203ee2a5ec966a863ceccd6eecf19ae9.html">i386</a></li><li class="navelem"><a class="el" href="dir_77c7fcfdc3491ba602a7fbc4ea50a80b.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsI386.html">i386</a> &raquo; <a class="el" href="group__i386__comm.html">Comm</a> &raquo; <a class="el" href="group__i386__uart.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>i386 UART definitions  
<a href="#details">More...</a></p>

<p><a href="i386_2include_2uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8142ba6d8f45432b262dcf99175cd6fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga8142ba6d8f45432b262dcf99175cd6fa">BSP_UART_INTR_CTRL_DISABLE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga8142ba6d8f45432b262dcf99175cd6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command values for BSP_uart_intr_ctrl(), values are strange in order to catch errors with assert. <br /></td></tr>
<tr class="separator:ga8142ba6d8f45432b262dcf99175cd6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9bed084cf016296bd0fb2516aea4b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gadb9bed084cf016296bd0fb2516aea4b0">BSP_UART_INTR_CTRL_GDB</a>&#160;&#160;&#160;(0xaa)</td></tr>
<tr class="memdesc:gadb9bed084cf016296bd0fb2516aea4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX only. <br /></td></tr>
<tr class="separator:gadb9bed084cf016296bd0fb2516aea4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110396dbcbd2e1a17bbf98bb8132a577"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga110396dbcbd2e1a17bbf98bb8132a577">BSP_UART_INTR_CTRL_ENABLE</a>&#160;&#160;&#160;(0xbb)</td></tr>
<tr class="memdesc:ga110396dbcbd2e1a17bbf98bb8132a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal operations. <br /></td></tr>
<tr class="separator:ga110396dbcbd2e1a17bbf98bb8132a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bed54027da262e73f07daf1d850ec1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga5bed54027da262e73f07daf1d850ec1e">BSP_UART_INTR_CTRL_TERMIOS</a>&#160;&#160;&#160;(0xcc)</td></tr>
<tr class="memdesc:ga5bed54027da262e73f07daf1d850ec1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX &amp; line status. <br /></td></tr>
<tr class="separator:ga5bed54027da262e73f07daf1d850ec1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57197a9e8404913bbbde4a23a78cbcff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga57197a9e8404913bbbde4a23a78cbcff">BSP_UART_STATUS_ERROR</a>&#160;&#160;&#160;(-1)</td></tr>
<tr class="memdesc:ga57197a9e8404913bbbde4a23a78cbcff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return values for uart_polled_status()  <a href="group__i386__uart.html#ga57197a9e8404913bbbde4a23a78cbcff">More...</a><br /></td></tr>
<tr class="separator:ga57197a9e8404913bbbde4a23a78cbcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b911a12e47443cf6bf57469df1afc2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa5b911a12e47443cf6bf57469df1afc2">BSP_UART_STATUS_NOCHAR</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa5b911a12e47443cf6bf57469df1afc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">No character. <br /></td></tr>
<tr class="separator:gaa5b911a12e47443cf6bf57469df1afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197291c1f4f6794281ff4faad267b2ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga197291c1f4f6794281ff4faad267b2ea">BSP_UART_STATUS_CHAR</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga197291c1f4f6794281ff4faad267b2ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character present. <br /></td></tr>
<tr class="separator:ga197291c1f4f6794281ff4faad267b2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3091ac5c41f3ead06fedf39d5aae71d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga3091ac5c41f3ead06fedf39d5aae71d4">BSP_UART_STATUS_BREAK</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga3091ac5c41f3ead06fedf39d5aae71d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break point is detected. <br /></td></tr>
<tr class="separator:ga3091ac5c41f3ead06fedf39d5aae71d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1561064cc8499388f7512347b434d25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa1561064cc8499388f7512347b434d25">BSP_UART_COM1</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa1561064cc8499388f7512347b434d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">PC UART definitions. <br /></td></tr>
<tr class="separator:gaa1561064cc8499388f7512347b434d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11624236c7924ffdda07e5de85149b7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_UART_COM2</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga11624236c7924ffdda07e5de85149b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91063596cfb46c8b8d7f6eb289dd448e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga91063596cfb46c8b8d7f6eb289dd448e">COM1_BASE_IO</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:ga91063596cfb46c8b8d7f6eb289dd448e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base <a class="el" href="structIO.html">IO</a> for UART. <br /></td></tr>
<tr class="separator:ga91063596cfb46c8b8d7f6eb289dd448e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38105c391711071ff7e61fe54f1d83fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>COM2_BASE_IO</b>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="separator:ga38105c391711071ff7e61fe54f1d83fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offsets from base.  <a href="group__i386__uart.html#gaa6f7e7a9f4551d6151f9d45362118a50">More...</a><br /></td></tr>
<tr class="separator:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Buffer Register (write) <br /></td></tr>
<tr class="separator:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register. <br /></td></tr>
<tr class="separator:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67004975983f9c99226d63db17ba74c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga67004975983f9c99226d63db17ba74c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DLAB X.  <a href="group__i386__uart.html#ga67004975983f9c99226d63db17ba74c4">More...</a><br /></td></tr>
<tr class="separator:ga67004975983f9c99226d63db17ba74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b36b13386e3f62fe69e04711bc006"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:ga264b36b13386e3f62fe69e04711bc006"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register (write) <br /></td></tr>
<tr class="separator:ga264b36b13386e3f62fe69e04711bc006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851cb396b6eaa97346364a772b439f37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:ga851cb396b6eaa97346364a772b439f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register. <br /></td></tr>
<tr class="separator:ga851cb396b6eaa97346364a772b439f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65364db1603cde6f6533cb61bcfcf553"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga65364db1603cde6f6533cb61bcfcf553"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Control Register. <br /></td></tr>
<tr class="separator:ga65364db1603cde6f6533cb61bcfcf553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:gad51d51aee21f6cc77d4955221aee3dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register. <br /></td></tr>
<tr class="separator:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4806a0bfd996121bc27d2466393207e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gad4806a0bfd996121bc27d2466393207e">MSR</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:gad4806a0bfd996121bc27d2466393207e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register. <br /></td></tr>
<tr class="separator:gad4806a0bfd996121bc27d2466393207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="memdesc:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratch register. <br /></td></tr>
<tr class="separator:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466639cd64ebf372a621168c5e25964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga4466639cd64ebf372a621168c5e25964">DLL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga4466639cd64ebf372a621168c5e25964"><td class="mdescLeft">&#160;</td><td class="mdescRight">DLAB 1.  <a href="group__i386__uart.html#ga4466639cd64ebf372a621168c5e25964">More...</a><br /></td></tr>
<tr class="separator:ga4466639cd64ebf372a621168c5e25964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga3b48b12dc65f62dd40ab1163fe7997fb">DLM</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch, MSB. <br /></td></tr>
<tr class="separator:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff65acf29ca3219055658a5f9ea0a7de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaff65acf29ca3219055658a5f9ea0a7de">AFR</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gaff65acf29ca3219055658a5f9ea0a7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alternate Function register. <br /></td></tr>
<tr class="separator:gaff65acf29ca3219055658a5f9ea0a7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513628ede18301c0857892dab0ee4a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga6513628ede18301c0857892dab0ee4a9">MODEM_STATUS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6513628ede18301c0857892dab0ee4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt source definition via IIR. <br /></td></tr>
<tr class="separator:ga6513628ede18301c0857892dab0ee4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9907ccf60e27bd3974d68b86cdfae490"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NO_MORE_INTR</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9907ccf60e27bd3974d68b86cdfae490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b83cbc1e17b98ad4b869f4d4c0bebe1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRANSMITTER_HODING_REGISTER_EMPTY</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9b83cbc1e17b98ad4b869f4d4c0bebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad942cfb782f8e704106272b5d24371ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECEIVER_DATA_AVAIL</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad942cfb782f8e704106272b5d24371ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36580c4f4f6f9b989ba2f94d660f83f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECEIVER_ERROR</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga36580c4f4f6f9b989ba2f94d660f83f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94569250a59ce73e6f6c64329c64aae5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHARACTER_TIMEOUT_INDICATION</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga94569250a59ce73e6f6c64329c64aae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b1dc1805a0996158b7176e637c46ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga66b1dc1805a0996158b7176e637c46ee">RECEIVE_ENABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga66b1dc1805a0996158b7176e637c46ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of IER. <br /></td></tr>
<tr class="separator:ga66b1dc1805a0996158b7176e637c46ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e87a828223641b158bfe69ad076cba4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TRANSMIT_ENABLE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga1e87a828223641b158bfe69ad076cba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ce03d0a2c32f7bf075578d490c0a23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECEIVER_LINE_ST_ENABLE</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga94ce03d0a2c32f7bf075578d490c0a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d120b2c95d9e7ff575a5d12077f481a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODEM_ENABLE</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga4d120b2c95d9e7ff575a5d12077f481a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658c3ad175b50000ac44b3b9ea836d1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>INTERRUPT_DISABLE</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga658c3ad175b50000ac44b3b9ea836d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349dad5e520932e840e6f8fc806bd94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga349dad5e520932e840e6f8fc806bd94d">DR</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga349dad5e520932e840e6f8fc806bd94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of the Line Status Register (LSR)  <a href="group__i386__uart.html#ga349dad5e520932e840e6f8fc806bd94d">More...</a><br /></td></tr>
<tr class="separator:ga349dad5e520932e840e6f8fc806bd94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7122a6e5d75b5f8b7f00c7130df40407"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga7122a6e5d75b5f8b7f00c7130df40407">OE</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga7122a6e5d75b5f8b7f00c7130df40407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error. <br /></td></tr>
<tr class="separator:ga7122a6e5d75b5f8b7f00c7130df40407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211238ffe3627f42ca7b04bc96cc8fa6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga211238ffe3627f42ca7b04bc96cc8fa6">PE</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga211238ffe3627f42ca7b04bc96cc8fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error. <br /></td></tr>
<tr class="separator:ga211238ffe3627f42ca7b04bc96cc8fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5652ed4a74a5609858f0949a4c4565"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga6d5652ed4a74a5609858f0949a4c4565">FE</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga6d5652ed4a74a5609858f0949a4c4565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error. <br /></td></tr>
<tr class="separator:ga6d5652ed4a74a5609858f0949a4c4565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ed1764c4b42e49f22c3a4f0f3b8244"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa9ed1764c4b42e49f22c3a4f0f3b8244">BI</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaa9ed1764c4b42e49f22c3a4f0f3b8244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Interrupt. <br /></td></tr>
<tr class="separator:gaa9ed1764c4b42e49f22c3a4f0f3b8244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e33b18c49f007ef1310b71325a332a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga4e33b18c49f007ef1310b71325a332a5">THRE</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga4e33b18c49f007ef1310b71325a332a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty. <br /></td></tr>
<tr class="separator:ga4e33b18c49f007ef1310b71325a332a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9d7fbd5a3758e94acba22d266caa18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaeb9d7fbd5a3758e94acba22d266caa18">TEMT</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gaeb9d7fbd5a3758e94acba22d266caa18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Empty. <br /></td></tr>
<tr class="separator:gaeb9d7fbd5a3758e94acba22d266caa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacaa053442e8b1808e4bd33be7d12db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gadacaa053442e8b1808e4bd33be7d12db">ERFIFO</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gadacaa053442e8b1808e4bd33be7d12db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error receive Fifo. <br /></td></tr>
<tr class="separator:gadacaa053442e8b1808e4bd33be7d12db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67198df5376db153ccd642a81d2623ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga67198df5376db153ccd642a81d2623ad">DTR</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga67198df5376db153ccd642a81d2623ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of the MODEM Control Register (MCR)  <a href="group__i386__uart.html#ga67198df5376db153ccd642a81d2623ad">More...</a><br /></td></tr>
<tr class="separator:ga67198df5376db153ccd642a81d2623ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da46cdb9a2133d1b4f0db71a332ba2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga5da46cdb9a2133d1b4f0db71a332ba2e">RTS</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga5da46cdb9a2133d1b4f0db71a332ba2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request To Send. <br /></td></tr>
<tr class="separator:ga5da46cdb9a2133d1b4f0db71a332ba2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69935f16da7c62437bf70a37e61c3be4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga69935f16da7c62437bf70a37e61c3be4">OUT_1</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga69935f16da7c62437bf70a37e61c3be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output 1, (reserved on COMPAQ I/O Board) <br /></td></tr>
<tr class="separator:ga69935f16da7c62437bf70a37e61c3be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f4137d1a55c77759edf878353cbdd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gac5f4137d1a55c77759edf878353cbdd9">OUT_2</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gac5f4137d1a55c77759edf878353cbdd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output 2, Enable Asynchronous Port Interrupts. <br /></td></tr>
<tr class="separator:gac5f4137d1a55c77759edf878353cbdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc55daa58d88a3612f2ef74a6abbe97f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gacc55daa58d88a3612f2ef74a6abbe97f">LB</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gacc55daa58d88a3612f2ef74a6abbe97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Internal Loop Back. <br /></td></tr>
<tr class="separator:gacc55daa58d88a3612f2ef74a6abbe97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72773676c87f5d641c40cae5f9671d83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga72773676c87f5d641c40cae5f9671d83">CHR_5_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga72773676c87f5d641c40cae5f9671d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of the Line Control Register (LCR) <br /></td></tr>
<tr class="separator:ga72773676c87f5d641c40cae5f9671d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaecb8312af3357da81e3a2e3577fd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHR_6_BITS</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacbaecb8312af3357da81e3a2e3577fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce77e1ff111f684e3cf9a615e25fd18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHR_7_BITS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafce77e1ff111f684e3cf9a615e25fd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05303fbba275bb5f96b92ad939b765a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHR_8_BITS</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga05303fbba275bb5f96b92ad939b765a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0674318ee8a7200066fb4e969a585d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga5d0674318ee8a7200066fb4e969a585d">WL</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga5d0674318ee8a7200066fb4e969a585d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length mask. <br /></td></tr>
<tr class="separator:ga5d0674318ee8a7200066fb4e969a585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5c7ce359dc4d95c31c074ebd6c28ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga7c5c7ce359dc4d95c31c074ebd6c28ac">STB</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga7c5c7ce359dc4d95c31c074ebd6c28ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 Stop Bit, otherwise 2 Stop Bits <br /></td></tr>
<tr class="separator:ga7c5c7ce359dc4d95c31c074ebd6c28ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa858f2fbc6c6e9ddf6eabb0f22d1d136"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa858f2fbc6c6e9ddf6eabb0f22d1d136">PEN</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:gaa858f2fbc6c6e9ddf6eabb0f22d1d136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Enabled. <br /></td></tr>
<tr class="separator:gaa858f2fbc6c6e9ddf6eabb0f22d1d136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebf6899d6c1c8b7b9d09be872c05aae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga6ebf6899d6c1c8b7b9d09be872c05aae">EPS</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga6ebf6899d6c1c8b7b9d09be872c05aae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Even Parity Select, otherwise Odd. <br /></td></tr>
<tr class="separator:ga6ebf6899d6c1c8b7b9d09be872c05aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd69d9a67487cc45c38eb184c50538a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaecd69d9a67487cc45c38eb184c50538a">SP</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gaecd69d9a67487cc45c38eb184c50538a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stick Parity. <br /></td></tr>
<tr class="separator:gaecd69d9a67487cc45c38eb184c50538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47b730af0447138fa95214f9a5d9f49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gad47b730af0447138fa95214f9a5d9f49">BCB</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gad47b730af0447138fa95214f9a5d9f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Control Bit. <br /></td></tr>
<tr class="separator:gad47b730af0447138fa95214f9a5d9f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacff95e17799eeacbff843e63ead9d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaeacff95e17799eeacbff843e63ead9d3">DLAB</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:gaeacff95e17799eeacbff843e63ead9d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Divisor Latch Access. <br /></td></tr>
<tr class="separator:gaeacff95e17799eeacbff843e63ead9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230decb2e8e20d6ef3df26c7051f775e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga230decb2e8e20d6ef3df26c7051f775e">DCTS</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga230decb2e8e20d6ef3df26c7051f775e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of the MODEM Status Register (MSR)  <a href="group__i386__uart.html#ga230decb2e8e20d6ef3df26c7051f775e">More...</a><br /></td></tr>
<tr class="separator:ga230decb2e8e20d6ef3df26c7051f775e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef491029f03966f58e211a4b3dd731d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga6ef491029f03966f58e211a4b3dd731d">DDSR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga6ef491029f03966f58e211a4b3dd731d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delta Data Set Ready. <br /></td></tr>
<tr class="separator:ga6ef491029f03966f58e211a4b3dd731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3cb0cb2765504541e9cf0a33231f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gadd3cb0cb2765504541e9cf0a33231f67">TERI</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gadd3cb0cb2765504541e9cf0a33231f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trailing Edge Ring Indicator. <br /></td></tr>
<tr class="separator:gadd3cb0cb2765504541e9cf0a33231f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f44d8de622e68c467e2191a5ed2442d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga3f44d8de622e68c467e2191a5ed2442d">DDCD</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga3f44d8de622e68c467e2191a5ed2442d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delta Carrier Detect Indicator. <br /></td></tr>
<tr class="separator:ga3f44d8de622e68c467e2191a5ed2442d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9ce8cebc572a42e7b4ab9e92c3a350"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga9d9ce8cebc572a42e7b4ab9e92c3a350">CTS</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga9d9ce8cebc572a42e7b4ab9e92c3a350"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear To Send (when loop back is active) <br /></td></tr>
<tr class="separator:ga9d9ce8cebc572a42e7b4ab9e92c3a350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94aa7be4f567346163b45d1c18ec0a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gaa94aa7be4f567346163b45d1c18ec0a5">DSR</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:gaa94aa7be4f567346163b45d1c18ec0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Set Ready (when loop back is active) <br /></td></tr>
<tr class="separator:gaa94aa7be4f567346163b45d1c18ec0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga7e71def3baefc10ec36f1dd48da4050e">RI</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga7e71def3baefc10ec36f1dd48da4050e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring Indicator (when loop back is active) <br /></td></tr>
<tr class="separator:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d0e388f3c855ad190ee81d73188584"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga45d0e388f3c855ad190ee81d73188584">DCD</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga45d0e388f3c855ad190ee81d73188584"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Carrier Detect (when loop back is active) <br /></td></tr>
<tr class="separator:ga45d0e388f3c855ad190ee81d73188584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd8d113c8791a336768b8da70010ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gadcd8d113c8791a336768b8da70010ea7">FIFO_CTRL</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gadcd8d113c8791a336768b8da70010ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits definition of the FIFO Control Register : WD16C552 or NS16550.  <a href="group__i386__uart.html#gadcd8d113c8791a336768b8da70010ea7">More...</a><br /></td></tr>
<tr class="separator:gadcd8d113c8791a336768b8da70010ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53954ec7f9dc790f00548da08ccd5ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga53954ec7f9dc790f00548da08ccd5ed6">FIFO_EN</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga53954ec7f9dc790f00548da08ccd5ed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the FIFO. <br /></td></tr>
<tr class="separator:ga53954ec7f9dc790f00548da08ccd5ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93e15558dd278aa2bc7450f8f492e0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gab93e15558dd278aa2bc7450f8f492e0c">XMIT_RESET</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:gab93e15558dd278aa2bc7450f8f492e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Reset. <br /></td></tr>
<tr class="separator:gab93e15558dd278aa2bc7450f8f492e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398ff8d3e4cc01866ef5267209ee36c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga398ff8d3e4cc01866ef5267209ee36c7">RCV_RESET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga398ff8d3e4cc01866ef5267209ee36c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Reset. <br /></td></tr>
<tr class="separator:ga398ff8d3e4cc01866ef5267209ee36c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569aba7498da466d50e1f3d14c17b03b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga569aba7498da466d50e1f3d14c17b03b">FCR3</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga569aba7498da466d50e1f3d14c17b03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">do not understand manual! <br /></td></tr>
<tr class="separator:ga569aba7498da466d50e1f3d14c17b03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22aedff8d60e21c7a527445b7b92acad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga22aedff8d60e21c7a527445b7b92acad">RECEIVE_FIFO_TRIGGER1</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memdesc:ga22aedff8d60e21c7a527445b7b92acad"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger recieve interrupt after 1 byte <br /></td></tr>
<tr class="separator:ga22aedff8d60e21c7a527445b7b92acad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9303cdc2481259fb0db4152bfffb29a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#gac9303cdc2481259fb0db4152bfffb29a">RECEIVE_FIFO_TRIGGER4</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:gac9303cdc2481259fb0db4152bfffb29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger recieve interrupt after 4 byte <br /></td></tr>
<tr class="separator:gac9303cdc2481259fb0db4152bfffb29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d938e5d57b9d659a504904c92f869d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga6d938e5d57b9d659a504904c92f869d2">RECEIVE_FIFO_TRIGGER8</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:ga6d938e5d57b9d659a504904c92f869d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger recieve interrupt after 8 byte <br /></td></tr>
<tr class="separator:ga6d938e5d57b9d659a504904c92f869d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da7fc798cbd875af352818f33cefaf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga7da7fc798cbd875af352818f33cefaf1">RECEIVE_FIFO_TRIGGER12</a>&#160;&#160;&#160;0xc0</td></tr>
<tr class="memdesc:ga7da7fc798cbd875af352818f33cefaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger recieve interrupt after 12 byte <br /></td></tr>
<tr class="separator:ga7da7fc798cbd875af352818f33cefaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a84f3ea9d75594c6cde52a179b5e88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__i386__uart.html#ga90a84f3ea9d75594c6cde52a179b5e88">TRIG_LEVEL</a>&#160;&#160;&#160;0xc0</td></tr>
<tr class="memdesc:ga90a84f3ea9d75594c6cde52a179b5e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for the trigger level. <br /></td></tr>
<tr class="separator:ga90a84f3ea9d75594c6cde52a179b5e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga40b6add56421f15e9dd2859a95670682"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_init</b> (int uart, unsigned long baud, unsigned long databits, unsigned long parity, unsigned long stopbits, int hwFlow)</td></tr>
<tr class="separator:ga40b6add56421f15e9dd2859a95670682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0560db547c8c1847a8555614e8d1eb4f"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_set_attributes</b> (int uart, unsigned long baud, unsigned long databits, unsigned long parity, unsigned long stopbits)</td></tr>
<tr class="separator:ga0560db547c8c1847a8555614e8d1eb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8aa5370c521cd520100079e13a6790d"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_set_baud</b> (int uart, unsigned long baud)</td></tr>
<tr class="separator:gab8aa5370c521cd520100079e13a6790d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da5869dbc3558a9911b33f6545d1a9a"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_intr_ctrl</b> (int uart, int cmd)</td></tr>
<tr class="separator:ga5da5869dbc3558a9911b33f6545d1a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c901fc34c062d27275406e2ac9bc0ac"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_throttle</b> (int uart)</td></tr>
<tr class="separator:ga3c901fc34c062d27275406e2ac9bc0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f3c6a23d7298abd870cb5bf8651676"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_unthrottle</b> (int uart)</td></tr>
<tr class="separator:gad0f3c6a23d7298abd870cb5bf8651676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac112e82834ec1067ec68e68aa5ef5cf"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_polled_status</b> (int uart)</td></tr>
<tr class="separator:gaac112e82834ec1067ec68e68aa5ef5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60edb62711f60bcddd520735bdb49c4"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_polled_write</b> (int uart, int val)</td></tr>
<tr class="separator:gad60edb62711f60bcddd520735bdb49c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0264e692b5346a964317d4aedb648046"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_polled_read</b> (int uart)</td></tr>
<tr class="separator:ga0264e692b5346a964317d4aedb648046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6162321a0c54b38ce3f76d2f00079aa0"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_set</b> (int uart, void *ttyp)</td></tr>
<tr class="separator:ga6162321a0c54b38ce3f76d2f00079aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a915c9364b23cc085210f475184f73d"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_read_com1</b> (int uart)</td></tr>
<tr class="separator:ga0a915c9364b23cc085210f475184f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9366a68a14cb0bc66bd559d82c820214"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_read_com2</b> (int uart)</td></tr>
<tr class="separator:ga9366a68a14cb0bc66bd559d82c820214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ad72a888a6f7f22c30515659f43eb0"><td class="memItemLeft" align="right" valign="top">
ssize_t&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_write_com1</b> (int minor, const char *buf, size_t len)</td></tr>
<tr class="separator:gae7ad72a888a6f7f22c30515659f43eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab764cee501b1977fa889ee65d5f9c1e7"><td class="memItemLeft" align="right" valign="top">
ssize_t&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_write_com2</b> (int minor, const char *buf, size_t len)</td></tr>
<tr class="separator:gab764cee501b1977fa889ee65d5f9c1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8614e4e4483e5278704530901e1ec5"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_isr_com1</b> (void *)</td></tr>
<tr class="separator:gaab8614e4e4483e5278704530901e1ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3530be583a8a0094008ef914ae1ed685"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_termios_isr_com2</b> (void *)</td></tr>
<tr class="separator:ga3530be583a8a0094008ef914ae1ed685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100d2356499cf011c69880fd49833b6"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_dbgisr_com1</b> (void)</td></tr>
<tr class="separator:gaf100d2356499cf011c69880fd49833b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652af0b81fe43a38d72ee2997f014467"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_uart_dbgisr_com2</b> (void)</td></tr>
<tr class="separator:ga652af0b81fe43a38d72ee2997f014467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeab1e014299f645336b639e803d0ca7"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_poll_char_via_serial</b> (void)</td></tr>
<tr class="separator:gaeeab1e014299f645336b639e803d0ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927ef7eda6919bdd479bb25c61975f35"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>BSP_output_char_via_serial</b> (char val)</td></tr>
<tr class="separator:ga927ef7eda6919bdd479bb25c61975f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab10b7d0ac9fedd8be199f159d7ed4fb9"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSPConsolePort</b></td></tr>
<tr class="separator:gab10b7d0ac9fedd8be199f159d7ed4fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d7d79d76b888b7f031e080f66bf06b"><td class="memItemLeft" align="right" valign="top">
int&#160;</td><td class="memItemRight" valign="bottom"><b>BSPBaseBaud</b></td></tr>
<tr class="separator:ga08d7d79d76b888b7f031e080f66bf06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>i386 UART definitions </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
