INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp5/exp5.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module nand_gate_2_input
INFO: [VRFC 10-311] analyzing module nand_gate_3_input
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-311] analyzing module t_ff
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part3
INFO: [VRFC 10-311] analyzing module part4_counter1
INFO: [VRFC 10-311] analyzing module part4_counter2
INFO: [VRFC 10-311] analyzing module part4_counter3
INFO: [VRFC 10-311] analyzing module part4_counter4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp5/exp5.srcs/sim_1/new/tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_test
INFO: [VRFC 10-311] analyzing module or_test
INFO: [VRFC 10-311] analyzing module nand_2_input_test
INFO: [VRFC 10-311] analyzing module nand_3_input_test
INFO: [VRFC 10-311] analyzing module jk_ff_test
INFO: [VRFC 10-311] analyzing module tff_test
INFO: [VRFC 10-311] analyzing module part1_test
INFO: [VRFC 10-311] analyzing module part3_test
INFO: [VRFC 10-311] analyzing module part4_c1_test
INFO: [VRFC 10-311] analyzing module part4_c2_test
INFO: [VRFC 10-311] analyzing module part4_c3_test
INFO: [VRFC 10-311] analyzing module part4_c4_test
