
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/649.fotonik3d_s-1176B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
History Sets: 8
History Ways: 16
BERTI Size: 16
BERTI Stride Size: 16
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 2902923 heartbeat IPC: 3.4448 cumulative IPC: 3.4448 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5805726 heartbeat IPC: 3.44495 cumulative IPC: 3.44488 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8708604 heartbeat IPC: 3.44486 cumulative IPC: 3.44487 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11611456 heartbeat IPC: 3.44489 cumulative IPC: 3.44487 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14514268 heartbeat IPC: 3.44493 cumulative IPC: 3.44489 (Simulation time: 0 hr 1 min 35 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14514268 (Simulation time: 0 hr 1 min 35 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 24474624 heartbeat IPC: 1.00398 cumulative IPC: 1.00398 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34435692 heartbeat IPC: 1.00391 cumulative IPC: 1.00394 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 44397546 heartbeat IPC: 1.00383 cumulative IPC: 1.00391 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 54358817 heartbeat IPC: 1.00389 cumulative IPC: 1.0039 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64321892 heartbeat IPC: 1.00371 cumulative IPC: 1.00386 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74282191 heartbeat IPC: 1.00399 cumulative IPC: 1.00388 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 84244430 heartbeat IPC: 1.00379 cumulative IPC: 1.00387 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 94205134 heartbeat IPC: 1.00395 cumulative IPC: 1.00388 (Simulation time: 0 hr 4 min 31 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 104168124 heartbeat IPC: 1.00371 cumulative IPC: 1.00386 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 114127443 heartbeat IPC: 1.00408 cumulative IPC: 1.00388 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 124090210 heartbeat IPC: 1.00374 cumulative IPC: 1.00387 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 134050381 heartbeat IPC: 1.004 cumulative IPC: 1.00388 (Simulation time: 0 hr 6 min 8 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 144010036 heartbeat IPC: 1.00405 cumulative IPC: 1.00389 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 190000002 cycles: 153972545 heartbeat IPC: 1.00376 cumulative IPC: 1.00388 (Simulation time: 0 hr 6 min 59 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 163932700 heartbeat IPC: 1.004 cumulative IPC: 1.00389 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 173894809 heartbeat IPC: 1.0038 cumulative IPC: 1.00389 (Simulation time: 0 hr 7 min 51 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 183855314 heartbeat IPC: 1.00397 cumulative IPC: 1.00389 (Simulation time: 0 hr 8 min 17 sec) 
Heartbeat CPU 0 instructions: 230000002 cycles: 193817494 heartbeat IPC: 1.0038 cumulative IPC: 1.00389 (Simulation time: 0 hr 8 min 43 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 203777945 heartbeat IPC: 1.00397 cumulative IPC: 1.00389 (Simulation time: 0 hr 9 min 8 sec) 
Heartbeat CPU 0 instructions: 250000002 cycles: 213740527 heartbeat IPC: 1.00376 cumulative IPC: 1.00388 (Simulation time: 0 hr 9 min 33 sec) 
Finished CPU 0 instructions: 200000001 cycles: 199226259 cumulative IPC: 1.00388 (Simulation time: 0 hr 9 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00388 instructions: 200000001 cycles: 199226259
ITLB TOTAL     ACCESS:   28069510  HIT:   28069510  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   28069510  HIT:   28069510  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   35090299	FORWARD:          0	MERGED:    7020789	TO_CACHE:   28069510

DTLB TOTAL     ACCESS:   32382453  HIT:   32335483  MISS:      46970  HIT %:     99.855  MISS %:   0.145048   MPKI: 0.23485
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   32382453  HIT:   32335483  MISS:      46970  HIT %:     99.855  MISS %:   0.145048   MPKI: 0.23485
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 77.1914 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.00360334
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   50236454	FORWARD:          0	MERGED:   17853158	TO_CACHE:   32383296

STLB TOTAL     ACCESS:   10046454  HIT:   10019008  MISS:      27446  HIT %:    99.7268  MISS %:   0.273191   MPKI: 0.13723
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:      46970  HIT:      19524  MISS:      27446  HIT %:     41.567  MISS %:     58.433   MPKI: 0.13723
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    9999484  HIT:    9999484  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 10998 DROPPED PREFETCHES: 4259213
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0.05499 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 118.542 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.483305
STLB MSHR FULL: 0
STLB RQ	ACCESS:   58242896	FORWARD:          0	MERGED:   43833757	TO_CACHE:   14409139

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   79094434  HIT:   76438559  MISS:    2655875  HIT %:    96.6421  MISS %:    3.35785   MPKI: 13.2794
L1D Test counter:          0
L1D LOAD      ACCESS:   36115340  HIT:   35813813  MISS:     381540  HIT %:    99.1651  MISS %:     0.8349   MPKI: 1.50763
L1D RFO       ACCESS:   14035583  HIT:   14032517  MISS:       3066  HIT %:    99.9782  MISS %:  0.0218445   MPKI: 0.01533
L1D PREFETCH  ACCESS:   28943511  HIT:   26592229  MISS:    2351282  HIT %:    91.8763  MISS %:    8.12369   MPKI: 11.7564
L1D PREFETCH  REQUESTED:  124744160  ISSUED:  117596685  USEFUL:    2342156  USELESS:       9143
L1D USEFUL LOAD PREFETCHES:    2342156 PREFETCH ISSUED TO LOWER LEVEL:   24671235  ACCURACY: 9.49347
L1D TIMELY PREFETCHES:    2342156 LATE PREFETCHES: 33895 DROPPED PREFETCHES: 6752932
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 19074 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 1.9077 MSHR LATE: 0.169475 PQ LATE: 0.09537 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2385178 DIFFERENT FILL-ORIGIN LEVEL: 22286057
L1D AVERAGE MISS LATENCY: 24.3542 cycles
L1D AVERAGE MISS LATENCY LOAD: 33.3929 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 23.207 cycles
L1D AVERAGE MSHR OCCUPANCY: 0.269584
L1D MSHR FULL: 0
L1D RQ	ACCESS:   70165932	FORWARD:          0	MERGED:   33970134	TO_CACHE:   36195356
L1D WQ	ACCESS:   14041098	FORWARD:        442	MERGED:          0	TO_CACHE:   14041098
L1D PQ	ACCESS:   59400759	FORWARD:          0	MERGED:    1204833	TO_CACHE:   58195926

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 13758030
L1D Same Page Prefetch Requests: 59951386
L1D ROI Sum of L1D PQ occupancy: 1264029180
L1D PREFETCHES PUSHED FROM L2C: 0
404bb2: 1
40452b: 55
404533: 55
405c2a: 115
404b43: 137
405d70: 273
404a74: 438
405bd6: 438
405b8e: 438
405bdd: 438
404b33: 438
404bb7: 438
404580: 438
404bfc: 438
40450c: 438
4043c6: 438
404552: 438
405ac3: 438
404578: 438
40451c: 438
405acd: 438
404375: 438
404a26: 438
405bc0: 438
405b0d: 438
405b23: 438
405e1a: 438
404ba3: 438
405d1d: 438
405d00: 438
404be8: 438
405ce0: 438
405cd4: 438
405d16: 438
404561: 438
405bf2: 442
405d6a: 537
405c30: 686
405df2: 56096
405cb2: 68150
405dec: 78663
405cac: 83615
L1I TOTAL     ACCESS:   35090298  HIT:   35090298  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   35090298  HIT:   35090298  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   45622226	FORWARD:          0	MERGED:   10531927	TO_CACHE:   35090299

BTB TOTAL     ACCESS:    3509175  HIT:    3509166  MISS:          9  HIT %:    99.9997  MISS %: 0.000256471   MPKI: 4.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3506547  HIT:    3506544  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   28542856  HIT:   26783707  MISS:    1759149  HIT %:    93.8368  MISS %:    6.16318   MPKI: 8.79574
L2C Test counter:          0
L2C LOAD      ACCESS:     267632  HIT:     235906  MISS:      31726  HIT %:    88.1457  MISS %:    11.8543   MPKI: 0.15863
L2C DATA LOAD MPKI: 0.15863
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       3066  HIT:       3046  MISS:         20  HIT %:    99.3477  MISS %:   0.652316   MPKI: 0.0001
L2C PREFETCH  ACCESS:   22215187  HIT:   20491357  MISS:    1723830  HIT %:    92.2403  MISS %:    7.75969   MPKI: 8.61915
L2C DATA PREFETCH MPKI: 8.61915
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1756966  HIT:    1756966  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      27454  HIT:      27401  MISS:         53  HIT %:    99.8069  MISS %:    0.19305   MPKI: 0.000265
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:    4272551  HIT:    4269031  MISS:       3520  HIT %:    99.9176  MISS %:  0.0823864   MPKI: 0.0176
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     226814  USELESS:    1501253
L2C USEFUL LOAD PREFETCHES:     226814 PREFETCH ISSUED TO LOWER LEVEL:    1727320  ACCURACY: 13.131
L2C TIMELY PREFETCHES:     226814 LATE PREFETCHES: 3489 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 0.15863 MSHR LATE: 0.017445 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 1650961 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 194.769 cycles
L2C AVERAGE MISS LATENCY LOAD: 191.534 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 194.685 cycles
L2C AVERAGE MSHR OCCUPANCY: 1.35076
L2C MSHR FULL: 0
L2C RQ	ACCESS:    4570703	FORWARD:          0	MERGED:          0	TO_CACHE:    4570703
L2C WQ	ACCESS:    1756967	FORWARD:          0	MERGED:          0	TO_CACHE:    1756967
L2C PQ	ACCESS:   24671235	FORWARD:          0	MERGED:        287	TO_CACHE:   24670948

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3548
L2C Data Evicting Data 1752021
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 25
L2C Data Evicting Translations 3555
L2C Dense regions hint from L2: 0
404375: 1
405bd6: 3
405bf2: 3
405bdd: 3
405b23: 3
405b0d: 3
405ac3: 3
404533: 4
405e1a: 4
405bc0: 4
404a26: 4
4043c6: 4
405acd: 5
405c2a: 5
405d00: 5
405d1d: 5
405d6a: 5
405d16: 6
404a74: 7
405c30: 9
404ba3: 11
40451c: 13
404bfc: 16
40450c: 17
404578: 36
405d70: 42
40452b: 55
404b33: 65
404580: 65
404be8: 68
404561: 68
404552: 82
404b43: 134
405df2: 7221
405cb2: 7462
405cac: 8071
405dec: 8214
PSCL5 TOTAL     ACCESS:    4297658  HIT:    4297658  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:    4270212  HIT:    4270212  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:    4297658  HIT:    4297658  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:    4270212  HIT:    4270212  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:    4286695  HIT:    4286690  MISS:          5  HIT %:    99.9999  MISS %: 0.00011664   MPKI: 2.5e-05
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      27383  HIT:      27378  MISS:          5  HIT %:    99.9817  MISS %:  0.0182595   MPKI: 2.5e-05
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:    4259312  HIT:    4259312  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:    4272317  HIT:    4272224  MISS:         93  HIT %:    99.9978  MISS %:  0.0021768   MPKI: 0.000465
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      27446  HIT:      27353  MISS:         93  HIT %:    99.6612  MISS %:   0.338847   MPKI: 0.000465
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:    4244871  HIT:    4244871  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3512227  HIT:    1753812  MISS:    1758415  HIT %:    49.9345  MISS %:    50.0655   MPKI: 8.79207
LLC Test counter:          0
LLC LOAD      ACCESS:      28237  HIT:        247  MISS:      27990  HIT %:   0.874739  MISS %:    99.1253   MPKI: 0.13995
LLC RFO       ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:    1727320  HIT:        476  MISS:    1726844  HIT %:  0.0275571  MISS %:    99.9724   MPKI: 8.63422
LLC WRITEBACK ACCESS:    1753077  HIT:    1753057  MISS:         20  HIT %:    99.9989  MISS %: 0.00114085   MPKI: 0.0001
LLC LOAD TRANSLATION ACCESS:         53  HIT:          3  MISS:         50  HIT %:    5.66038  MISS %:    94.3396   MPKI: 0.00025
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:       3520  HIT:          9  MISS:       3511  HIT %:   0.255682  MISS %:    99.7443   MPKI: 0.017555
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        185  USELESS:    1730069
LLC USEFUL LOAD PREFETCHES:        185 PREFETCH ISSUED TO LOWER LEVEL:    1726844  ACCURACY: 0.0107132
LLC TIMELY PREFETCHES:        185 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 0.13995 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 164.969 cycles
LLC AVERAGE MISS LATENCY LOAD: 169.85 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 164.746 cycles
LLC AVERAGE MSHR OCCUPANCY: 1.06324
LLC MSHR FULL: 0
LLC RQ	ACCESS:      31830	FORWARD:          0	MERGED:          0	TO_CACHE:      31830
LLC WQ	ACCESS:    1753076	FORWARD:          0	MERGED:          0	TO_CACHE:    1753076
LLC PQ	ACCESS:    1727320	FORWARD:          0	MERGED:          0	TO_CACHE:    1727320

LLC Dense regions hint to LLC: 0
404533: 1
404375: 1
404b33: 1
405bf2: 2
4043c6: 2
405d6a: 2
404a26: 2
405bd6: 3
405b23: 3
405bdd: 3
405b0d: 3
405ac3: 3
405c2a: 3
405bc0: 4
405d00: 4
405e1a: 4
404a74: 4
405acd: 5
405d1d: 5
405c30: 5
405d16: 6
40450c: 9
404ba3: 10
40451c: 12
404bfc: 12
404578: 20
404b43: 22
405d70: 35
40452b: 55
404580: 63
404552: 63
404561: 63
404be8: 64
405df2: 6670
405cb2: 6706
405cac: 7011
405dec: 7109

RAW hits: 3182
Loads Generated: 70169114
Loads sent to L1D: 70165932
Stores Generated: 14041092
Stores sent to L1D: 14041098
Major fault: 0 Minor fault: 34498
Allocated PAGES: 34498
Total Load insts: 87706989
Total Non-spec loads: 8679748
Percentage of speculative loads: 90.1037
L1D response latency: 37.6221 cycles
Load retirement latency: 62.9358 cycles

LATENCY_FILL: 38.2186 301472

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     333992  ROW_BUFFER_MISS:    1424403
 DBUS_CONGESTED:       1759
 WQ ROW_BUFFER_HIT:     979359  ROW_BUFFER_MISS:     773681  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 45824564
0banks busy for write cycles: 86903
1banks busy for read cycles: 55829630
1banks busy for write cycles: 3389534
2banks busy for read cycles: 32565348
2banks busy for write cycles: 2489422
3banks busy for read cycles: 11455327
3banks busy for write cycles: 2198925
4banks busy for read cycles: 5833757
4banks busy for write cycles: 2020517
5banks busy for read cycles: 2601399
5banks busy for write cycles: 2235076
6banks busy for read cycles: 1575337
6banks busy for write cycles: 2959830
7banks busy for read cycles: 1348542
7banks busy for write cycles: 3582112
8banks busy for read cycles: 2478730
8banks busy for write cycles: 20751307

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 51.1233
Branch types
NOT_BRANCH: 196487525 98.2438%
BRANCH_DIRECT_JUMP: 876 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3509613 1.75481%
BRANCH_DIRECT_CALL: 876 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 876 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 34498
