Regenerating IP...
Gathering HDL files for icon_pro root...
Creating XST project for icon_pro...
Creating XST script file for icon_pro...
Creating XST instantiation file for icon_pro...
Running XST for icon_pro...
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for icon_pro...
Skipping Verilog instantiation template for icon_pro...
Finished Regenerating.
Successfully generated icon_pro.
