{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1700518016363 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spacewire_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"spacewire_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700518016371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700518016417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700518016421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700518016421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700518016768 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700518016782 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700518017038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700518017038 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700518017038 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700518017038 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2205 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700518017050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2207 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700518017050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2209 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700518017050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700518017050 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2213 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700518017050 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700518017050 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700518017053 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700518017058 ""}
{ "Info" "ISTA_SDC_FOUND" "clock_constraints.sdc " "Reading SDC File: 'clock_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1700518017875 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1700518017885 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1700518017885 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1700518017885 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700518017885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700518017885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.000        clk50 " "  18.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1700518017885 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1700518017885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700518017938 ""}  } { { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 2194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700518017938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700518018250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700518018252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700518018252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700518018254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700518018256 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700518018258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700518018258 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700518018259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700518018286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1700518018288 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700518018288 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spw_di(n) " "Node \"spw_di(n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_di(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1700518018315 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spw_do(n) " "Node \"spw_do(n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_do(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1700518018315 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spw_si(n) " "Node \"spw_si(n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_si(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1700518018315 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "spw_so(n) " "Node \"spw_so(n)\" is assigned to location or region, but does not exist in design" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_so(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1700518018315 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1700518018315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700518018315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700518019394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700518019705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700518019720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700518020065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700518020065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700518020438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/quartus/spacewire_top/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700518021547 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700518021547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700518021705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700518021707 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1700518021707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700518021707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700518021742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700518021790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700518022071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700518022115 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700518022524 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700518022894 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700518023244 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL R8 " "Pin clk50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 48 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[0\] 3.3-V LVTTL M1 " "Pin switch\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[0] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[0\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[1\] 3.3-V LVTTL T8 " "Pin switch\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[1] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_clear 3.3-V LVTTL E1 " "Pin btn_clear uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_clear } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn_clear" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 50 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn_reset 3.3-V LVTTL J15 " "Pin btn_reset uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { btn_reset } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn_reset" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 49 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { btn_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[3\] 3.3-V LVTTL M15 " "Pin switch\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[3] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spw_di 3.3-V LVTTL B6 " "Pin spw_di uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_di } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_di" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 53 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_di } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spw_si 3.3-V LVTTL R11 " "Pin spw_si uses I/O standard 3.3-V LVTTL at R11" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { spw_si } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spw_si" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 54 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { spw_si } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch\[2\] 3.3-V LVTTL B9 " "Pin switch\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { switch[2] } } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } } { "streamtest_top.vhd" "" { Text "/home/quartus/spacewire_top/streamtest_top.vhd" 51 0 0 } } { "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/quartus/spacewire_top/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1700518023252 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700518023252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg " "Generated suppressed messages file /home/quartus/spacewire_top/output_files/spacewire_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700518023390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700518023720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 23:07:03 2023 " "Processing ended: Mon Nov 20 23:07:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700518023720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700518023720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700518023720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700518023720 ""}
