<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu5ev-sfvc784-2-i</Part>
        <TopModelName>mac_logger</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.977</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_697_1>
                <Slack>7.30</Slack>
                <TripCount>65535</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <DataflowPipelineThroughput>-1</DataflowPipelineThroughput>
                <InstanceList/>
            </VITIS_LOOP_697_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>6</DSP>
            <FF>11307</FF>
            <LUT>17176</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_axilites_AWVALID</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_AWREADY</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_AWADDR</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WVALID</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WREADY</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WDATA</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_WSTRB</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARVALID</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARREADY</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_ARADDR</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RVALID</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RREADY</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RDATA</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_RRESP</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BVALID</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BREADY</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_axilites_BRESP</name>
            <Object>axilites</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mac_logger</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWADDR</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWLEN</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWSIZE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWBURST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWLOCK</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWCACHE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWPROT</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWQOS</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWREGION</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_AWUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WDATA</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WSTRB</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WLAST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_WUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARADDR</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARLEN</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARSIZE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARBURST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARLOCK</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARCACHE</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARPROT</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARQOS</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARREGION</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_ARUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RDATA</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RLAST</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_RRESP</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BVALID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BREADY</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BRESP</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BID</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fifo_axi_full_BUSER</name>
            <Object>fifo_axi_full</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWADDR</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWLEN</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWSIZE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWBURST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWLOCK</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWCACHE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWPROT</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWQOS</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWREGION</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_AWUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WDATA</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WSTRB</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WLAST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_WUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARADDR</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARLEN</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARSIZE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARBURST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARLOCK</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARCACHE</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARPROT</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARQOS</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARREGION</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_ARUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RDATA</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RLAST</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_RRESP</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BVALID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BREADY</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BRESP</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BID</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mac_fifo_BUSER</name>
            <Object>mac_fifo</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWADDR</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWLEN</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWSIZE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWBURST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWLOCK</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWCACHE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWPROT</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWQOS</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWREGION</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_AWUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WDATA</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WSTRB</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WLAST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_WUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARADDR</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARLEN</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARSIZE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARBURST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARLOCK</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARCACHE</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARPROT</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARQOS</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARREGION</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_ARUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RDATA</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RLAST</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_RRESP</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BVALID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BREADY</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BRESP</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BID</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ps_BUSER</name>
            <Object>ps</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>timestamp</name>
            <Object>timestamp</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>mac_logger</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>dataflow_in_loop_VITIS_LOOP_697_1_U0</InstName>
                    <ModuleName>dataflow_in_loop_VITIS_LOOP_697_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>311</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>352</ID>
                        </Instance>
                        <Instance>
                            <InstName>rx_ringbuffer_header_U0</InstName>
                            <ModuleName>rx_ringbuffer_header</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>428</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74</InstName>
                                    <ModuleName>rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>add_ln28_fu_96_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83</InstName>
                                    <ModuleName>rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>add_ln32_fu_96_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>rx_fifo_U0</InstName>
                            <ModuleName>rx_fifo</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>442</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_rx_fifo_Pipeline_VITIS_LOOP_71_1_fu_265</InstName>
                                    <ModuleName>rx_fifo_Pipeline_VITIS_LOOP_71_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>265</ID>
                                    <BindInstances>add_ln71_fu_105_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_rx_fifo_Pipeline_VITIS_LOOP_91_2_fu_273</InstName>
                                    <ModuleName>rx_fifo_Pipeline_VITIS_LOOP_91_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>273</ID>
                                    <BindInstances>add_ln91_fu_97_p2 add_ln93_fu_128_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_rx_fifo_Pipeline_rx_macfifo_data_fu_281</InstName>
                                    <ModuleName>rx_fifo_Pipeline_rx_macfifo_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>281</ID>
                                    <BindInstances>add_ln100_fu_292_p2 arrayidx94_sum1_1_fu_320_p2 arrayidx94_sum1_2_fu_330_p2 arrayidx94_sum1_3_fu_340_p2 arrayidx94_sum1_4_fu_350_p2 arrayidx94_sum1_5_fu_360_p2 arrayidx94_sum1_6_fu_370_p2 arrayidx94_sum1_7_fu_380_p2 arrayidx94_sum1_9_fu_400_p2 arrayidx94_sum1_10_fu_410_p2 arrayidx94_sum1_11_fu_420_p2 arrayidx94_sum1_12_fu_430_p2 arrayidx94_sum1_13_fu_440_p2 arrayidx94_sum1_14_fu_450_p2 arrayidx94_sum1_15_fu_460_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_rx_fifo_Pipeline_4_fu_292</InstName>
                                    <ModuleName>rx_fifo_Pipeline_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>292</ID>
                                    <BindInstances>arrayidx103_sum3_fu_133_p2 empty_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>tmp_buf_U add_ln53_fu_303_p2 add_ln54_fu_334_p2 WordLength_fu_517_p2 empty_92_fu_459_p2 add_ln83_fu_566_p2 add_ln84_fu_576_p2 add_ln97_fu_671_p2 add_ln97_2_fu_677_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tx_ddr_U0</InstName>
                            <ModuleName>tx_ddr</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>458</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_tx_ddr_Pipeline_VITIS_LOOP_471_1_fu_1296</InstName>
                                    <ModuleName>tx_ddr_Pipeline_VITIS_LOOP_471_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1296</ID>
                                    <BindInstances>add_ln471_fu_75_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_tx_ddr_Pipeline_tx_2_log_ddr_fu_1303</InstName>
                                    <ModuleName>tx_ddr_Pipeline_tx_2_log_ddr</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1303</ID>
                                    <BindInstances>add_ln512_fu_113_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_tx_ddr_Pipeline_VITIS_LOOP_531_2_fu_1313</InstName>
                                    <ModuleName>tx_ddr_Pipeline_VITIS_LOOP_531_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1313</ID>
                                    <BindInstances>add_ln531_fu_75_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_tx_ddr_Pipeline_tx_2_tap_ddr_fu_1320</InstName>
                                    <ModuleName>tx_ddr_Pipeline_tx_2_tap_ddr</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1320</ID>
                                    <BindInstances>add_ln570_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>log_header_U tap_header_U add_ln274_fu_1555_p2 add_ln270_fu_1567_p2 add_ln266_fu_1579_p2 add_ln262_fu_1591_p2 add_ln258_fu_1603_p2 add_ln254_fu_1615_p2 add_ln250_fu_1627_p2 add_ln246_fu_1639_p2 add_ln242_fu_1651_p2 add_ln238_fu_1663_p2 add_ln278_fu_1675_p2 add_ln311_fu_2596_p2 add_ln311_1_fu_2627_p2 next_header_1_fu_2658_p2 next_header_2_fu_2663_p2 add_ln322_fu_2711_p2 grp_fu_2855_p0 grp_fu_1429_p2 N_fu_2960_p2 mul_32s_32s_32_1_1_U96 add_ln512_fu_2993_p2 add_ln512_1_fu_3003_p2 add_ln521_fu_3018_p2 grp_fu_3132_p0 grp_fu_1429_p2 N_1_fu_3237_p2 mul_32s_32s_32_1_1_U98 add_ln570_fu_3270_p2 add_ln570_1_fu_3280_p2 add_ln579_fu_3295_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>log_all_mask_c_U unicast_vlan109_macaddr_msb_c_U unicast_vlan109_macaddr_lsb_c_U unicast_vlan108_macaddr_msb_c_U unicast_vlan108_macaddr_lsb_c_U unicast_vlan107_macaddr_msb_c_U unicast_vlan107_macaddr_lsb_c_U unicast_vlan106_macaddr_msb_c_U unicast_vlan106_macaddr_lsb_c_U unicast_vlan105_macaddr_msb_c_U unicast_vlan105_macaddr_lsb_c_U unicast_vlan104_macaddr_msb_c_U unicast_vlan104_macaddr_lsb_c_U unicast_vlan103_macaddr_msb_c_U unicast_vlan103_macaddr_lsb_c_U unicast_vlan102_macaddr_msb_c_U unicast_vlan102_macaddr_lsb_c_U unicast_vlan101_macaddr_msb_c_U unicast_vlan101_macaddr_lsb_c_U unicast_vlan100_macaddr_msb_c_U unicast_vlan100_macaddr_lsb_c_U unicast_filter_enable_c_U multicast_recv_enable_c_U logger_vlan_enable_mask_c_U log_header_U tap_header_U data_buf3_U ddr_c_channel_U driver_c_channel_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1</Name>
            <Loops>
                <VITIS_LOOP_28_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_96_p2" SOURCE="mac_logger.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2</Name>
            <Loops>
                <VITIS_LOOP_32_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_2>
                        <Name>VITIS_LOOP_32_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_96_p2" SOURCE="mac_logger.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_ringbuffer_header</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>367</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>479</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_VITIS_LOOP_71_1</Name>
            <Loops>
                <VITIS_LOOP_71_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>186</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_105_p2" SOURCE="mac_logger.cpp:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_VITIS_LOOP_91_2</Name>
            <Loops>
                <VITIS_LOOP_91_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_2>
                        <Name>VITIS_LOOP_91_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 4</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>68</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_97_p2" SOURCE="mac_logger.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_128_p2" SOURCE="mac_logger.cpp:93" URAM="0" VARIABLE="add_ln93"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_rx_macfifo_data</Name>
            <Loops>
                <rx_macfifo_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rx_macfifo_data>
                        <Name>rx_macfifo_data</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rx_macfifo_data>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>160</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>532</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_292_p2" SOURCE="mac_logger.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_1_fu_320_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_2_fu_330_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_3_fu_340_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_4_fu_350_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_5_fu_360_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_6_fu_370_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_7_fu_380_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_9_fu_400_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_10_fu_410_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_11_fu_420_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_12_fu_430_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_13_fu_440_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_14_fu_450_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rx_macfifo_data" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx94_sum1_15_fu_460_p2" SOURCE="mac_logger.cpp:101" URAM="0" VARIABLE="arrayidx94_sum1_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>15</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 16</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx103_sum3_fu_133_p2" SOURCE="" URAM="0" VARIABLE="arrayidx103_sum3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_113_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rx_fifo</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>857</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2005</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_U" SOURCE="mac_logger.cpp:70" URAM="0" VARIABLE="tmp_buf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_303_p2" SOURCE="mac_logger.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_334_p2" SOURCE="mac_logger.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="WordLength_fu_517_p2" SOURCE="mac_logger.cpp:55" URAM="0" VARIABLE="WordLength"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_459_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_566_p2" SOURCE="mac_logger.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_576_p2" SOURCE="mac_logger.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_671_p2" SOURCE="mac_logger.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_677_p2" SOURCE="mac_logger.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_VITIS_LOOP_471_1</Name>
            <Loops>
                <VITIS_LOOP_471_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_471_1>
                        <Name>VITIS_LOOP_471_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_471_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_471_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln471_fu_75_p2" SOURCE="mac_logger.cpp:471" URAM="0" VARIABLE="add_ln471"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_tx_2_log_ddr</Name>
            <Loops>
                <tx_2_log_ddr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>423</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 423</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tx_2_log_ddr>
                        <Name>tx_2_log_ddr</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>420</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 421</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 4.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tx_2_log_ddr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tx_2_log_ddr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln512_fu_113_p2" SOURCE="mac_logger.cpp:512" URAM="0" VARIABLE="add_ln512"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_VITIS_LOOP_531_2</Name>
            <Loops>
                <VITIS_LOOP_531_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_531_2>
                        <Name>VITIS_LOOP_531_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_531_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_531_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln531_fu_75_p2" SOURCE="mac_logger.cpp:531" URAM="0" VARIABLE="add_ln531"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr_Pipeline_tx_2_tap_ddr</Name>
            <Loops>
                <tx_2_tap_ddr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>443</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 443</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tx_2_tap_ddr>
                        <Name>tx_2_tap_ddr</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>440</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 441</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 4.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </tx_2_tap_ddr>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tx_2_tap_ddr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_113_p2" SOURCE="mac_logger.cpp:570" URAM="0" VARIABLE="add_ln570"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tx_ddr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>72</Average-caseLatency>
                    <Worst-caseLatency>987</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 987</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3403</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5005</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="log_header_U" SOURCE="" URAM="0" VARIABLE="log_header"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="tap_header_U" SOURCE="" URAM="0" VARIABLE="tap_header"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_1555_p2" SOURCE="mac_logger.cpp:274" URAM="0" VARIABLE="add_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_1567_p2" SOURCE="mac_logger.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln266_fu_1579_p2" SOURCE="mac_logger.cpp:266" URAM="0" VARIABLE="add_ln266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_1591_p2" SOURCE="mac_logger.cpp:262" URAM="0" VARIABLE="add_ln262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_1603_p2" SOURCE="mac_logger.cpp:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_1615_p2" SOURCE="mac_logger.cpp:254" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_1627_p2" SOURCE="mac_logger.cpp:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_1639_p2" SOURCE="mac_logger.cpp:246" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_1651_p2" SOURCE="mac_logger.cpp:242" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_1663_p2" SOURCE="mac_logger.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_1675_p2" SOURCE="mac_logger.cpp:278" URAM="0" VARIABLE="add_ln278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_2596_p2" SOURCE="mac_logger.cpp:311" URAM="0" VARIABLE="add_ln311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_1_fu_2627_p2" SOURCE="mac_logger.cpp:311" URAM="0" VARIABLE="add_ln311_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="next_header_1_fu_2658_p2" SOURCE="mac_logger.cpp:313" URAM="0" VARIABLE="next_header_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="next_header_2_fu_2663_p2" SOURCE="mac_logger.cpp:316" URAM="0" VARIABLE="next_header_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_2711_p2" SOURCE="mac_logger.cpp:322" URAM="0" VARIABLE="add_ln322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2855_p0" SOURCE="mac_logger.cpp:504" URAM="0" VARIABLE="add_ln504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1429_p2" SOURCE="mac_logger.cpp:509" URAM="0" VARIABLE="add_ln509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="N_fu_2960_p2" SOURCE="mac_logger.cpp:509" URAM="0" VARIABLE="N"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U96" SOURCE="mac_logger.cpp:503" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln512_fu_2993_p2" SOURCE="mac_logger.cpp:512" URAM="0" VARIABLE="add_ln512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln512_1_fu_3003_p2" SOURCE="mac_logger.cpp:512" URAM="0" VARIABLE="add_ln512_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln521_fu_3018_p2" SOURCE="mac_logger.cpp:521" URAM="0" VARIABLE="add_ln521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3132_p0" SOURCE="mac_logger.cpp:564" URAM="0" VARIABLE="add_ln564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1429_p2" SOURCE="mac_logger.cpp:567" URAM="0" VARIABLE="add_ln567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="N_1_fu_3237_p2" SOURCE="mac_logger.cpp:567" URAM="0" VARIABLE="N_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U98" SOURCE="mac_logger.cpp:563" URAM="0" VARIABLE="mul764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_fu_3270_p2" SOURCE="mac_logger.cpp:570" URAM="0" VARIABLE="add_ln570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln570_1_fu_3280_p2" SOURCE="mac_logger.cpp:570" URAM="0" VARIABLE="add_ln570_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln579_fu_3295_p2" SOURCE="mac_logger.cpp:579" URAM="0" VARIABLE="add_ln579"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_697_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.977</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7274</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>9571</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="log_all_mask_c_U" SOURCE="" URAM="0" VARIABLE="log_all_mask_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan109_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan109_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan109_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan109_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan108_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan108_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan108_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan108_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan107_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan107_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan107_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan107_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan106_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan106_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan106_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan106_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan105_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan105_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan105_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan105_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan104_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan104_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan104_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan104_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan103_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan103_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan103_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan103_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan102_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan102_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan102_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan102_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan101_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan101_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan101_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan101_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan100_macaddr_msb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan100_macaddr_msb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_vlan100_macaddr_lsb_c_U" SOURCE="" URAM="0" VARIABLE="unicast_vlan100_macaddr_lsb_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="unicast_filter_enable_c_U" SOURCE="" URAM="0" VARIABLE="unicast_filter_enable_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="multicast_recv_enable_c_U" SOURCE="" URAM="0" VARIABLE="multicast_recv_enable_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="logger_vlan_enable_mask_c_U" SOURCE="" URAM="0" VARIABLE="logger_vlan_enable_mask_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="log_header_U" SOURCE="mac_logger.cpp:700" URAM="0" VARIABLE="log_header"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tap_header_U" SOURCE="mac_logger.cpp:701" URAM="0" VARIABLE="tap_header"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="data_buf3_U" SOURCE="" URAM="0" VARIABLE="data_buf3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ddr_c_channel_U" SOURCE="mac_logger.cpp:704" URAM="0" VARIABLE="ddr_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="driver_c_channel_U" SOURCE="mac_logger.cpp:704" URAM="0" VARIABLE="driver_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mac_logger</Name>
            <Loops>
                <VITIS_LOOP_697_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.977</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_697_1>
                        <Name>VITIS_LOOP_697_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65535</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>-1</DataflowPipelineThroughput>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_697_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_697_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11307</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>17176</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="fifo" index="0" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mac_fifo" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_axilites" name="fifo_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_axilites" name="fifo_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_ddr" index="1" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tap_ddr" index="2" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ps" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status" index="3" direction="unused" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="status" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="writeStatus" index="4" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="writeStatus" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="timestamp" index="5" direction="in" srcType="long long int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="timestamp" name="timestamp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logger_vlan_enable_mask" index="6" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="logger_vlan_enable_mask" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan100_received" index="7" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan100_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan100_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan101_received" index="8" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan101_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan101_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan102_received" index="9" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan102_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan102_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan103_received" index="10" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan103_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan103_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan104_received" index="11" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan104_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan104_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan105_received" index="12" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan105_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan105_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan106_received" index="13" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan106_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan106_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan107_received" index="14" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan107_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan107_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan108_received" index="15" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan108_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan108_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vlan109_received" index="16" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="vlan109_received" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="vlan109_received_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="droped" index="17" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="droped" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_axilites" name="droped_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="multicast_recv_enable" index="18" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="multicast_recv_enable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_filter_enable" index="19" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_filter_enable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan100_macaddr_lsb" index="20" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan100_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan100_macaddr_msb" index="21" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan100_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan101_macaddr_lsb" index="22" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan101_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan101_macaddr_msb" index="23" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan101_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan102_macaddr_lsb" index="24" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan102_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan102_macaddr_msb" index="25" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan102_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan103_macaddr_lsb" index="26" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan103_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan103_macaddr_msb" index="27" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan103_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan104_macaddr_lsb" index="28" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan104_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan104_macaddr_msb" index="29" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan104_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan105_macaddr_lsb" index="30" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan105_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan105_macaddr_msb" index="31" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan105_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan106_macaddr_lsb" index="32" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan106_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan106_macaddr_msb" index="33" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan106_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan107_macaddr_lsb" index="34" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan107_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan107_macaddr_msb" index="35" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan107_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan108_macaddr_lsb" index="36" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan108_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan108_macaddr_msb" index="37" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan108_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan109_macaddr_lsb" index="38" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan109_macaddr_lsb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="unicast_vlan109_macaddr_msb" index="39" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="unicast_vlan109_macaddr_msb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="log_all_mask" index="40" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_axilites" name="log_all_mask" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_axi_full" index="41" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fifo_axi_full" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_axilites" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_axilites" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_axilites_" paramPrefix="C_S_AXI_AXILITES_">
            <ports>
                <port>s_axi_axilites_ARADDR</port>
                <port>s_axi_axilites_ARREADY</port>
                <port>s_axi_axilites_ARVALID</port>
                <port>s_axi_axilites_AWADDR</port>
                <port>s_axi_axilites_AWREADY</port>
                <port>s_axi_axilites_AWVALID</port>
                <port>s_axi_axilites_BREADY</port>
                <port>s_axi_axilites_BRESP</port>
                <port>s_axi_axilites_BVALID</port>
                <port>s_axi_axilites_RDATA</port>
                <port>s_axi_axilites_RREADY</port>
                <port>s_axi_axilites_RRESP</port>
                <port>s_axi_axilites_RVALID</port>
                <port>s_axi_axilites_WDATA</port>
                <port>s_axi_axilites_WREADY</port>
                <port>s_axi_axilites_WSTRB</port>
                <port>s_axi_axilites_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="fifo_1" access="W" description="Data signal of fifo" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo" access="W" description="Bit 31 to 0 of fifo"/>
                    </fields>
                </register>
                <register offset="0x14" name="fifo_2" access="W" description="Data signal of fifo" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo" access="W" description="Bit 63 to 32 of fifo"/>
                    </fields>
                </register>
                <register offset="0x1c" name="ddr_1" access="W" description="Data signal of ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="ddr" access="W" description="Bit 31 to 0 of ddr"/>
                    </fields>
                </register>
                <register offset="0x20" name="ddr_2" access="W" description="Data signal of ddr" range="32">
                    <fields>
                        <field offset="0" width="32" name="ddr" access="W" description="Bit 63 to 32 of ddr"/>
                    </fields>
                </register>
                <register offset="0x28" name="status" access="W" description="Data signal of status" range="32">
                    <fields>
                        <field offset="0" width="32" name="status" access="W" description="Bit 31 to 0 of status"/>
                    </fields>
                </register>
                <register offset="0x30" name="writeStatus" access="W" description="Data signal of writeStatus" range="32">
                    <fields>
                        <field offset="0" width="16" name="writeStatus" access="W" description="Bit 15 to 0 of writeStatus"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="logger_vlan_enable_mask" access="W" description="Data signal of logger_vlan_enable_mask" range="32">
                    <fields>
                        <field offset="0" width="32" name="logger_vlan_enable_mask" access="W" description="Bit 31 to 0 of logger_vlan_enable_mask"/>
                    </fields>
                </register>
                <register offset="0x40" name="vlan100_received" access="R" description="Data signal of vlan100_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan100_received" access="R" description="Bit 31 to 0 of vlan100_received"/>
                    </fields>
                </register>
                <register offset="0x44" name="vlan100_received_ctrl" access="R" description="Control signal of vlan100_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan100_received_ap_vld" access="R" description="Control signal vlan100_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="vlan101_received" access="R" description="Data signal of vlan101_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan101_received" access="R" description="Bit 31 to 0 of vlan101_received"/>
                    </fields>
                </register>
                <register offset="0x4c" name="vlan101_received_ctrl" access="R" description="Control signal of vlan101_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan101_received_ap_vld" access="R" description="Control signal vlan101_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="vlan102_received" access="R" description="Data signal of vlan102_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan102_received" access="R" description="Bit 31 to 0 of vlan102_received"/>
                    </fields>
                </register>
                <register offset="0x54" name="vlan102_received_ctrl" access="R" description="Control signal of vlan102_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan102_received_ap_vld" access="R" description="Control signal vlan102_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="vlan103_received" access="R" description="Data signal of vlan103_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan103_received" access="R" description="Bit 31 to 0 of vlan103_received"/>
                    </fields>
                </register>
                <register offset="0x5c" name="vlan103_received_ctrl" access="R" description="Control signal of vlan103_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan103_received_ap_vld" access="R" description="Control signal vlan103_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="vlan104_received" access="R" description="Data signal of vlan104_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan104_received" access="R" description="Bit 31 to 0 of vlan104_received"/>
                    </fields>
                </register>
                <register offset="0x64" name="vlan104_received_ctrl" access="R" description="Control signal of vlan104_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan104_received_ap_vld" access="R" description="Control signal vlan104_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="vlan105_received" access="R" description="Data signal of vlan105_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan105_received" access="R" description="Bit 31 to 0 of vlan105_received"/>
                    </fields>
                </register>
                <register offset="0x6c" name="vlan105_received_ctrl" access="R" description="Control signal of vlan105_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan105_received_ap_vld" access="R" description="Control signal vlan105_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="vlan106_received" access="R" description="Data signal of vlan106_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan106_received" access="R" description="Bit 31 to 0 of vlan106_received"/>
                    </fields>
                </register>
                <register offset="0x74" name="vlan106_received_ctrl" access="R" description="Control signal of vlan106_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan106_received_ap_vld" access="R" description="Control signal vlan106_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="vlan107_received" access="R" description="Data signal of vlan107_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan107_received" access="R" description="Bit 31 to 0 of vlan107_received"/>
                    </fields>
                </register>
                <register offset="0x7c" name="vlan107_received_ctrl" access="R" description="Control signal of vlan107_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan107_received_ap_vld" access="R" description="Control signal vlan107_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="vlan108_received" access="R" description="Data signal of vlan108_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan108_received" access="R" description="Bit 31 to 0 of vlan108_received"/>
                    </fields>
                </register>
                <register offset="0x84" name="vlan108_received_ctrl" access="R" description="Control signal of vlan108_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan108_received_ap_vld" access="R" description="Control signal vlan108_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="vlan109_received" access="R" description="Data signal of vlan109_received" range="32">
                    <fields>
                        <field offset="0" width="32" name="vlan109_received" access="R" description="Bit 31 to 0 of vlan109_received"/>
                    </fields>
                </register>
                <register offset="0x8c" name="vlan109_received_ctrl" access="R" description="Control signal of vlan109_received" range="32">
                    <fields>
                        <field offset="0" width="1" name="vlan109_received_ap_vld" access="R" description="Control signal vlan109_received_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="droped" access="R" description="Data signal of droped" range="32">
                    <fields>
                        <field offset="0" width="32" name="droped" access="R" description="Bit 31 to 0 of droped"/>
                    </fields>
                </register>
                <register offset="0x94" name="droped_ctrl" access="R" description="Control signal of droped" range="32">
                    <fields>
                        <field offset="0" width="1" name="droped_ap_vld" access="R" description="Control signal droped_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="multicast_recv_enable" access="W" description="Data signal of multicast_recv_enable" range="32">
                    <fields>
                        <field offset="0" width="32" name="multicast_recv_enable" access="W" description="Bit 31 to 0 of multicast_recv_enable"/>
                    </fields>
                </register>
                <register offset="0xa0" name="unicast_filter_enable" access="W" description="Data signal of unicast_filter_enable" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_filter_enable" access="W" description="Bit 31 to 0 of unicast_filter_enable"/>
                    </fields>
                </register>
                <register offset="0xa8" name="unicast_vlan100_macaddr_lsb" access="W" description="Data signal of unicast_vlan100_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan100_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan100_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0xb0" name="unicast_vlan100_macaddr_msb" access="W" description="Data signal of unicast_vlan100_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan100_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan100_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0xb8" name="unicast_vlan101_macaddr_lsb" access="W" description="Data signal of unicast_vlan101_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan101_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan101_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0xc0" name="unicast_vlan101_macaddr_msb" access="W" description="Data signal of unicast_vlan101_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan101_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan101_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0xc8" name="unicast_vlan102_macaddr_lsb" access="W" description="Data signal of unicast_vlan102_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan102_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan102_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0xd0" name="unicast_vlan102_macaddr_msb" access="W" description="Data signal of unicast_vlan102_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan102_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan102_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0xd8" name="unicast_vlan103_macaddr_lsb" access="W" description="Data signal of unicast_vlan103_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan103_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan103_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0xe0" name="unicast_vlan103_macaddr_msb" access="W" description="Data signal of unicast_vlan103_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan103_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan103_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0xe8" name="unicast_vlan104_macaddr_lsb" access="W" description="Data signal of unicast_vlan104_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan104_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan104_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0xf0" name="unicast_vlan104_macaddr_msb" access="W" description="Data signal of unicast_vlan104_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan104_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan104_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0xf8" name="unicast_vlan105_macaddr_lsb" access="W" description="Data signal of unicast_vlan105_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan105_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan105_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x100" name="unicast_vlan105_macaddr_msb" access="W" description="Data signal of unicast_vlan105_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan105_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan105_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x108" name="unicast_vlan106_macaddr_lsb" access="W" description="Data signal of unicast_vlan106_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan106_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan106_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x110" name="unicast_vlan106_macaddr_msb" access="W" description="Data signal of unicast_vlan106_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan106_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan106_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x118" name="unicast_vlan107_macaddr_lsb" access="W" description="Data signal of unicast_vlan107_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan107_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan107_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x120" name="unicast_vlan107_macaddr_msb" access="W" description="Data signal of unicast_vlan107_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan107_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan107_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x128" name="unicast_vlan108_macaddr_lsb" access="W" description="Data signal of unicast_vlan108_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan108_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan108_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x130" name="unicast_vlan108_macaddr_msb" access="W" description="Data signal of unicast_vlan108_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan108_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan108_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x138" name="unicast_vlan109_macaddr_lsb" access="W" description="Data signal of unicast_vlan109_macaddr_lsb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan109_macaddr_lsb" access="W" description="Bit 31 to 0 of unicast_vlan109_macaddr_lsb"/>
                    </fields>
                </register>
                <register offset="0x140" name="unicast_vlan109_macaddr_msb" access="W" description="Data signal of unicast_vlan109_macaddr_msb" range="32">
                    <fields>
                        <field offset="0" width="32" name="unicast_vlan109_macaddr_msb" access="W" description="Bit 31 to 0 of unicast_vlan109_macaddr_msb"/>
                    </fields>
                </register>
                <register offset="0x148" name="log_all_mask" access="W" description="Data signal of log_all_mask" range="32">
                    <fields>
                        <field offset="0" width="32" name="log_all_mask" access="W" description="Bit 31 to 0 of log_all_mask"/>
                    </fields>
                </register>
                <register offset="0x150" name="driver_1" access="W" description="Data signal of driver" range="32">
                    <fields>
                        <field offset="0" width="32" name="driver" access="W" description="Bit 31 to 0 of driver"/>
                    </fields>
                </register>
                <register offset="0x154" name="driver_2" access="W" description="Data signal of driver" range="32">
                    <fields>
                        <field offset="0" width="32" name="driver" access="W" description="Bit 63 to 32 of driver"/>
                    </fields>
                </register>
                <register offset="0x160" name="fifo_axi_full_offset_1" access="W" description="Data signal of fifo_axi_full_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo_axi_full_offset" access="W" description="Bit 31 to 0 of fifo_axi_full_offset"/>
                    </fields>
                </register>
                <register offset="0x164" name="fifo_axi_full_offset_2" access="W" description="Data signal of fifo_axi_full_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="fifo_axi_full_offset" access="W" description="Bit 63 to 32 of fifo_axi_full_offset"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="fifo"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="log_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="336" argName="tap_ddr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="40" argName="status"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="48" argName="writeStatus"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="logger_vlan_enable_mask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="64" argName="vlan100_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="72" argName="vlan101_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="80" argName="vlan102_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="88" argName="vlan103_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="96" argName="vlan104_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="104" argName="vlan105_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="112" argName="vlan106_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="120" argName="vlan107_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="128" argName="vlan108_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="136" argName="vlan109_received"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="144" argName="droped"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="multicast_recv_enable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="unicast_filter_enable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="unicast_vlan100_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="unicast_vlan100_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="unicast_vlan101_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="unicast_vlan101_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="unicast_vlan102_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="unicast_vlan102_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="unicast_vlan103_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="unicast_vlan103_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="unicast_vlan104_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="unicast_vlan104_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="unicast_vlan105_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="unicast_vlan105_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="unicast_vlan106_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="unicast_vlan106_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="unicast_vlan107_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="unicast_vlan107_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="unicast_vlan108_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="unicast_vlan108_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="312" argName="unicast_vlan109_macaddr_lsb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="unicast_vlan109_macaddr_msb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="log_all_mask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="fifo_axi_full"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_axilites:m_axi_fifo_axi_full:m_axi_mac_fifo:m_axi_ps</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fifo_axi_full" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fifo_axi_full_" paramPrefix="C_M_AXI_FIFO_AXI_FULL_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fifo_axi_full_ARADDR</port>
                <port>m_axi_fifo_axi_full_ARBURST</port>
                <port>m_axi_fifo_axi_full_ARCACHE</port>
                <port>m_axi_fifo_axi_full_ARID</port>
                <port>m_axi_fifo_axi_full_ARLEN</port>
                <port>m_axi_fifo_axi_full_ARLOCK</port>
                <port>m_axi_fifo_axi_full_ARPROT</port>
                <port>m_axi_fifo_axi_full_ARQOS</port>
                <port>m_axi_fifo_axi_full_ARREADY</port>
                <port>m_axi_fifo_axi_full_ARREGION</port>
                <port>m_axi_fifo_axi_full_ARSIZE</port>
                <port>m_axi_fifo_axi_full_ARUSER</port>
                <port>m_axi_fifo_axi_full_ARVALID</port>
                <port>m_axi_fifo_axi_full_AWADDR</port>
                <port>m_axi_fifo_axi_full_AWBURST</port>
                <port>m_axi_fifo_axi_full_AWCACHE</port>
                <port>m_axi_fifo_axi_full_AWID</port>
                <port>m_axi_fifo_axi_full_AWLEN</port>
                <port>m_axi_fifo_axi_full_AWLOCK</port>
                <port>m_axi_fifo_axi_full_AWPROT</port>
                <port>m_axi_fifo_axi_full_AWQOS</port>
                <port>m_axi_fifo_axi_full_AWREADY</port>
                <port>m_axi_fifo_axi_full_AWREGION</port>
                <port>m_axi_fifo_axi_full_AWSIZE</port>
                <port>m_axi_fifo_axi_full_AWUSER</port>
                <port>m_axi_fifo_axi_full_AWVALID</port>
                <port>m_axi_fifo_axi_full_BID</port>
                <port>m_axi_fifo_axi_full_BREADY</port>
                <port>m_axi_fifo_axi_full_BRESP</port>
                <port>m_axi_fifo_axi_full_BUSER</port>
                <port>m_axi_fifo_axi_full_BVALID</port>
                <port>m_axi_fifo_axi_full_RDATA</port>
                <port>m_axi_fifo_axi_full_RID</port>
                <port>m_axi_fifo_axi_full_RLAST</port>
                <port>m_axi_fifo_axi_full_RREADY</port>
                <port>m_axi_fifo_axi_full_RRESP</port>
                <port>m_axi_fifo_axi_full_RUSER</port>
                <port>m_axi_fifo_axi_full_RVALID</port>
                <port>m_axi_fifo_axi_full_WDATA</port>
                <port>m_axi_fifo_axi_full_WID</port>
                <port>m_axi_fifo_axi_full_WLAST</port>
                <port>m_axi_fifo_axi_full_WREADY</port>
                <port>m_axi_fifo_axi_full_WSTRB</port>
                <port>m_axi_fifo_axi_full_WUSER</port>
                <port>m_axi_fifo_axi_full_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fifo_axi_full"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fifo_axi_full"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_mac_fifo" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mac_fifo_" paramPrefix="C_M_AXI_MAC_FIFO_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mac_fifo_ARADDR</port>
                <port>m_axi_mac_fifo_ARBURST</port>
                <port>m_axi_mac_fifo_ARCACHE</port>
                <port>m_axi_mac_fifo_ARID</port>
                <port>m_axi_mac_fifo_ARLEN</port>
                <port>m_axi_mac_fifo_ARLOCK</port>
                <port>m_axi_mac_fifo_ARPROT</port>
                <port>m_axi_mac_fifo_ARQOS</port>
                <port>m_axi_mac_fifo_ARREADY</port>
                <port>m_axi_mac_fifo_ARREGION</port>
                <port>m_axi_mac_fifo_ARSIZE</port>
                <port>m_axi_mac_fifo_ARUSER</port>
                <port>m_axi_mac_fifo_ARVALID</port>
                <port>m_axi_mac_fifo_AWADDR</port>
                <port>m_axi_mac_fifo_AWBURST</port>
                <port>m_axi_mac_fifo_AWCACHE</port>
                <port>m_axi_mac_fifo_AWID</port>
                <port>m_axi_mac_fifo_AWLEN</port>
                <port>m_axi_mac_fifo_AWLOCK</port>
                <port>m_axi_mac_fifo_AWPROT</port>
                <port>m_axi_mac_fifo_AWQOS</port>
                <port>m_axi_mac_fifo_AWREADY</port>
                <port>m_axi_mac_fifo_AWREGION</port>
                <port>m_axi_mac_fifo_AWSIZE</port>
                <port>m_axi_mac_fifo_AWUSER</port>
                <port>m_axi_mac_fifo_AWVALID</port>
                <port>m_axi_mac_fifo_BID</port>
                <port>m_axi_mac_fifo_BREADY</port>
                <port>m_axi_mac_fifo_BRESP</port>
                <port>m_axi_mac_fifo_BUSER</port>
                <port>m_axi_mac_fifo_BVALID</port>
                <port>m_axi_mac_fifo_RDATA</port>
                <port>m_axi_mac_fifo_RID</port>
                <port>m_axi_mac_fifo_RLAST</port>
                <port>m_axi_mac_fifo_RREADY</port>
                <port>m_axi_mac_fifo_RRESP</port>
                <port>m_axi_mac_fifo_RUSER</port>
                <port>m_axi_mac_fifo_RVALID</port>
                <port>m_axi_mac_fifo_WDATA</port>
                <port>m_axi_mac_fifo_WID</port>
                <port>m_axi_mac_fifo_WLAST</port>
                <port>m_axi_mac_fifo_WREADY</port>
                <port>m_axi_mac_fifo_WSTRB</port>
                <port>m_axi_mac_fifo_WUSER</port>
                <port>m_axi_mac_fifo_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fifo"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fifo"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ps" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_ps_" paramPrefix="C_M_AXI_PS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ps_ARADDR</port>
                <port>m_axi_ps_ARBURST</port>
                <port>m_axi_ps_ARCACHE</port>
                <port>m_axi_ps_ARID</port>
                <port>m_axi_ps_ARLEN</port>
                <port>m_axi_ps_ARLOCK</port>
                <port>m_axi_ps_ARPROT</port>
                <port>m_axi_ps_ARQOS</port>
                <port>m_axi_ps_ARREADY</port>
                <port>m_axi_ps_ARREGION</port>
                <port>m_axi_ps_ARSIZE</port>
                <port>m_axi_ps_ARUSER</port>
                <port>m_axi_ps_ARVALID</port>
                <port>m_axi_ps_AWADDR</port>
                <port>m_axi_ps_AWBURST</port>
                <port>m_axi_ps_AWCACHE</port>
                <port>m_axi_ps_AWID</port>
                <port>m_axi_ps_AWLEN</port>
                <port>m_axi_ps_AWLOCK</port>
                <port>m_axi_ps_AWPROT</port>
                <port>m_axi_ps_AWQOS</port>
                <port>m_axi_ps_AWREADY</port>
                <port>m_axi_ps_AWREGION</port>
                <port>m_axi_ps_AWSIZE</port>
                <port>m_axi_ps_AWUSER</port>
                <port>m_axi_ps_AWVALID</port>
                <port>m_axi_ps_BID</port>
                <port>m_axi_ps_BREADY</port>
                <port>m_axi_ps_BRESP</port>
                <port>m_axi_ps_BUSER</port>
                <port>m_axi_ps_BVALID</port>
                <port>m_axi_ps_RDATA</port>
                <port>m_axi_ps_RID</port>
                <port>m_axi_ps_RLAST</port>
                <port>m_axi_ps_RREADY</port>
                <port>m_axi_ps_RRESP</port>
                <port>m_axi_ps_RUSER</port>
                <port>m_axi_ps_RVALID</port>
                <port>m_axi_ps_WDATA</port>
                <port>m_axi_ps_WID</port>
                <port>m_axi_ps_WLAST</port>
                <port>m_axi_ps_WREADY</port>
                <port>m_axi_ps_WSTRB</port>
                <port>m_axi_ps_WUSER</port>
                <port>m_axi_ps_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64" argName="log_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="log_ddr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64" argName="tap_ddr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="tap_ddr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="timestamp" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="timestamp">DATA</portMap>
            </portMaps>
            <ports>
                <port>timestamp</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="timestamp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fifo_axi_full">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_mac_fifo">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_ps">32 -&gt; 32, 64, 0, slave, 0, 64, 16, 64, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_axilites">32, 9, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_axilites">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_axilites">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_axilites">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_axilites">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_axilites">fifo_1, 0x10, 32, W, Data signal of fifo, </column>
                    <column name="s_axi_axilites">fifo_2, 0x14, 32, W, Data signal of fifo, </column>
                    <column name="s_axi_axilites">ddr_1, 0x1c, 32, W, Data signal of ddr, </column>
                    <column name="s_axi_axilites">ddr_2, 0x20, 32, W, Data signal of ddr, </column>
                    <column name="s_axi_axilites">status, 0x28, 32, W, Data signal of status, </column>
                    <column name="s_axi_axilites">writeStatus, 0x30, 32, W, Data signal of writeStatus, </column>
                    <column name="s_axi_axilites">logger_vlan_enable_mask, 0x38, 32, W, Data signal of logger_vlan_enable_mask, </column>
                    <column name="s_axi_axilites">vlan100_received, 0x40, 32, R, Data signal of vlan100_received, </column>
                    <column name="s_axi_axilites">vlan100_received_ctrl, 0x44, 32, R, Control signal of vlan100_received, 0=vlan100_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan101_received, 0x48, 32, R, Data signal of vlan101_received, </column>
                    <column name="s_axi_axilites">vlan101_received_ctrl, 0x4c, 32, R, Control signal of vlan101_received, 0=vlan101_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan102_received, 0x50, 32, R, Data signal of vlan102_received, </column>
                    <column name="s_axi_axilites">vlan102_received_ctrl, 0x54, 32, R, Control signal of vlan102_received, 0=vlan102_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan103_received, 0x58, 32, R, Data signal of vlan103_received, </column>
                    <column name="s_axi_axilites">vlan103_received_ctrl, 0x5c, 32, R, Control signal of vlan103_received, 0=vlan103_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan104_received, 0x60, 32, R, Data signal of vlan104_received, </column>
                    <column name="s_axi_axilites">vlan104_received_ctrl, 0x64, 32, R, Control signal of vlan104_received, 0=vlan104_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan105_received, 0x68, 32, R, Data signal of vlan105_received, </column>
                    <column name="s_axi_axilites">vlan105_received_ctrl, 0x6c, 32, R, Control signal of vlan105_received, 0=vlan105_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan106_received, 0x70, 32, R, Data signal of vlan106_received, </column>
                    <column name="s_axi_axilites">vlan106_received_ctrl, 0x74, 32, R, Control signal of vlan106_received, 0=vlan106_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan107_received, 0x78, 32, R, Data signal of vlan107_received, </column>
                    <column name="s_axi_axilites">vlan107_received_ctrl, 0x7c, 32, R, Control signal of vlan107_received, 0=vlan107_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan108_received, 0x80, 32, R, Data signal of vlan108_received, </column>
                    <column name="s_axi_axilites">vlan108_received_ctrl, 0x84, 32, R, Control signal of vlan108_received, 0=vlan108_received_ap_vld</column>
                    <column name="s_axi_axilites">vlan109_received, 0x88, 32, R, Data signal of vlan109_received, </column>
                    <column name="s_axi_axilites">vlan109_received_ctrl, 0x8c, 32, R, Control signal of vlan109_received, 0=vlan109_received_ap_vld</column>
                    <column name="s_axi_axilites">droped, 0x90, 32, R, Data signal of droped, </column>
                    <column name="s_axi_axilites">droped_ctrl, 0x94, 32, R, Control signal of droped, 0=droped_ap_vld</column>
                    <column name="s_axi_axilites">multicast_recv_enable, 0x98, 32, W, Data signal of multicast_recv_enable, </column>
                    <column name="s_axi_axilites">unicast_filter_enable, 0xa0, 32, W, Data signal of unicast_filter_enable, </column>
                    <column name="s_axi_axilites">unicast_vlan100_macaddr_lsb, 0xa8, 32, W, Data signal of unicast_vlan100_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan100_macaddr_msb, 0xb0, 32, W, Data signal of unicast_vlan100_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan101_macaddr_lsb, 0xb8, 32, W, Data signal of unicast_vlan101_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan101_macaddr_msb, 0xc0, 32, W, Data signal of unicast_vlan101_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan102_macaddr_lsb, 0xc8, 32, W, Data signal of unicast_vlan102_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan102_macaddr_msb, 0xd0, 32, W, Data signal of unicast_vlan102_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan103_macaddr_lsb, 0xd8, 32, W, Data signal of unicast_vlan103_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan103_macaddr_msb, 0xe0, 32, W, Data signal of unicast_vlan103_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan104_macaddr_lsb, 0xe8, 32, W, Data signal of unicast_vlan104_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan104_macaddr_msb, 0xf0, 32, W, Data signal of unicast_vlan104_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan105_macaddr_lsb, 0xf8, 32, W, Data signal of unicast_vlan105_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan105_macaddr_msb, 0x100, 32, W, Data signal of unicast_vlan105_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan106_macaddr_lsb, 0x108, 32, W, Data signal of unicast_vlan106_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan106_macaddr_msb, 0x110, 32, W, Data signal of unicast_vlan106_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan107_macaddr_lsb, 0x118, 32, W, Data signal of unicast_vlan107_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan107_macaddr_msb, 0x120, 32, W, Data signal of unicast_vlan107_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan108_macaddr_lsb, 0x128, 32, W, Data signal of unicast_vlan108_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan108_macaddr_msb, 0x130, 32, W, Data signal of unicast_vlan108_macaddr_msb, </column>
                    <column name="s_axi_axilites">unicast_vlan109_macaddr_lsb, 0x138, 32, W, Data signal of unicast_vlan109_macaddr_lsb, </column>
                    <column name="s_axi_axilites">unicast_vlan109_macaddr_msb, 0x140, 32, W, Data signal of unicast_vlan109_macaddr_msb, </column>
                    <column name="s_axi_axilites">log_all_mask, 0x148, 32, W, Data signal of log_all_mask, </column>
                    <column name="s_axi_axilites">driver_1, 0x150, 32, W, Data signal of driver, </column>
                    <column name="s_axi_axilites">driver_2, 0x154, 32, W, Data signal of driver, </column>
                    <column name="s_axi_axilites">fifo_axi_full_offset_1, 0x160, 32, W, Data signal of fifo_axi_full_offset, </column>
                    <column name="s_axi_axilites">fifo_axi_full_offset_2, 0x164, 32, W, Data signal of fifo_axi_full_offset, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="timestamp">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="fifo">in, pointer</column>
                    <column name="log_ddr">inout, unsigned int*</column>
                    <column name="tap_ddr">inout, unsigned int*</column>
                    <column name="status">unused, unsigned int*</column>
                    <column name="writeStatus">unused, unsigned short*</column>
                    <column name="timestamp">in, long long int</column>
                    <column name="logger_vlan_enable_mask">in, unsigned int*</column>
                    <column name="vlan100_received">out, unsigned int*</column>
                    <column name="vlan101_received">out, unsigned int*</column>
                    <column name="vlan102_received">out, unsigned int*</column>
                    <column name="vlan103_received">out, unsigned int*</column>
                    <column name="vlan104_received">out, unsigned int*</column>
                    <column name="vlan105_received">out, unsigned int*</column>
                    <column name="vlan106_received">out, unsigned int*</column>
                    <column name="vlan107_received">out, unsigned int*</column>
                    <column name="vlan108_received">out, unsigned int*</column>
                    <column name="vlan109_received">out, unsigned int*</column>
                    <column name="droped">out, unsigned int*</column>
                    <column name="multicast_recv_enable">in, unsigned int*</column>
                    <column name="unicast_filter_enable">in, unsigned int*</column>
                    <column name="unicast_vlan100_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan100_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan101_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan101_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan102_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan102_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan103_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan103_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan104_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan104_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan105_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan105_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan106_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan106_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan107_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan107_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan108_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan108_macaddr_msb">in, unsigned int*</column>
                    <column name="unicast_vlan109_macaddr_lsb">in, unsigned int*</column>
                    <column name="unicast_vlan109_macaddr_msb">in, unsigned int*</column>
                    <column name="log_all_mask">in, unsigned int*</column>
                    <column name="fifo_axi_full">in, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="fifo">m_axi_mac_fifo, interface, , </column>
                    <column name="fifo">s_axi_axilites, register, offset, name=fifo_1 offset=0x10 range=32</column>
                    <column name="fifo">s_axi_axilites, register, offset, name=fifo_2 offset=0x14 range=32</column>
                    <column name="log_ddr">m_axi_ps, interface, , </column>
                    <column name="log_ddr">s_axi_axilites, interface, offset, </column>
                    <column name="tap_ddr">m_axi_ps, interface, , </column>
                    <column name="tap_ddr">s_axi_axilites, interface, offset, </column>
                    <column name="status">s_axi_axilites, register, , name=status offset=0x28 range=32</column>
                    <column name="writeStatus">s_axi_axilites, register, , name=writeStatus offset=0x30 range=32</column>
                    <column name="timestamp">timestamp, port, , </column>
                    <column name="logger_vlan_enable_mask">s_axi_axilites, register, , name=logger_vlan_enable_mask offset=0x38 range=32</column>
                    <column name="vlan100_received">s_axi_axilites, register, , name=vlan100_received offset=0x40 range=32</column>
                    <column name="vlan100_received">s_axi_axilites, register, , name=vlan100_received_ctrl offset=0x44 range=32</column>
                    <column name="vlan101_received">s_axi_axilites, register, , name=vlan101_received offset=0x48 range=32</column>
                    <column name="vlan101_received">s_axi_axilites, register, , name=vlan101_received_ctrl offset=0x4c range=32</column>
                    <column name="vlan102_received">s_axi_axilites, register, , name=vlan102_received offset=0x50 range=32</column>
                    <column name="vlan102_received">s_axi_axilites, register, , name=vlan102_received_ctrl offset=0x54 range=32</column>
                    <column name="vlan103_received">s_axi_axilites, register, , name=vlan103_received offset=0x58 range=32</column>
                    <column name="vlan103_received">s_axi_axilites, register, , name=vlan103_received_ctrl offset=0x5c range=32</column>
                    <column name="vlan104_received">s_axi_axilites, register, , name=vlan104_received offset=0x60 range=32</column>
                    <column name="vlan104_received">s_axi_axilites, register, , name=vlan104_received_ctrl offset=0x64 range=32</column>
                    <column name="vlan105_received">s_axi_axilites, register, , name=vlan105_received offset=0x68 range=32</column>
                    <column name="vlan105_received">s_axi_axilites, register, , name=vlan105_received_ctrl offset=0x6c range=32</column>
                    <column name="vlan106_received">s_axi_axilites, register, , name=vlan106_received offset=0x70 range=32</column>
                    <column name="vlan106_received">s_axi_axilites, register, , name=vlan106_received_ctrl offset=0x74 range=32</column>
                    <column name="vlan107_received">s_axi_axilites, register, , name=vlan107_received offset=0x78 range=32</column>
                    <column name="vlan107_received">s_axi_axilites, register, , name=vlan107_received_ctrl offset=0x7c range=32</column>
                    <column name="vlan108_received">s_axi_axilites, register, , name=vlan108_received offset=0x80 range=32</column>
                    <column name="vlan108_received">s_axi_axilites, register, , name=vlan108_received_ctrl offset=0x84 range=32</column>
                    <column name="vlan109_received">s_axi_axilites, register, , name=vlan109_received offset=0x88 range=32</column>
                    <column name="vlan109_received">s_axi_axilites, register, , name=vlan109_received_ctrl offset=0x8c range=32</column>
                    <column name="droped">s_axi_axilites, register, , name=droped offset=0x90 range=32</column>
                    <column name="droped">s_axi_axilites, register, , name=droped_ctrl offset=0x94 range=32</column>
                    <column name="multicast_recv_enable">s_axi_axilites, register, , name=multicast_recv_enable offset=0x98 range=32</column>
                    <column name="unicast_filter_enable">s_axi_axilites, register, , name=unicast_filter_enable offset=0xa0 range=32</column>
                    <column name="unicast_vlan100_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan100_macaddr_lsb offset=0xa8 range=32</column>
                    <column name="unicast_vlan100_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan100_macaddr_msb offset=0xb0 range=32</column>
                    <column name="unicast_vlan101_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan101_macaddr_lsb offset=0xb8 range=32</column>
                    <column name="unicast_vlan101_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan101_macaddr_msb offset=0xc0 range=32</column>
                    <column name="unicast_vlan102_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan102_macaddr_lsb offset=0xc8 range=32</column>
                    <column name="unicast_vlan102_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan102_macaddr_msb offset=0xd0 range=32</column>
                    <column name="unicast_vlan103_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan103_macaddr_lsb offset=0xd8 range=32</column>
                    <column name="unicast_vlan103_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan103_macaddr_msb offset=0xe0 range=32</column>
                    <column name="unicast_vlan104_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan104_macaddr_lsb offset=0xe8 range=32</column>
                    <column name="unicast_vlan104_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan104_macaddr_msb offset=0xf0 range=32</column>
                    <column name="unicast_vlan105_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan105_macaddr_lsb offset=0xf8 range=32</column>
                    <column name="unicast_vlan105_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan105_macaddr_msb offset=0x100 range=32</column>
                    <column name="unicast_vlan106_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan106_macaddr_lsb offset=0x108 range=32</column>
                    <column name="unicast_vlan106_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan106_macaddr_msb offset=0x110 range=32</column>
                    <column name="unicast_vlan107_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan107_macaddr_lsb offset=0x118 range=32</column>
                    <column name="unicast_vlan107_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan107_macaddr_msb offset=0x120 range=32</column>
                    <column name="unicast_vlan108_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan108_macaddr_lsb offset=0x128 range=32</column>
                    <column name="unicast_vlan108_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan108_macaddr_msb offset=0x130 range=32</column>
                    <column name="unicast_vlan109_macaddr_lsb">s_axi_axilites, register, , name=unicast_vlan109_macaddr_lsb offset=0x138 range=32</column>
                    <column name="unicast_vlan109_macaddr_msb">s_axi_axilites, register, , name=unicast_vlan109_macaddr_msb offset=0x140 range=32</column>
                    <column name="log_all_mask">s_axi_axilites, register, , name=log_all_mask offset=0x148 range=32</column>
                    <column name="fifo_axi_full">m_axi_fifo_axi_full, interface, , </column>
                    <column name="fifo_axi_full">s_axi_axilites, interface, offset, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_ps">VITIS_LOOP_28_1, read, 7, 32, mac_logger.cpp:28:19</column>
                    <column name="m_axi_ps">VITIS_LOOP_32_2, read, 7, 32, mac_logger.cpp:32:19</column>
                    <column name="m_axi_fifo_axi_full">anonymous, read, 16, 32, mac_logger.cpp:101:3</column>
                    <column name="m_axi_ps">tx_2_log_ddr, write, variable, 32, mac_logger.cpp:512:4</column>
                    <column name="m_axi_ps">tx_2_tap_ddr, write, variable, 32, mac_logger.cpp:570:4</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_mac_fifo">fifo_axi_lite, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:54:34</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:73:13</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, rx_macfifo_data, Could not analyze pattern, 214-229, mac_logger.cpp:100:2</column>
                    <column name="m_axi_mac_fifo">fifo_axi_lite, , Volatile or Atomic access cannot be transformed, 214-227, mac_logger.cpp:53:5</column>
                    <column name="m_axi_ps">tap_ddr, VITIS_LOOP_32_2, Could not widen since type i32 size is greater than or equal to alignment 1(bytes), 214-307, mac_logger.cpp:32:19</column>
                    <column name="m_axi_ps">log_ddr, VITIS_LOOP_28_1, Could not widen since type i32 size is greater than or equal to alignment 1(bytes), 214-307, mac_logger.cpp:28:19</column>
                    <column name="m_axi_fifo_axi_full">fifo_axi_full, anonymous, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, mac_logger.cpp:101:3</column>
                    <column name="m_axi_ps">tap_ddr, tx_2_tap_ddr, Could not widen since type i32 size is greater than or equal to alignment 1(bytes), 214-307, mac_logger.cpp:570:4</column>
                    <column name="m_axi_ps">log_ddr, tx_2_log_ddr, Could not widen since type i32 size is greater than or equal to alignment 1(bytes), 214-307, mac_logger.cpp:512:4</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="mac_logger.cpp:29" status="valid" parentFunction="rx_ringbuffer_header" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:33" status="valid" parentFunction="rx_ringbuffer_header" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="mac_logger.cpp:48" status="valid" parentFunction="rx_fifo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="mac_logger.cpp:92" status="valid" parentFunction="rx_fifo" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="mac_logger.cpp:189" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="off"/>
        <Pragma type="reset" location="mac_logger.cpp:192" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan100"/>
        <Pragma type="reset" location="mac_logger.cpp:194" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan101"/>
        <Pragma type="reset" location="mac_logger.cpp:196" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan102"/>
        <Pragma type="reset" location="mac_logger.cpp:198" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan103"/>
        <Pragma type="reset" location="mac_logger.cpp:200" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan104"/>
        <Pragma type="reset" location="mac_logger.cpp:202" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan105"/>
        <Pragma type="reset" location="mac_logger.cpp:204" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan106"/>
        <Pragma type="reset" location="mac_logger.cpp:206" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan107"/>
        <Pragma type="reset" location="mac_logger.cpp:208" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan108"/>
        <Pragma type="reset" location="mac_logger.cpp:210" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_vlan109"/>
        <Pragma type="reset" location="mac_logger.cpp:212" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="variable = counter_droped"/>
        <Pragma type="reset" location="mac_logger.cpp:215" status="valid" parentFunction="tx_ddr" variable="last_log_tx_index" isDirective="0" options="variable=last_log_tx_index"/>
        <Pragma type="reset" location="mac_logger.cpp:217" status="valid" parentFunction="tx_ddr" variable="last_tap_tx_index" isDirective="0" options="variable=last_tap_tx_index"/>
        <Pragma type="pipeline" location="mac_logger.cpp:472" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:513" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="mac_logger.cpp:514" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="min=3 max=420 avg=160"/>
        <Pragma type="pipeline" location="mac_logger.cpp:532" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="mac_logger.cpp:571" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="mac_logger.cpp:572" status="valid" parentFunction="tx_ddr" variable="" isDirective="0" options="min=3 max=440 avg=160"/>
        <Pragma type="interface" location="mac_logger.cpp:630" status="valid" parentFunction="mac_logger" variable="fifo" isDirective="0" options="m_axi depth=1024*5 port=fifo offset=slave bundle=mac_fifo"/>
        <Pragma type="interface" location="mac_logger.cpp:631" status="valid" parentFunction="mac_logger" variable="fifo" isDirective="0" options="s_axilite port=fifo bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:633" status="valid" parentFunction="mac_logger" variable="fifo_axi_full" isDirective="0" options="mode=m_axi bundle=fifo_axi_full depth=1028 max_read_burst_length=16 max_write_burst_length=16 num_read_outstanding=16 num_write_outstanding=16 port=fifo_axi_full offset=slave"/>
        <Pragma type="interface" location="mac_logger.cpp:634" status="valid" parentFunction="mac_logger" variable="fifo_axi_full" isDirective="0" options="s_axilite port=fifo_axi_full bundle=axilites offset=0x160"/>
        <Pragma type="interface" location="mac_logger.cpp:639" status="valid" parentFunction="mac_logger" variable="log_ddr" isDirective="0" options="m_axi depth=2048*200/4 port=log_ddr name=ddr offset=slave bundle=ps num_read_outstanding=16 num_write_outstanding=16 max_read_burst_length=16 max_write_burst_length=64 max_widen_bitwidth=64"/>
        <Pragma type="interface" location="mac_logger.cpp:640" status="valid" parentFunction="mac_logger" variable="log_ddr" isDirective="0" options="s_axilite port=log_ddr bundle=axilites name=ddr"/>
        <Pragma type="interface" location="mac_logger.cpp:641" status="valid" parentFunction="mac_logger" variable="tap_ddr" isDirective="0" options="m_axi depth=2048*200/4 port=tap_ddr name=driver offset=slave bundle=ps num_read_outstanding=16 num_write_outstanding=16 max_read_burst_length=16 max_write_burst_length=64 max_widen_bitwidth=64"/>
        <Pragma type="interface" location="mac_logger.cpp:642" status="valid" parentFunction="mac_logger" variable="tap_ddr" isDirective="0" options="s_axilite port=tap_ddr bundle=axilites name=driver offset=0x150"/>
        <Pragma type="interface" location="mac_logger.cpp:644" status="valid" parentFunction="mac_logger" variable="status" isDirective="0" options="mode=s_axilite port=status offset=0x28 register bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:645" status="valid" parentFunction="mac_logger" variable="writeStatus" isDirective="0" options="mode=s_axilite port=writeStatus offset=0x30 register bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:647" status="valid" parentFunction="mac_logger" variable="logger_vlan_enable_mask" isDirective="0" options="mode=s_axilite port=logger_vlan_enable_mask offset=0x38 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:649" status="valid" parentFunction="mac_logger" variable="vlan100_received" isDirective="0" options="s_axilite register port=vlan100_received offset=0x40 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:650" status="valid" parentFunction="mac_logger" variable="vlan101_received" isDirective="0" options="s_axilite register port=vlan101_received offset=0x48 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:651" status="valid" parentFunction="mac_logger" variable="vlan102_received" isDirective="0" options="s_axilite register port=vlan102_received offset=0x50 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:652" status="valid" parentFunction="mac_logger" variable="vlan103_received" isDirective="0" options="s_axilite register port=vlan103_received offset=0x58 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:653" status="valid" parentFunction="mac_logger" variable="vlan104_received" isDirective="0" options="s_axilite register port=vlan104_received offset=0x60 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:654" status="valid" parentFunction="mac_logger" variable="vlan105_received" isDirective="0" options="s_axilite register port=vlan105_received offset=0x68 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:655" status="valid" parentFunction="mac_logger" variable="vlan106_received" isDirective="0" options="s_axilite register port=vlan106_received offset=0x70 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:656" status="valid" parentFunction="mac_logger" variable="vlan107_received" isDirective="0" options="s_axilite register port=vlan107_received offset=0x78 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:657" status="valid" parentFunction="mac_logger" variable="vlan108_received" isDirective="0" options="s_axilite register port=vlan108_received offset=0x80 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:658" status="valid" parentFunction="mac_logger" variable="vlan109_received" isDirective="0" options="s_axilite register port=vlan109_received offset=0x88 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:659" status="valid" parentFunction="mac_logger" variable="droped" isDirective="0" options="s_axilite register port=droped offset=0x90 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:661" status="valid" parentFunction="mac_logger" variable="multicast_recv_enable" isDirective="0" options="s_axilite port=multicast_recv_enable offset=0x98 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:662" status="valid" parentFunction="mac_logger" variable="unicast_filter_enable" isDirective="0" options="s_axilite port=unicast_filter_enable offset=0xa0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:663" status="valid" parentFunction="mac_logger" variable="unicast_vlan100_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan100_macaddr_lsb offset=0xa8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:664" status="valid" parentFunction="mac_logger" variable="unicast_vlan100_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan100_macaddr_msb offset=0xb0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:665" status="valid" parentFunction="mac_logger" variable="unicast_vlan101_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan101_macaddr_lsb offset=0xb8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:666" status="valid" parentFunction="mac_logger" variable="unicast_vlan101_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan101_macaddr_msb offset=0xc0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:667" status="valid" parentFunction="mac_logger" variable="unicast_vlan102_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan102_macaddr_lsb offset=0xc8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:668" status="valid" parentFunction="mac_logger" variable="unicast_vlan102_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan102_macaddr_msb offset=0xd0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:669" status="valid" parentFunction="mac_logger" variable="unicast_vlan103_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan103_macaddr_lsb offset=0xd8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:670" status="valid" parentFunction="mac_logger" variable="unicast_vlan103_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan103_macaddr_msb offset=0xe0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:671" status="valid" parentFunction="mac_logger" variable="unicast_vlan104_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan104_macaddr_lsb offset=0xe8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:672" status="valid" parentFunction="mac_logger" variable="unicast_vlan104_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan104_macaddr_msb offset=0xf0 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:673" status="valid" parentFunction="mac_logger" variable="unicast_vlan105_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan105_macaddr_lsb offset=0xf8 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:674" status="valid" parentFunction="mac_logger" variable="unicast_vlan105_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan105_macaddr_msb offset=0x100 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:675" status="valid" parentFunction="mac_logger" variable="unicast_vlan106_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan106_macaddr_lsb offset=0x108 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:676" status="valid" parentFunction="mac_logger" variable="unicast_vlan106_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan106_macaddr_msb offset=0x110 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:677" status="valid" parentFunction="mac_logger" variable="unicast_vlan107_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan107_macaddr_lsb offset=0x118 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:678" status="valid" parentFunction="mac_logger" variable="unicast_vlan107_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan107_macaddr_msb offset=0x120 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:679" status="valid" parentFunction="mac_logger" variable="unicast_vlan108_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan108_macaddr_lsb offset=0x128 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:680" status="valid" parentFunction="mac_logger" variable="unicast_vlan108_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan108_macaddr_msb offset=0x130 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:681" status="valid" parentFunction="mac_logger" variable="unicast_vlan109_macaddr_lsb" isDirective="0" options="s_axilite port=unicast_vlan109_macaddr_lsb offset=0x138 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:682" status="valid" parentFunction="mac_logger" variable="unicast_vlan109_macaddr_msb" isDirective="0" options="s_axilite port=unicast_vlan109_macaddr_msb offset=0x140 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:683" status="valid" parentFunction="mac_logger" variable="log_all_mask" isDirective="0" options="s_axilite port=log_all_mask offset=0x148 bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:687" status="valid" parentFunction="mac_logger" variable="return" isDirective="0" options="s_axilite port=return bundle=axilites"/>
        <Pragma type="interface" location="mac_logger.cpp:688" status="valid" parentFunction="mac_logger" variable="return" isDirective="0" options="mode=ap_ctrl_chain port=return"/>
        <Pragma type="dataflow" location="mac_logger.cpp:698" status="valid" parentFunction="mac_logger" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

