<stg><name>get_index_from_z</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:1 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph:4 %idxprom = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:5 %GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="GDn_points_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:6 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:0 %z_value_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_value

]]></Node>
<StgValue><ssdm name="z_value_read"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:6 %GDn_points_load = load i3 %GDn_points_addr

]]></Node>
<StgValue><ssdm name="GDn_points_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
.lr.ph:7 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %layer_read, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="16">
<![CDATA[
.lr.ph:8 %zext_ln54 = zext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.lr.ph:9 %shl_ln54_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %layer_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln54_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="14">
<![CDATA[
.lr.ph:10 %zext_ln54_13 = zext i14 %shl_ln54_s

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph:11 %sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph:12 %or_ln54 = or i17 %sub_ln54, i17 16

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="39" op_0_bw="17">
<![CDATA[
.lr.ph:13 %sext_ln438 = sext i17 %or_ln54

]]></Node>
<StgValue><ssdm name="sext_ln438"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:14 %br_ln438 = br void

]]></Node>
<StgValue><ssdm name="br_ln438"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 0, void %.lr.ph, i32 %add_ln438, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln438 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln438"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln438 = icmp_eq  i32 %i, i32 %GDn_points_load

]]></Node>
<StgValue><ssdm name="icmp_ln438"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln438 = br i1 %icmp_ln438, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln438"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.split:1 %shl_ln54_17 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln54_17"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="38" op_0_bw="37">
<![CDATA[
.split:2 %zext_ln54_14 = zext i37 %shl_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.split:3 %shl_ln54_18 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln54_18"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="38" op_0_bw="35">
<![CDATA[
.split:4 %zext_ln54_15 = zext i35 %shl_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:5 %sub_ln54_14 = sub i38 %zext_ln54_14, i38 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="sub_ln54_14"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="39" op_0_bw="38">
<![CDATA[
.split:6 %sext_ln54 = sext i38 %sub_ln54_14

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:7 %add_ln54 = add i39 %sext_ln54, i39 %sext_ln438

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="39">
<![CDATA[
.split:8 %sext_ln440 = sext i39 %add_ln54

]]></Node>
<StgValue><ssdm name="sext_ln440"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="129" op_0_bw="64">
<![CDATA[
.split:9 %zext_ln440 = zext i64 %sext_ln440

]]></Node>
<StgValue><ssdm name="zext_ln440"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="129" op_0_bw="129" op_1_bw="129">
<![CDATA[
.split:10 %mul_ln440 = mul i129 %zext_ln440, i129 24595658764946068822

]]></Node>
<StgValue><ssdm name="mul_ln440"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="60" op_0_bw="60" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:11 %tmp_81 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln440, i32 69, i32 128

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="60">
<![CDATA[
.split:12 %zext_ln440_3 = zext i60 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln440_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="192" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln440_3

]]></Node>
<StgValue><ssdm name="GDarray_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="192" op_0_bw="11">
<![CDATA[
.split:14 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="59" op_0_bw="59" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %tmp = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln440, i32 69, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.split:16 %shl_ln440_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln440_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="63" op_1_bw="60" op_2_bw="3">
<![CDATA[
.split:17 %shl_ln440_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_81, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln440_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="63">
<![CDATA[
.split:18 %zext_ln440_1 = zext i63 %shl_ln440_2

]]></Node>
<StgValue><ssdm name="zext_ln440_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:19 %sub_ln440 = sub i64 %zext_ln440_1, i64 %shl_ln440_1

]]></Node>
<StgValue><ssdm name="sub_ln440"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:20 %add_ln440 = add i64 %sub_ln440, i64 %sext_ln440

]]></Node>
<StgValue><ssdm name="add_ln440"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="192" op_0_bw="11">
<![CDATA[
.split:14 %GDarray_load = load i11 %GDarray_addr

]]></Node>
<StgValue><ssdm name="GDarray_load"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="3">
<![CDATA[
.split:21 %shl_ln9 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln440, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="192" op_0_bw="67">
<![CDATA[
.split:22 %zext_ln440_2 = zext i67 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln440_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
.split:23 %lshr_ln440 = lshr i192 %GDarray_load, i192 %zext_ln440_2

]]></Node>
<StgValue><ssdm name="lshr_ln440"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="192">
<![CDATA[
.split:24 %trunc_ln440 = trunc i192 %lshr_ln440

]]></Node>
<StgValue><ssdm name="trunc_ln440"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:25 %sub_ln440_1 = sub i64 %trunc_ln440, i64 %z_value_read

]]></Node>
<StgValue><ssdm name="sub_ln440_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
.split:26 %dc = sitodp i64 %sub_ln440_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %index = phi i32 0, void %.lr.ph, i32 %index_1, void %.split

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %minVal = phi i64 9223372036854775807, void %.lr.ph, i64 %minVal_1, void %.split

]]></Node>
<StgValue><ssdm name="minVal"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
.split:26 %dc = sitodp i64 %sub_ln440_1

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
.split:27 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="52" op_0_bw="64">
<![CDATA[
.split:29 %tmp_88 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
.split:30 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_88, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="169" op_0_bw="54">
<![CDATA[
.split:31 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="11">
<![CDATA[
.split:32 %zext_ln510 = zext i11 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:33 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.split:34 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:35 %sub_ln1311 = sub i11 1023, i11 %tmp_87

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="11">
<![CDATA[
.split:36 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split:37 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
.split:38 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="169" op_0_bw="32">
<![CDATA[
.split:39 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split:40 %r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
.split:41 %r_V_15 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
.split:42 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1">
<![CDATA[
.split:43 %zext_ln662 = zext i1 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:44 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_15, i32 53, i32 116

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:45 %val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:46 %icmp_ln441 = icmp_slt  i64 %val, i64 %minVal

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:47 %minVal_1 = select i1 %icmp_ln441, i64 %val, i64 %minVal

]]></Node>
<StgValue><ssdm name="minVal_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:48 %index_1 = select i1 %icmp_ln441, i32 %i, i32 %index

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln438" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split:49 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln449 = ret i32 %index

]]></Node>
<StgValue><ssdm name="ret_ln449"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
