# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: addiw
long_name: Add immediate word
description: Add an immediate to the 32-bit value in xs1, and store the sign extended result in xd
definedBy: I
base: 64
assembly: xd, xs1, imm
encoding:
  match: -----------------000-----0011011
  variables:
    - name: imm
      location: 31-20
    - name: xs1
      location: 19-15
    - name: xd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: true
pseudoinstructions:
  - when: imm == 0
    to: sext.w xd,xs1
operation(): |
  XReg operand = sext(X[xs1], 31);
  X[xd] = sext(operand + imm, 31);

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let result : xlenbits = sign_extend(imm) + X(xs1);
    X(xd) = sign_extend(result[31..0]);
    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd

normative_rules:
  - name: addiw_enc
    type: instruction
    description: Encoding
    doc_links: ["norm:enc:insttable:addiw"]

  - name: addiw_op
    type: instruction
    description: Basic operation
    doc_links: ["norm:inst:addiw:operation"]

  - name: addiw_overflow
    type: instruction
    description: Treatment of overflow
    doc_links: ["norm:inst:addiw:overflow"]
