奈米製程中兼具電流易測性與低峰快醒的電源閘控功耗管理系統之研究 
“” 
計畫編號：NSC-97-2221-E-018-027- 
執行期間：97 年 8 月 1 日 至 98 年 7 月 31 日 
主持人：黃宗柱 彰化師範大學電子系副教授 
 
一、 中文摘要 
本計畫主要目的在於設計具有睡眠電流
易測性之降低尖峰、快速甦醒之微粒電源閘控
邏輯元件，以提供奈米製程單晶片功耗管理系
統一個低功、高速與高品質的元件庫與參考流
程。 
我們發現：同時達到電流易測性、低尖峰
電流與快速甦醒的關鍵在於雙邊微粒電源閘
控元件之自我調適資料保持性，在腹案中，我
們已將據此廣泛分類分析與比較，發展各式低
功高速與高品質之邏輯元件庫；接著我們將發
展適用於奈米製程之內建電流感測器，並建立
最佳化叢聚架構，以小型處理器系統與各式小
型測試電路進行佈局實現；進而設計流程自動
化與雛型晶片量測分析，並據以改進所發展出
來的結構與工具。 
     
二、英文摘要 
The major objectives are to develop a novel 
current test scheme in sleep mode and a set of 
fine-grained power-gating logic structures si-
multaneously for high current testability, low 
spike and accelerated wakeup time for the refer-
ence design flow of the power management sys-
tem in nanotechnology.  
The key point of the simultaneous current 
testability, low spike and accelerated wakeup is 
the self-adaptive data retention of the bilateral 
fine-grained power-gating logics.  Based on 
this point, we have generally analyzed the poten-
tial structures and developed a set of low-power 
high-speed high-testability logic cell library in 
advance.  In this project, we will aim at devel-
oping the built-in current sensor for nanotech-
nology.  Finally, the developed library design 
and flow will be automated and the prototyping 
chips will be measured and analyzed for im-
proving our theory, structures and design flow. 
The developed results can potentially be-
come one of the reference design flows for fu-
ture nanotechnology. The related technologies 
cannot only potentially provide a low-power 
high-speed and high-testability cell-base syn-
theses for biomedical and aerospace electronics 
but also highly promote the international compe-
titiveness of the custom electronic industry in 
Taiwan. 
