// Seed: 3464708823
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wor id_7,
    input supply0 id_8
    , id_18,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri id_12,
    input tri id_13,
    output wor id_14,
    input uwire id_15,
    input wor id_16
);
  assign id_7 = id_9;
endmodule
program module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd21,
    parameter id_9 = 32'd62
) (
    output supply1 id_0,
    input supply0 _id_1,
    input wor id_2,
    output wire _id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7
);
  logic _id_9, id_10;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_0,
      id_6,
      id_0,
      id_6,
      id_0,
      id_2,
      id_6,
      id_4,
      id_0,
      id_5,
      id_2,
      id_7,
      id_6,
      id_2
  );
  assign modCall_1.id_14 = 0;
  wire [1 : id_9] id_11[id_1 : id_3  & ""], id_12, id_13;
endprogram
