

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Jun  6 10:35:11 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.156|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                        |                                                              |  Latency  |  Interval | Pipeline |
        |                                Instance                                |                            Module                            | min | max | min | max |   Type   |
        +------------------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89  |conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |    7|    7|    6|    6| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95       |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       |    2|    2|    3|    3| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109                          |dense_latency_0_0_0_0_0_0_0_0_0_0_0                           |    4|    4|    5|    5| function |
        |grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133                             |pointwise_conv_1d_cl_0_0_0_0_0_0                              |    2|    2|    2|    2| function |
        |call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s              |    0|    0|    1|    1| function |
        |call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s              |    0|    0|    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205                 |dense_latency_ap_fixed_ap_fixed_config11_0_0                  |    3|    3|    4|    4| function |
        |call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s              |    0|    0|    1|    1| function |
        |call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233      |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s             |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247                 |sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s                  |    2|    2|    1|    1| function |
        +------------------------------------------------------------------------+--------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        6|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|    533|    33401|    88192|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       92|    -|
|Register             |        -|      -|     3713|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|    533|    37114|    88290|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     23|        4|       22|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      7|        1|        7|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                Instance                                |                            Module                            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_89  |conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0  |        0|    296|  24961|  70830|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109                          |dense_latency_0_0_0_0_0_0_0_0_0_0_0                           |        0|     40|   3031|   6553|    0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95       |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       |        0|    145|   3288|   5237|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205                 |dense_latency_ap_fixed_ap_fixed_config11_0_0                  |        0|      2|    241|    410|    0|
    |grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133                             |pointwise_conv_1d_cl_0_0_0_0_0_0                              |        0|     50|   1863|   3338|    0|
    |call_ret8_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_fu_233      |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s             |        0|      0|      0|    280|    0|
    |call_ret2_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_fu_157       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s              |        0|      0|      0|    560|    0|
    |call_ret4_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_fu_219       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s              |        0|      0|      0|    280|    0|
    |call_ret6_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_fu_181       |relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s              |        0|      0|      0|    560|    0|
    |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247                 |sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s                  |        1|      0|     17|    144|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                   |                                                              |        1|    533|  33401|  88192|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+------+-----------+
    |             Name             | LUT| Input Size| Bits | Total Bits|
    +------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                     |  38|          7|     1|          7|
    |ap_enable_reg_pp0_iter0       |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|     1|          2|
    |conv1d_input_V_ap_vld_in_sig  |   9|          2|     1|          2|
    |conv1d_input_V_ap_vld_preg    |   9|          2|     1|          2|
    |conv1d_input_V_blk_n          |   9|          2|     1|          2|
    |conv1d_input_V_in_sig         |   9|          2|  2080|       4160|
    +------------------------------+----+-----------+------+-----------+
    |Total                         |  92|         19|  2086|       4177|
    +------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |                                      Name                                      |  FF  | LUT| Bits | Const Bits|
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                       |     6|   0|     6|          0|
    |ap_enable_reg_pp0_iter0_reg                                                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                                                         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                                                         |     1|   0|     1|          0|
    |conv1d_input_V_ap_vld_preg                                                      |     1|   0|     1|          0|
    |conv1d_input_V_preg                                                             |  2080|   0|  2080|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_95_ap_start_reg  |     1|   0|     1|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_fu_109_ap_start_reg                     |     1|   0|     1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_fu_205_ap_start_reg            |     1|   0|     1|          0|
    |grp_pointwise_conv_1d_cl_0_0_0_0_0_0_fu_133_ap_start_reg                        |     1|   0|     1|          0|
    |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_fu_247_ap_start_reg            |     1|   0|     1|          0|
    |layer10_out_0_V_reg_1209                                                        |    16|   0|    16|          0|
    |layer10_out_1_V_reg_1214                                                        |    16|   0|    16|          0|
    |layer10_out_2_V_reg_1219                                                        |    16|   0|    16|          0|
    |layer10_out_3_V_reg_1224                                                        |    16|   0|    16|          0|
    |layer10_out_4_V_reg_1229                                                        |    16|   0|    16|          0|
    |layer10_out_5_V_reg_1234                                                        |    16|   0|    16|          0|
    |layer10_out_6_V_reg_1239                                                        |    16|   0|    16|          0|
    |layer10_out_7_V_reg_1244                                                        |    16|   0|    16|          0|
    |layer10_out_8_V_reg_1249                                                        |    16|   0|    16|          0|
    |layer10_out_9_V_reg_1254                                                        |    16|   0|    16|          0|
    |layer11_out_0_V_reg_1259                                                        |    16|   0|    16|          0|
    |layer13_out_0_V_reg_959                                                         |    16|   0|    16|          0|
    |layer13_out_1_V_reg_964                                                         |    16|   0|    16|          0|
    |layer13_out_2_V_reg_969                                                         |    16|   0|    16|          0|
    |layer13_out_3_V_reg_974                                                         |    16|   0|    16|          0|
    |layer13_out_4_V_reg_979                                                         |    16|   0|    16|          0|
    |layer13_out_5_V_reg_984                                                         |    16|   0|    16|          0|
    |layer13_out_6_V_reg_989                                                         |    16|   0|    16|          0|
    |layer13_out_7_V_reg_994                                                         |    16|   0|    16|          0|
    |layer13_out_8_V_reg_999                                                         |    16|   0|    16|          0|
    |layer13_out_9_V_reg_1004                                                        |    16|   0|    16|          0|
    |layer2_out_0_V_reg_759                                                          |    16|   0|    16|          0|
    |layer2_out_10_V_reg_809                                                         |    16|   0|    16|          0|
    |layer2_out_11_V_reg_814                                                         |    16|   0|    16|          0|
    |layer2_out_12_V_reg_819                                                         |    16|   0|    16|          0|
    |layer2_out_13_V_reg_824                                                         |    16|   0|    16|          0|
    |layer2_out_14_V_reg_829                                                         |    16|   0|    16|          0|
    |layer2_out_15_V_reg_834                                                         |    16|   0|    16|          0|
    |layer2_out_16_V_reg_839                                                         |    16|   0|    16|          0|
    |layer2_out_17_V_reg_844                                                         |    16|   0|    16|          0|
    |layer2_out_18_V_reg_849                                                         |    16|   0|    16|          0|
    |layer2_out_19_V_reg_854                                                         |    16|   0|    16|          0|
    |layer2_out_1_V_reg_764                                                          |    16|   0|    16|          0|
    |layer2_out_2_V_reg_769                                                          |    16|   0|    16|          0|
    |layer2_out_3_V_reg_774                                                          |    16|   0|    16|          0|
    |layer2_out_4_V_reg_779                                                          |    16|   0|    16|          0|
    |layer2_out_5_V_reg_784                                                          |    16|   0|    16|          0|
    |layer2_out_6_V_reg_789                                                          |    16|   0|    16|          0|
    |layer2_out_7_V_reg_794                                                          |    16|   0|    16|          0|
    |layer2_out_8_V_reg_799                                                          |    16|   0|    16|          0|
    |layer2_out_9_V_reg_804                                                          |    16|   0|    16|          0|
    |layer3_out_0_V_reg_859                                                          |    16|   0|    16|          0|
    |layer3_out_10_V_reg_909                                                         |    16|   0|    16|          0|
    |layer3_out_11_V_reg_914                                                         |    16|   0|    16|          0|
    |layer3_out_12_V_reg_919                                                         |    16|   0|    16|          0|
    |layer3_out_13_V_reg_924                                                         |    16|   0|    16|          0|
    |layer3_out_14_V_reg_929                                                         |    16|   0|    16|          0|
    |layer3_out_15_V_reg_934                                                         |    16|   0|    16|          0|
    |layer3_out_16_V_reg_939                                                         |    16|   0|    16|          0|
    |layer3_out_17_V_reg_944                                                         |    16|   0|    16|          0|
    |layer3_out_18_V_reg_949                                                         |    16|   0|    16|          0|
    |layer3_out_19_V_reg_954                                                         |    16|   0|    16|          0|
    |layer3_out_1_V_reg_864                                                          |    16|   0|    16|          0|
    |layer3_out_2_V_reg_869                                                          |    16|   0|    16|          0|
    |layer3_out_3_V_reg_874                                                          |    16|   0|    16|          0|
    |layer3_out_4_V_reg_879                                                          |    16|   0|    16|          0|
    |layer3_out_5_V_reg_884                                                          |    16|   0|    16|          0|
    |layer3_out_6_V_reg_889                                                          |    16|   0|    16|          0|
    |layer3_out_7_V_reg_894                                                          |    16|   0|    16|          0|
    |layer3_out_8_V_reg_899                                                          |    16|   0|    16|          0|
    |layer3_out_9_V_reg_904                                                          |    16|   0|    16|          0|
    |layer5_out_0_V_reg_1009                                                         |    16|   0|    16|          0|
    |layer5_out_1_V_reg_1014                                                         |    16|   0|    16|          0|
    |layer5_out_2_V_reg_1019                                                         |    16|   0|    16|          0|
    |layer5_out_3_V_reg_1024                                                         |    16|   0|    16|          0|
    |layer5_out_4_V_reg_1029                                                         |    16|   0|    16|          0|
    |layer5_out_5_V_reg_1034                                                         |    16|   0|    16|          0|
    |layer5_out_6_V_reg_1039                                                         |    16|   0|    16|          0|
    |layer5_out_7_V_reg_1044                                                         |    16|   0|    16|          0|
    |layer5_out_8_V_reg_1049                                                         |    16|   0|    16|          0|
    |layer5_out_9_V_reg_1054                                                         |    16|   0|    16|          0|
    |layer8_out_0_V_reg_1059                                                         |    16|   0|    16|          0|
    |layer8_out_10_V_reg_1109                                                        |    16|   0|    16|          0|
    |layer8_out_11_V_reg_1114                                                        |    16|   0|    16|          0|
    |layer8_out_12_V_reg_1119                                                        |    16|   0|    16|          0|
    |layer8_out_13_V_reg_1124                                                        |    16|   0|    16|          0|
    |layer8_out_14_V_reg_1129                                                        |    16|   0|    16|          0|
    |layer8_out_15_V_reg_1134                                                        |    16|   0|    16|          0|
    |layer8_out_16_V_reg_1139                                                        |    16|   0|    16|          0|
    |layer8_out_17_V_reg_1144                                                        |    16|   0|    16|          0|
    |layer8_out_18_V_reg_1149                                                        |    16|   0|    16|          0|
    |layer8_out_19_V_reg_1154                                                        |    16|   0|    16|          0|
    |layer8_out_1_V_reg_1064                                                         |    16|   0|    16|          0|
    |layer8_out_2_V_reg_1069                                                         |    16|   0|    16|          0|
    |layer8_out_3_V_reg_1074                                                         |    16|   0|    16|          0|
    |layer8_out_4_V_reg_1079                                                         |    16|   0|    16|          0|
    |layer8_out_5_V_reg_1084                                                         |    16|   0|    16|          0|
    |layer8_out_6_V_reg_1089                                                         |    16|   0|    16|          0|
    |layer8_out_7_V_reg_1094                                                         |    16|   0|    16|          0|
    |layer8_out_8_V_reg_1099                                                         |    16|   0|    16|          0|
    |layer8_out_9_V_reg_1104                                                         |    16|   0|    16|          0|
    |layer9_out_0_V_reg_1159                                                         |    16|   0|    16|          0|
    |layer9_out_1_V_reg_1164                                                         |    16|   0|    16|          0|
    |layer9_out_2_V_reg_1169                                                         |    16|   0|    16|          0|
    |layer9_out_3_V_reg_1174                                                         |    16|   0|    16|          0|
    |layer9_out_4_V_reg_1179                                                         |    16|   0|    16|          0|
    |layer9_out_5_V_reg_1184                                                         |    16|   0|    16|          0|
    |layer9_out_6_V_reg_1189                                                         |    16|   0|    16|          0|
    |layer9_out_7_V_reg_1194                                                         |    16|   0|    16|          0|
    |layer9_out_8_V_reg_1199                                                         |    16|   0|    16|          0|
    |layer9_out_9_V_reg_1204                                                         |    16|   0|    16|          0|
    +--------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                           |  3713|   0|  3713|          0|
    +--------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |     myproject    | return value |
|conv1d_input_V           |  in |  2080|   ap_vld   |  conv1d_input_V  |    pointer   |
|conv1d_input_V_ap_vld    |  in |     1|   ap_vld   |  conv1d_input_V  |    pointer   |
|layer12_out_0_V          | out |    16|   ap_vld   |  layer12_out_0_V |    pointer   |
|layer12_out_0_V_ap_vld   | out |     1|   ap_vld   |  layer12_out_0_V |    pointer   |
|const_size_in_1          | out |    16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |     1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |    16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |     1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+------+------------+------------------+--------------+

