static struct ad7192_state *ad_sigma_delta_to_ad7192(struct ad_sigma_delta *sd)\r\n{\r\nreturn container_of(sd, struct ad7192_state, sd);\r\n}\r\nstatic int ad7192_set_channel(struct ad_sigma_delta *sd, unsigned int channel)\r\n{\r\nstruct ad7192_state *st = ad_sigma_delta_to_ad7192(sd);\r\nst->conf &= ~AD7192_CONF_CHAN_MASK;\r\nst->conf |= AD7192_CONF_CHAN(channel);\r\nreturn ad_sd_write_reg(&st->sd, AD7192_REG_CONF, 3, st->conf);\r\n}\r\nstatic int ad7192_set_mode(struct ad_sigma_delta *sd,\r\nenum ad_sigma_delta_mode mode)\r\n{\r\nstruct ad7192_state *st = ad_sigma_delta_to_ad7192(sd);\r\nst->mode &= ~AD7192_MODE_SEL_MASK;\r\nst->mode |= AD7192_MODE_SEL(mode);\r\nreturn ad_sd_write_reg(&st->sd, AD7192_REG_MODE, 3, st->mode);\r\n}\r\nstatic int ad7192_calibrate_all(struct ad7192_state *st)\r\n{\r\nreturn ad_sd_calibrate_all(&st->sd, ad7192_calib_arr,\r\nARRAY_SIZE(ad7192_calib_arr));\r\n}\r\nstatic int ad7192_setup(struct ad7192_state *st,\r\nconst struct ad7192_platform_data *pdata)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(st->sd.spi);\r\nunsigned long long scale_uv;\r\nint i, ret, id;\r\nu8 ones[6];\r\nmemset(&ones, 0xFF, 6);\r\nret = spi_write(st->sd.spi, &ones, 6);\r\nif (ret < 0)\r\ngoto out;\r\nmsleep(1);\r\nret = ad_sd_read_reg(&st->sd, AD7192_REG_ID, 1, &id);\r\nif (ret)\r\ngoto out;\r\nid &= AD7192_ID_MASK;\r\nif (id != st->devid)\r\ndev_warn(&st->sd.spi->dev, "device ID query failed (0x%X)\n", id);\r\nswitch (pdata->clock_source_sel) {\r\ncase AD7192_CLK_EXT_MCLK1_2:\r\ncase AD7192_CLK_EXT_MCLK2:\r\nst->mclk = AD7192_INT_FREQ_MHz;\r\nbreak;\r\ncase AD7192_CLK_INT:\r\ncase AD7192_CLK_INT_CO:\r\nif (pdata->ext_clk_Hz)\r\nst->mclk = pdata->ext_clk_Hz;\r\nelse\r\nst->mclk = AD7192_INT_FREQ_MHz;\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\ngoto out;\r\n}\r\nst->mode = AD7192_MODE_SEL(AD7192_MODE_IDLE) |\r\nAD7192_MODE_CLKSRC(pdata->clock_source_sel) |\r\nAD7192_MODE_RATE(480);\r\nst->conf = AD7192_CONF_GAIN(0);\r\nif (pdata->rej60_en)\r\nst->mode |= AD7192_MODE_REJ60;\r\nif (pdata->sinc3_en)\r\nst->mode |= AD7192_MODE_SINC3;\r\nif (pdata->refin2_en && (st->devid != ID_AD7195))\r\nst->conf |= AD7192_CONF_REFSEL;\r\nif (pdata->chop_en) {\r\nst->conf |= AD7192_CONF_CHOP;\r\nif (pdata->sinc3_en)\r\nst->f_order = 3;\r\nelse\r\nst->f_order = 4;\r\n} else {\r\nst->f_order = 1;\r\n}\r\nif (pdata->buf_en)\r\nst->conf |= AD7192_CONF_BUF;\r\nif (pdata->unipolar_en)\r\nst->conf |= AD7192_CONF_UNIPOLAR;\r\nif (pdata->burnout_curr_en)\r\nst->conf |= AD7192_CONF_BURN;\r\nret = ad_sd_write_reg(&st->sd, AD7192_REG_MODE, 3, st->mode);\r\nif (ret)\r\ngoto out;\r\nret = ad_sd_write_reg(&st->sd, AD7192_REG_CONF, 3, st->conf);\r\nif (ret)\r\ngoto out;\r\nret = ad7192_calibrate_all(st);\r\nif (ret)\r\ngoto out;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++) {\r\nscale_uv = ((u64)st->int_vref_mv * 100000000)\r\n>> (indio_dev->channels[0].scan_type.realbits -\r\n((st->conf & AD7192_CONF_UNIPOLAR) ? 0 : 1));\r\nscale_uv >>= i;\r\nst->scale_avail[i][1] = do_div(scale_uv, 100000000) * 10;\r\nst->scale_avail[i][0] = scale_uv;\r\n}\r\nreturn 0;\r\nout:\r\ndev_err(&st->sd.spi->dev, "setup failed\n");\r\nreturn ret;\r\n}\r\nstatic ssize_t ad7192_read_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nreturn sprintf(buf, "%d\n", st->mclk /\r\n(st->f_order * 1024 * AD7192_MODE_RATE(st->mode)));\r\n}\r\nstatic ssize_t ad7192_write_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf,\r\nsize_t len)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nunsigned long lval;\r\nint div, ret;\r\nret = kstrtoul(buf, 10, &lval);\r\nif (ret)\r\nreturn ret;\r\nif (lval == 0)\r\nreturn -EINVAL;\r\nmutex_lock(&indio_dev->mlock);\r\nif (iio_buffer_enabled(indio_dev)) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn -EBUSY;\r\n}\r\ndiv = st->mclk / (lval * st->f_order * 1024);\r\nif (div < 1 || div > 1023) {\r\nret = -EINVAL;\r\ngoto out;\r\n}\r\nst->mode &= ~AD7192_MODE_RATE(-1);\r\nst->mode |= AD7192_MODE_RATE(div);\r\nad_sd_write_reg(&st->sd, AD7192_REG_MODE, 3, st->mode);\r\nout:\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret ? ret : len;\r\n}\r\nstatic ssize_t ad7192_show_scale_available(struct device *dev,\r\nstruct device_attribute *attr, char *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nint i, len = 0;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++)\r\nlen += sprintf(buf + len, "%d.%09u ", st->scale_avail[i][0],\r\nst->scale_avail[i][1]);\r\nlen += sprintf(buf + len, "\n");\r\nreturn len;\r\n}\r\nstatic ssize_t ad7192_show_ac_excitation(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nreturn sprintf(buf, "%d\n", !!(st->mode & AD7192_MODE_ACX));\r\n}\r\nstatic ssize_t ad7192_show_bridge_switch(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nreturn sprintf(buf, "%d\n", !!(st->gpocon & AD7192_GPOCON_BPDSW));\r\n}\r\nstatic ssize_t ad7192_set(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf,\r\nsize_t len)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nstruct iio_dev_attr *this_attr = to_iio_dev_attr(attr);\r\nint ret;\r\nbool val;\r\nret = strtobool(buf, &val);\r\nif (ret < 0)\r\nreturn ret;\r\nmutex_lock(&indio_dev->mlock);\r\nif (iio_buffer_enabled(indio_dev)) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn -EBUSY;\r\n}\r\nswitch ((u32) this_attr->address) {\r\ncase AD7192_REG_GPOCON:\r\nif (val)\r\nst->gpocon |= AD7192_GPOCON_BPDSW;\r\nelse\r\nst->gpocon &= ~AD7192_GPOCON_BPDSW;\r\nad_sd_write_reg(&st->sd, AD7192_REG_GPOCON, 1, st->gpocon);\r\nbreak;\r\ncase AD7192_REG_MODE:\r\nif (val)\r\nst->mode |= AD7192_MODE_ACX;\r\nelse\r\nst->mode &= ~AD7192_MODE_ACX;\r\nad_sd_write_reg(&st->sd, AD7192_REG_MODE, 3, st->mode);\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret ? ret : len;\r\n}\r\nstatic unsigned int ad7192_get_temp_scale(bool unipolar)\r\n{\r\nreturn unipolar ? 2815 * 2 : 2815;\r\n}\r\nstatic int ad7192_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong m)\r\n{\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nbool unipolar = !!(st->conf & AD7192_CONF_UNIPOLAR);\r\nswitch (m) {\r\ncase IIO_CHAN_INFO_RAW:\r\nreturn ad_sigma_delta_single_conversion(indio_dev, chan, val);\r\ncase IIO_CHAN_INFO_SCALE:\r\nswitch (chan->type) {\r\ncase IIO_VOLTAGE:\r\nmutex_lock(&indio_dev->mlock);\r\n*val = st->scale_avail[AD7192_CONF_GAIN(st->conf)][0];\r\n*val2 = st->scale_avail[AD7192_CONF_GAIN(st->conf)][1];\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\ncase IIO_TEMP:\r\n*val = 0;\r\n*val2 = 1000000000 / ad7192_get_temp_scale(unipolar);\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_OFFSET:\r\nif (!unipolar)\r\n*val = -(1 << (chan->scan_type.realbits - 1));\r\nelse\r\n*val = 0;\r\nif (chan->type == IIO_TEMP)\r\n*val -= 273 * ad7192_get_temp_scale(unipolar);\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int ad7192_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val,\r\nint val2,\r\nlong mask)\r\n{\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\nint ret, i;\r\nunsigned int tmp;\r\nmutex_lock(&indio_dev->mlock);\r\nif (iio_buffer_enabled(indio_dev)) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn -EBUSY;\r\n}\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = -EINVAL;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++)\r\nif (val2 == st->scale_avail[i][1]) {\r\nret = 0;\r\ntmp = st->conf;\r\nst->conf &= ~AD7192_CONF_GAIN(-1);\r\nst->conf |= AD7192_CONF_GAIN(i);\r\nif (tmp == st->conf)\r\nbreak;\r\nad_sd_write_reg(&st->sd, AD7192_REG_CONF,\r\n3, st->conf);\r\nad7192_calibrate_all(st);\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic int ad7192_write_raw_get_fmt(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nlong mask)\r\n{\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\n}\r\nstatic int ad7192_probe(struct spi_device *spi)\r\n{\r\nconst struct ad7192_platform_data *pdata = spi->dev.platform_data;\r\nstruct ad7192_state *st;\r\nstruct iio_dev *indio_dev;\r\nint ret , voltage_uv = 0;\r\nif (!pdata) {\r\ndev_err(&spi->dev, "no platform data?\n");\r\nreturn -ENODEV;\r\n}\r\nif (!spi->irq) {\r\ndev_err(&spi->dev, "no IRQ?\n");\r\nreturn -ENODEV;\r\n}\r\nindio_dev = iio_device_alloc(sizeof(*st));\r\nif (indio_dev == NULL)\r\nreturn -ENOMEM;\r\nst = iio_priv(indio_dev);\r\nst->reg = regulator_get(&spi->dev, "vcc");\r\nif (!IS_ERR(st->reg)) {\r\nret = regulator_enable(st->reg);\r\nif (ret)\r\ngoto error_put_reg;\r\nvoltage_uv = regulator_get_voltage(st->reg);\r\n}\r\nif (pdata && pdata->vref_mv)\r\nst->int_vref_mv = pdata->vref_mv;\r\nelse if (voltage_uv)\r\nst->int_vref_mv = voltage_uv / 1000;\r\nelse\r\ndev_warn(&spi->dev, "reference voltage undefined\n");\r\nspi_set_drvdata(spi, indio_dev);\r\nst->devid = spi_get_device_id(spi)->driver_data;\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = ad7192_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(ad7192_channels);\r\nif (st->devid == ID_AD7195)\r\nindio_dev->info = &ad7195_info;\r\nelse\r\nindio_dev->info = &ad7192_info;\r\nad_sd_init(&st->sd, indio_dev, spi, &ad7192_sigma_delta_info);\r\nret = ad_sd_setup_buffer_and_trigger(indio_dev);\r\nif (ret)\r\ngoto error_disable_reg;\r\nret = ad7192_setup(st, pdata);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nret = iio_device_register(indio_dev);\r\nif (ret < 0)\r\ngoto error_remove_trigger;\r\nreturn 0;\r\nerror_remove_trigger:\r\nad_sd_cleanup_buffer_and_trigger(indio_dev);\r\nerror_disable_reg:\r\nif (!IS_ERR(st->reg))\r\nregulator_disable(st->reg);\r\nerror_put_reg:\r\nif (!IS_ERR(st->reg))\r\nregulator_put(st->reg);\r\niio_device_free(indio_dev);\r\nreturn ret;\r\n}\r\nstatic int ad7192_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct ad7192_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nad_sd_cleanup_buffer_and_trigger(indio_dev);\r\nif (!IS_ERR(st->reg)) {\r\nregulator_disable(st->reg);\r\nregulator_put(st->reg);\r\n}\r\nreturn 0;\r\n}
