verilog xil_defaultlib --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/6851/hdl/verilog" --include "../../../../ZED.srcs/sources_1/bd/system/ipshared/82bb/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/0a9f/hdl/PWM_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/0a9f/hdl/PWM_v1_0.v" \
"../../../bd/system/ip/system_PWM_0_0/sim/system_PWM_0_0.v" \
"../../../bd/system/ip/system_ila_0_0/sim/system_ila_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
