Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd
COMP96 Compile Package "system_cache_pkg"
COMP96 Compile Package Body "system_cache_pkg"
COMP96 Compile Package "system_cache_queue_pkg"
COMP96 Compile Package Body "system_cache_queue_pkg"
COMP96 Compile Entity "MB_LUT6"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6"
COMP96 Compile Entity "MB_LUT6_2"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6_2"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXF7"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF7"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "MB_FDSE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDSE"
COMP96 Compile Entity "muxcy_xorcy"
COMP96 Compile Architecture "IMP" of Entity "muxcy_xorcy"
COMP96 Compile Entity "carry_and_di"
COMP96 Compile Architecture "IMP" of Entity "carry_and_di"
COMP96 Compile Entity "carry_and"
COMP96 Compile Architecture "IMP" of Entity "carry_and"
COMP96 Compile Entity "carry_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_and_n"
COMP96 Compile Entity "carry_or"
COMP96 Compile Architecture "IMP" of Entity "carry_or"
COMP96 Compile Entity "carry_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_or_n"
COMP96 Compile Entity "carry_vec_or"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_or"
COMP96 Compile Entity "carry_vec_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_and_n"
COMP96 Compile Entity "carry_latch_and"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and"
COMP96 Compile Entity "carry_latch_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and_n"
COMP96 Compile Entity "carry_latch_or"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or"
COMP96 Compile Entity "carry_latch_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or_n"
COMP96 Compile Entity "carry_piperun_step"
COMP96 Compile Architecture "IMP" of Entity "carry_piperun_step"
COMP96 Compile Entity "carry_compare"
COMP96 Compile Architecture "IMP" of Entity "carry_compare"
COMP96 Compile Entity "carry_lte"
COMP96 Compile Architecture "IMP" of Entity "carry_lte"
COMP96 Compile Entity "carry_prio_mux"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux"
COMP96 Compile Entity "carry_prio_mux_enable"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux_enable"
COMP96 Compile Entity "carry_select_and"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and"
COMP96 Compile Entity "carry_select_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and_n"
COMP96 Compile Entity "carry_select_or"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or"
COMP96 Compile Entity "carry_select_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or_n"
COMP96 Compile Entity "carry_compare_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_const"
COMP96 Compile Entity "carry_compare_mask"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask"
COMP96 Compile Entity "carry_compare_mask_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask_const"
COMP96 Compile Entity "comparator"
COMP96 Compile Architecture "IMP" of Entity "comparator"
COMP96 Compile Entity "reg_ce"
COMP96 Compile Architecture "IMP" of Entity "reg_ce"
COMP96 Compile Entity "reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "reg_ce_kill"
COMP96 Compile Entity "bit_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce"
COMP96 Compile Entity "bit_reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce_kill"
COMP96 Compile Entity "find_first"
COMP96 Compile Architecture "IMP" of Entity "find_first"
COMP96 Compile Entity "fsb_element"
COMP96 Compile Architecture "IMP" of Entity "fsb_element"
COMP96 Compile Entity "fsb32"
COMP96 Compile Architecture "IMP" of Entity "fsb32"
COMP96 Compile Entity "fsb64"
COMP96 Compile Architecture "IMP" of Entity "fsb64"
COMP96 Compile Entity "fsb128"
COMP96 Compile Architecture "IMP" of Entity "fsb128"
COMP96 Compile Entity "fsb256"
COMP96 Compile Architecture "IMP" of Entity "fsb256"
COMP96 Compile Entity "gen_fsb"
COMP96 Compile Architecture "IMP" of Entity "gen_fsb"
COMP96 Compile Entity "sc_access_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_access_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_srl_fifo_counter". (No entity named "sc_srl_fifo_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 22406 0
COMP96 Compile Entity "sc_txnid_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txnid_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_srl_fifo_counter". (No entity named "sc_srl_fifo_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 22797 0
COMP96 Compile Entity "ccix_common_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "ccix_common_reg_ce"
COMP96 Compile Entity "sam_routing_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "sam_routing_reg_ce"
COMP96 Compile Entity "sc_integrity"
COMP96 Compile Architecture "IMP" of Entity "sc_integrity"
COMP96 Compile Entity "sc_statistics_counters"
COMP96 Compile Architecture "IMP" of Entity "sc_statistics_counters"
COMP96 Compile Entity "sc_stat_latency"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_latency"
COMP96 Compile Entity "sc_srl_fifo_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_srl_fifo_counter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_stat_counter". (No entity named "sc_stat_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 25310 0
COMP96 Compile Entity "sc_stat_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_counter"
COMP96 Compile Entity "sc_stat_event"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_event"
COMP96 Compile Entity "sc_lud_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_lud_pipeline"
COMP96 Compile Entity "sc_ud_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_ud_pipeline"
COMP96 Compile Entity "sc_snp_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_snp_pipeline"
COMP96 Compile Entity "sc_data_merge"
COMP96 Compile Architecture "IMP" of Entity "sc_data_merge"
COMP96 Compile Entity "sc_txn_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 28988 0
COMP96 Compile Entity "sc_txn_handling"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_handling"
COMP96 Compile Entity "sc_credit_bank"
COMP96 Compile Architecture "IMP" of Entity "sc_credit_bank"
COMP96 Compile Entity "sc_shadow_tracker"
COMP96 Compile Architecture "IMP" of Entity "sc_shadow_tracker"
COMP96 Compile Entity "sc_ooo_data_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_data_buffer"
COMP96 Compile Entity "sc_ooo_snoop_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_snoop_buffer"
COMP96 Compile Entity "sc_ooo_hit_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_hit_buffer"
COMP96 Compile Entity "sc_ooo_setup_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_setup_buffer"
COMP96 Compile Entity "sc_ooo_bresp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_bresp_buffer"
COMP96 Compile Entity "sc_ooo_early_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_early_buffer"
COMP96 Compile Entity "sc_ooo_wc_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wc_buffer"
COMP96 Compile Entity "sc_ooo_segment_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_segment_buffer"
COMP96 Compile Entity "sc_ooo_slot_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_slot_buffer"
COMP96 Compile Entity "sc_ooo_read_source_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_read_source_buffer"
COMP96 Compile Entity "sc_ooo_valid_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_valid_buffer"
COMP96 Compile Entity "sc_ooo_wr_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wr_channel"
COMP96 Compile Entity "sc_ooo_wr_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wr_interface"
COMP96 Compile Entity "sc_ooo_rd_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_rd_channel"
COMP96 Compile Entity "sc_ooo_rd_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_rd_interface"
COMP96 Compile Entity "sc_transaction_tracker"
COMP96 Compile Architecture "IMP" of Entity "sc_transaction_tracker"
COMP96 Compile Entity "sc_address_check"
COMP96 Compile Architecture "IMP" of Entity "sc_address_check"
COMP96 Compile Entity "sc_sam"
COMP96 Compile Architecture "IMP" of Entity "sc_sam"
COMP96 Compile Entity "sc_rr_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_rr_arbiter"
COMP96 Compile Package "sc_ats_design_pkg"
COMP96 Compile Package Body "sc_ats_design_pkg"
COMP96 Compile Entity "sc_atc_table"
COMP96 Compile Architecture "IMP" of Entity "sc_atc_table"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 44038 0
COMP96 Compile Entity "sc_atc_core"
COMP96 Compile Architecture "IMP" of Entity "sc_atc_core"
COMP96 Compile Entity "ats_cmd_decode_256"
COMP96 Compile Architecture "RTL" of Entity "ats_cmd_decode_256"
COMP96 Compile Entity "ats_cmd_decode_512"
COMP96 Compile Architecture "RTL" of Entity "ats_cmd_decode_512"
COMP96 Compile Entity "rc_decomposer_top"
COMP96 Compile Architecture "RTL" of Entity "rc_decomposer_top"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "ats_cpl_decode_256". (No entity named "ats_cpl_decode_256" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 48996 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "ats_cpl_decode_512". (No entity named "ats_cpl_decode_512" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 49455 0
COMP96 Compile Entity "ats_cpl_decode_256"
COMP96 Compile Architecture "RTL" of Entity "ats_cpl_decode_256"
COMP96 Compile Entity "ats_cpl_decode_512"
COMP96 Compile Architecture "RTL" of Entity "ats_cpl_decode_512"
COMP96 Compile Entity "cq_decomposer_top"
COMP96 Compile Architecture "RTL" of Entity "cq_decomposer_top"
COMP96 Compile Entity "cc_completer"
COMP96 Compile Architecture "RTL" of Entity "cc_completer"
COMP96 Compile Entity "cc_completer_512"
COMP96 Compile Architecture "RTL" of Entity "cc_completer_512"
COMP96 Compile Entity "rq_composer"
COMP96 Compile Architecture "RTL" of Entity "rq_composer"
COMP96 Compile Entity "rq_composer_512"
COMP96 Compile Architecture "RTL" of Entity "rq_composer_512"
COMP96 Compile Entity "rc_mux_queue_handler"
COMP96 Compile Architecture "RTL" of Entity "rc_mux_queue_handler"
COMP96 Compile Entity "cq_mux_queue_cc_handler"
COMP96 Compile Architecture "RTL" of Entity "cq_mux_queue_cc_handler"
COMP96 Compile Entity "rq_message_queue_handler"
COMP96 Compile Architecture "RTL" of Entity "rq_message_queue_handler"
COMP96 Compile Entity "sc_ats_table_handler"
COMP96 Compile Architecture "RTL" of Entity "sc_ats_table_handler"
COMP96 Compile Entity "sc_atc"
COMP96 Compile Architecture "IMP" of Entity "sc_atc"
COMP96 Compile Entity "sc_ats_interface"
COMP96 Compile Architecture "RTL" of Entity "sc_ats_interface"
COMP96 Compile Entity "sc_hazard_store"
COMP96 Compile Architecture "IMP" of Entity "sc_hazard_store"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_buffer". (No entity named "sc_ccix_snp_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 70529 0
COMP96 Compile Entity "sc_hazard_track"
COMP96 Compile Architecture "IMP" of Entity "sc_hazard_track"
COMP96 Compile Entity "sc_ccix_home_hazard"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home_hazard"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_buffer". (No entity named "sc_ccix_snp_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 72513 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 73025 0
COMP96 Compile Entity "sc_cxs_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_interface"
COMP96 Compile Entity "sc_cxs_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_encode"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 78893 0
COMP96 Compile Entity "sc_cxs_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_decode"
COMP96 Compile Entity "sc_cchix_complete"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_complete"
COMP96 Compile Entity "sc_cchix_rd_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_rd_pipe"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_req_buffer". (No entity named "sc_ccix_req_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 83618 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_chi_req_buffer". (No entity named "sc_chi_req_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 83667 0
COMP96 Compile Entity "sc_cchix_wr_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_wr_pipe"
COMP96 Compile Entity "sc_cchix_rsp_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_rsp_pipe"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 91688 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 92093 0
COMP96 Compile Entity "sc_cchix_snp_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_snp_pipe"
COMP96 Compile Entity "sc_ccix_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_req_buffer"
COMP96 Compile Entity "sc_ccix_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rsp_buffer"
COMP96 Compile Entity "sc_ccix_snp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_snp_buffer"
COMP96 Compile Entity "sc_ccix_crd_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_crd_buffer"
COMP96 Compile Entity "sc_ccix_per_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_per_buffer"
COMP96 Compile Entity "sc_ccix_bcast_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_bcast_buffer"
COMP96 Compile Entity "sc_txn_return_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_return_buffer"
COMP96 Compile Entity "sc_ccix_chain"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_chain"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_req_msg_decode". (No entity named "sc_ccix_req_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98247 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_rsp_msg_decode". (No entity named "sc_ccix_rsp_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98384 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_msg_decode". (No entity named "sc_ccix_snp_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98590 0
COMP96 Compile Entity "sc_ccix_base"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_base"
COMP96 Compile Entity "sc_ccix_home_wr_path"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home_wr_path"
COMP96 Compile Entity "sc_snoopfilter"
COMP96 Compile Architecture "IMP" of Entity "sc_snoopfilter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 101178 0
COMP96 Compile Entity "sc_ccix_slave"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_slave"
COMP96 Compile Entity "sc_ccix_home"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 106132 0
COMP96 Compile Entity "sc_ccix_ra_hazard"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_ra_hazard"
COMP96 Compile Entity "sc_ccix_ra"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_ra"
COMP96 Compile Entity "sc_ccix_switch"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_switch"
COMP96 Compile Entity "sc_ccix_rx_link"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rx_link"
COMP96 Compile Entity "sc_ccix_tx_link"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_tx_link"
COMP96 Compile Entity "sc_ccix_req_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_req_msg_decode"
COMP96 Compile Entity "sc_ccix_rsp_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rsp_msg_decode"
COMP96 Compile Entity "sc_ccix_snp_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_snp_msg_decode"
COMP96 Compile Entity "sc_ccix_msg_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_msg_encode"
COMP96 Compile Entity "sc_ccix_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_decode"
COMP96 Compile Entity "sc_ccix_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_encode"
COMP96 Compile Entity "sc_ccix_port"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_port"
COMP96 Compile Entity "sc_ccix_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_interface"
COMP96 Compile Entity "sc_chi_link_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_link_interface"
COMP96 Compile Entity "sc_chi_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_req_buffer"
COMP96 Compile Entity "sc_chi_snp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_buffer"
COMP96 Compile Entity "sc_chi_dat_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dat_buffer"
COMP96 Compile Entity "sc_chi_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_rsp_buffer"
COMP96 Compile Entity "sc_chi_retry_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_retry_rsp_buffer"
COMP96 Compile Entity "sc_chi_receipt_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_receipt_rsp_buffer"
COMP96 Compile Entity "sc_chi_comp_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_comp_rsp_buffer"
COMP96 Compile Entity "sc_chi_nodata_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_nodata_rsp_buffer"
COMP96 Compile Entity "sc_chi_dvm_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dvm_rsp_buffer"
COMP96 Compile Entity "sc_chi_data_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_data_rsp_buffer"
COMP96 Compile Entity "sc_chi_compack_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_compack_rsp_buffer"
COMP96 Compile Entity "sc_chi_dbid_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dbid_rsp_buffer"
COMP96 Compile Entity "sc_chi_size_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_size_req_buffer"
COMP96 Compile Entity "sc_chi_setup_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_setup_req_buffer"
COMP96 Compile Entity "sc_chi_snp_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_req_buffer"
COMP96 Compile Entity "sc_chi_snp_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_rsp_buffer"
COMP96 Compile Entity "sc_chi_tracetag_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_tracetag_buffer"
COMP96 Compile Entity "sc_chi_pcrd_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_pcrd_rsp_buffer"
COMP96 Compile Entity "sc_chi_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_decode"
COMP96 Compile Entity "sc_chi_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_encode"
COMP96 Compile Entity "sc_chi_req_mux"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_req_mux"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 153060 0
COMP96 Compile Entity "sc_chi_snp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp"
COMP96 Compile Entity "sc_chi_crsp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_crsp"
COMP96 Compile Entity "sc_chi_srsp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_srsp"
COMP96 Compile Entity "sc_chi_rnf"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_rnf"
COMP96 Compile Entity "sc_chi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_interface"
COMP96 Compile Entity "sc_trace_module"
COMP96 Compile Architecture "IMP" of Entity "sc_trace_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 168624 0
COMP96 Compile Entity "sc_m_axi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_axi_interface"
COMP96 Compile Entity "sc_m_ace_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_ace_interface"
COMP96 Compile Entity "sc_axi_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_axi_transaction_ordering"
COMP96 Compile Entity "sc_ccix_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_transaction_ordering"
COMP96 Compile Entity "sc_crossbar"
COMP96 Compile Architecture "IMP" of Entity "sc_crossbar"
COMP96 Compile Entity "sc_back_end"
COMP96 Compile Architecture "IMP" of Entity "sc_back_end"
COMP96 Compile Entity "sc_ram_module"
COMP96 Compile Architecture "IMP" of Entity "sc_ram_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 187926 0
COMP96 Compile Entity "sc_lru_calculate"
COMP96 Compile Architecture "RTL" of Entity "sc_lru_calculate"
COMP96 Compile Entity "sc_lru_module"
COMP96 Compile Architecture "IMP" of Entity "sc_lru_module"
COMP96 Compile Entity "sc_update"
COMP96 Compile Architecture "IMP" of Entity "sc_update"
COMP96 Compile Entity "sc_lookup"
COMP96 Compile Architecture "IMP" of Entity "sc_lookup"
COMP96 Compile Entity "sc_cache_core"
COMP96 Compile Architecture "IMP" of Entity "sc_cache_core"
COMP96 Compile Entity "sc_s_axi_length_generation"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_length_generation"
COMP96 Compile Entity "sc_s_axi_a_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_a_channel"
COMP96 Compile Entity "sc_s_axi_w_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_w_channel"
COMP96 Compile Entity "sc_s_axi_b_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_b_channel"
COMP96 Compile Entity "sc_s_axi_r_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_r_channel"
COMP96 Compile Entity "sc_s_axi_opt_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_opt_interface"
COMP96 Compile Entity "sc_s_axi_gen_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_gen_interface"
COMP96 Compile Entity "sc_replay_module"
COMP96 Compile Architecture "IMP" of Entity "sc_replay_module"
COMP96 Compile Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Entity "sc_access"
COMP96 Compile Architecture "IMP" of Entity "sc_access"
COMP96 Compile Entity "sc_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_arbiter"
COMP96 Compile Entity "sc_control"
COMP96 Compile Architecture "IMP" of Entity "sc_control"
COMP96 Compile Entity "sc_front_end"
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Compile Entity "system_cache"
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Compile success 0 Errors 23 Warnings  Analysis time :  43.0 [s]
