--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml SEG_Test.twx SEG_Test.ncd -o SEG_Test.twr SEG_Test.pcf
-ucf SEG_Test.ucf

Design file:              SEG_Test.ncd
Physical constraint file: SEG_Test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23820 paths analyzed, 988 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.815ns.
--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_0 (SLICE_X8Y56.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_8 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_8 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.525   SEG_Scan/scan_timer<11>
                                                       SEG_Scan/scan_timer_8
    SLICE_X8Y20.B2       net (fanout=2)        0.988   SEG_Scan/scan_timer<8>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.313   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (1.878ns logic, 3.935ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y20.A1       net (fanout=2)        0.975   SEG_Scan/scan_timer<4>
    SLICE_X8Y20.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.313   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (1.877ns logic, 3.922ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_5 (FF)
  Destination:          SEG_Scan/scan_sel_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.798ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_5 to SEG_Scan/scan_sel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_5
    SLICE_X8Y20.B4       net (fanout=2)        0.973   SEG_Scan/scan_timer<5>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.313   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_0
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (1.878ns logic, 3.920ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_1 (SLICE_X8Y56.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_8 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_8 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.525   SEG_Scan/scan_timer<11>
                                                       SEG_Scan/scan_timer_8
    SLICE_X8Y20.B2       net (fanout=2)        0.988   SEG_Scan/scan_timer<8>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.288   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (1.853ns logic, 3.935ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y20.A1       net (fanout=2)        0.975   SEG_Scan/scan_timer<4>
    SLICE_X8Y20.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.288   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (1.852ns logic, 3.922ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_5 (FF)
  Destination:          SEG_Scan/scan_sel_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.773ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_5 to SEG_Scan/scan_sel_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_5
    SLICE_X8Y20.B4       net (fanout=2)        0.973   SEG_Scan/scan_timer<5>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.288   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_1
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (1.853ns logic, 3.920ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point SEG_Scan/scan_sel_2 (SLICE_X8Y56.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_8 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_8 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.525   SEG_Scan/scan_timer<11>
                                                       SEG_Scan/scan_timer_8
    SLICE_X8Y20.B2       net (fanout=2)        0.988   SEG_Scan/scan_timer<8>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.253   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.818ns logic, 3.935ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_4 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_4 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_4
    SLICE_X8Y20.A1       net (fanout=2)        0.975   SEG_Scan/scan_timer<4>
    SLICE_X8Y20.COUT     Topcya                0.482   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lutdi
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.253   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.817ns logic, 3.922ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SEG_Scan/scan_timer_5 (FF)
  Destination:          SEG_Scan/scan_sel_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.767 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SEG_Scan/scan_timer_5 to SEG_Scan/scan_sel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.525   SEG_Scan/scan_timer<7>
                                                       SEG_Scan/scan_timer_5
    SLICE_X8Y20.B4       net (fanout=2)        0.973   SEG_Scan/scan_timer<5>
    SLICE_X8Y20.COUT     Topcyb                0.483   SEG_Scan/Mcompar_n0000_cy<3>
                                                       SEG_Scan/Mcompar_n0000_lut<1>
                                                       SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CIN      net (fanout=1)        0.003   SEG_Scan/Mcompar_n0000_cy<3>
    SLICE_X8Y21.CMUX     Tcinc                 0.302   SEG_Scan/GND_5_o_scan_timer[31]_LessThan_1_o_inv
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv1_cy
    SLICE_X8Y56.C3       net (fanout=17)       2.801   SEG_Scan/Mcompar_n0000_cy<6>
    SLICE_X8Y56.C        Tilo                  0.255   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/Mcompar_n0000_cy<6>_inv_INV_0
    SLICE_X8Y56.CE       net (fanout=1)        0.143   SEG_Scan/Mcompar_n0000_cy<6>_inv
    SLICE_X8Y56.CLK      Tceck                 0.253   SEG_Scan/scan_sel<2>
                                                       SEG_Scan/scan_sel_2
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (1.818ns logic, 3.920ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_3/q_reg_7 (SLICE_X18Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_3/q_reg_7 (FF)
  Destination:          KEY_Debounce_3/q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_3/q_reg_7 to KEY_Debounce_3/q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y41.DQ      Tcko                  0.200   KEY_Debounce_3/q_reg<7>
                                                       KEY_Debounce_3/q_reg_7
    SLICE_X18Y41.D6      net (fanout=3)        0.030   KEY_Debounce_3/q_reg<7>
    SLICE_X18Y41.CLK     Tah         (-Th)    -0.190   KEY_Debounce_3/q_reg<7>
                                                       KEY_Debounce_3/q_next<7>1
                                                       KEY_Debounce_3/q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_3/q_reg_11 (SLICE_X18Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_3/q_reg_11 (FF)
  Destination:          KEY_Debounce_3/q_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_3/q_reg_11 to KEY_Debounce_3/q_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.DQ      Tcko                  0.200   KEY_Debounce_3/q_reg<11>
                                                       KEY_Debounce_3/q_reg_11
    SLICE_X18Y42.D6      net (fanout=3)        0.030   KEY_Debounce_3/q_reg<11>
    SLICE_X18Y42.CLK     Tah         (-Th)    -0.190   KEY_Debounce_3/q_reg<11>
                                                       KEY_Debounce_3/q_next<11>1
                                                       KEY_Debounce_3/q_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point KEY_Debounce_3/q_reg_15 (SLICE_X18Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               KEY_Debounce_3/q_reg_15 (FF)
  Destination:          KEY_Debounce_3/q_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: KEY_Debounce_3/q_reg_15 to KEY_Debounce_3/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.DQ      Tcko                  0.200   KEY_Debounce_3/q_reg<15>
                                                       KEY_Debounce_3/q_reg_15
    SLICE_X18Y43.D6      net (fanout=3)        0.030   KEY_Debounce_3/q_reg<15>
    SLICE_X18Y43.CLK     Tah         (-Th)    -0.190   KEY_Debounce_3/q_reg<15>
                                                       KEY_Debounce_3/q_next<15>1
                                                       KEY_Debounce_3/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: SEG_Scan/scan_timer<3>/CLK
  Logical resource: SEG_Scan/scan_timer_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: SEG_Scan/scan_timer<3>/SR
  Logical resource: SEG_Scan/scan_timer_0/SR
  Location pin: SLICE_X8Y22.SR
  Clock network: Counter_0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.815|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23820 paths, 0 nets, and 1475 connections

Design statistics:
   Minimum period:   5.815ns{1}   (Maximum frequency: 171.969MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 18 23:36:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4585 MB



