{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749138734",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (324p)",
            "contributor": [
                "Walker, R. A.",
                "Rajan, J. V.",
                "Nestor, J. A.",
                "Lagnese, E. D.",
                "Blackburn, R. L."
            ],
            "creator": "Thomas, D. E.",
            "description": [
                "digital",
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots."
            ],
            "identifier": [
                "(isbn13)9781461315193",
                "(doi)10.1007/978-1-4613-1519-3",
                "(ppn)749138734",
                "(firstid)GBV:749138734"
            ],
            "publisher": "Springer",
            "subject": [
                "(classificationName=linseach:mapping)elt",
                "Engineering",
                "Electronic circuits.",
                "(classificationName=ddc)621.3815",
                "Computer-aided engineering.",
                "Computer engineering",
                "Computer aided design",
                "(classificationName=loc)TK7888.4",
                "(classificationName=linseach:mapping)inf",
                "Systems engineering",
                "Electrical engineering."
            ],
            "title": "Algorithmic and Register-Transfer Level Synthesis: The System Architect\u2019s Workbench",
            "abstract": [
                "1. Introduction -- 1.1. Synthesis of Integrated Circuits -- 1.2 The System Architect\u2019s Workbench -- 1.3 Contrasting Approaches to Synthesis -- 1.4. Historical Note -- 1.5. Overview of the Book -- 2. Design Representations and Synthesis -- 2.1 The Model of Design Representation -- 2.2. Behavioral Representations at the ALGORITHMIC Level -- 2.3. Behavioral and Structural Representations at the REGISTER-TRANSFER Level -- 2.4. Modeling ALGORITHMIC and RT Level Synthesis -- 2.6 Summary -- 3. Transformations -- 3.1. Vtbody Transformations -- 3.2. SELECT Transformations -- 3.3. Adding Processes To The Workbench -- 3.4. Process Creation -- 3.5. Pipestage Creation -- 3.6. Structural Transformations -- 3.7. Summary -- 4. Architectural Partitioning (APARTY) -- 4.1. Architectural Partitioning -- 4.2. Previous Work: Clustering -- 4.3. Multi-Stage Clustering -- 4.4. Methodology -- 4.5. Guiding Other Synthesis Tools -- 4.6. A Partitioning Example -- 4.7. Summary -- 5. Control Step Scheduling (CSTEP) -- 5.1. The Scheduling Problem -- 5.2. Related Work -- 5.3. The CSTEP Scheduling Approach -- 5.4. Scheduling Examples -- 5.5. Summary -- 6. Data Path Allocation (EMUCS) -- 6.1. Other Data Path Allocators -- 6.2. EMUCS Overview -- 6.3. Initialization -- 6.4. Prebinding and Manual Binding -- 6.5. Automatic Binding -- 6.6. Post-Processing -- 6.7. Finish Up -- 6.9. Summary -- 7. Microprocessor Synthesis (SUGAR) -- 7.1. Organization of SUGAR -- 7.2. Behavioral Transformations -- 7.3. Execution Unit Organization Analysis -- 7.4. Code Generation -- 7.5. Code Selection -- 7.6. Register and Bus Assignment -- 7.7. Phase Structure of SUGAR -- 7.8. Summary -- 8. Synthesis Results -- 8.1. Fifth Order Digital Elliptic Wave Filter -- 8.2. Kalman Filter -- 8.3. BTL310 -- 8.4. MCS6502 -- 8.5. MC68000 -- 8.6. Summary -- 9. Correlating the Multilevel Design Representation (CORAL) -- 9.1 Linking Design Representations -- 9.2 Applications -- 9.3 Summary -- 10. Observations and Future Work -- 10.1. Are The Two Synthesis Paths Different? -- 10.2. You Need More Than Synthesis -- 10.3. Algorithmic Level Synthesis -- 10.4. Logic Synthesis, Module Generation and Physical Design -- 10.5. Design Languages -- 10.6. Summary -- References.",
                "Recently there has been increased interest in the development of computer-aided design programs to support the system level designer of integrated circuits more actively. Such design tools hold the promise of raising the level of abstraction at which an integrated circuit is designed, thus releasing the current designers from many of the details of logic and circuit level design. The promise further suggests that a whole new group of designers in neighboring engineering and science disciplines, with far less understanding of integrated circuit design, will also be able to increase their productivity and the functionality of the systems they design. This promise has been made repeatedly as each new higher level of computer-aided design tool is introduced and has repeatedly fallen short of fulfillment. This book presents the results of research aimed at introducing yet higher levels of design tools that will inch the integrated circuit design community closer to the fulfillment of that promise. 1. 1. SYNTHESIS OF INTEGRATED CmCUITS In the integrated circuit (Ie) design process, a behavior that meets certain specifications is conceived for a system, the behavior is used to produce a design in terms of a set of structural logic elements, and these logic elements are mapped onto physical units. The design process is impacted by a set of constraints as well as technological information (i. e. the logic elements and physical units used for the design)."
            ],
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-ENG"
            ],
            "issued": "1990",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "85",
            "isLike": "doi:10.1007/978-1-4613-1519-3",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "abstract": "http://purl.org/dc/terms/abstract",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "description": "http://purl.org/dc/elements/1.1/description",
        "issued": "http://purl.org/dc/terms/issued",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "volume": "http://purl.org/ontology/bibo/volume",
        "title": "http://purl.org/dc/elements/1.1/title",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}