{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683459520779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683459520783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 23:38:40 2023 " "Processing started: Sun May 07 23:38:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683459520783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683459520783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off GRP-ReCOP -c GRP-ReCOP --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off GRP-ReCOP -c GRP-ReCOP --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683459520783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683459520899 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459520972 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459521042 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459521098 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 85 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1683459521170 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1683459521171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683459521198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459521198 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1683459521446 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521456 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521459 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521460 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521461 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"memory_interface:b2v_inst5\|memory_block:memory_test\|altsyncram:altsyncram_component\|altsyncram_q894:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q894.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_q894.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 67 0 0 } } { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 61 0 0 } } { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 368 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Design Software" 0 -1 1683459521461 "|top|memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_q894:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459521474 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683459521474 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1683459521474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1410 " "Implemented 1410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683459521477 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683459521477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1310 " "Implemented 1310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683459521477 ""} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Implemented 74 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683459521477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1683459521477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 21 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683459521592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 23:38:41 2023 " "Processing ended: Sun May 07 23:38:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683459521592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683459521592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683459521592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683459521592 ""}
