

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8'
================================================================
* Date:           Tue Feb  3 00:21:08 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16388|    16388|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_132_7_VITIS_LOOP_133_8  |    16386|    16386|         4|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    335|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|    169|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     107|    585|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_1_1_U111     |mul_24s_17s_41_1_1     |        0|   1|  0|  39|    0|
    |sparsemux_33_4_24_1_1_U109  |sparsemux_33_4_24_1_1  |        0|   0|  0|  65|    0|
    |sparsemux_33_4_24_1_1_U110  |sparsemux_33_4_24_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   1|  0| 169|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln132_1_fu_688_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln132_fu_700_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln133_fu_794_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln136_fu_1075_p2       |         +|   0|  0|  31|          24|          24|
    |sub_ln135_1_fu_922_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln135_fu_902_p2        |         -|   0|  0|  45|           1|          38|
    |and_ln136_1_fu_1161_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_2_fu_1175_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_3_fu_1199_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_4_fu_1205_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_5_fu_1223_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_1095_p2       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln132_fu_682_p2       |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln133_fu_706_p2       |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln136_1_fu_1135_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln136_2_fu_1141_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln136_fu_1119_p2      |      icmp|   0|  0|   9|           2|           2|
    |or_ln136_1_fu_1237_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_2_fu_1211_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_fu_1187_p2        |        or|   0|  0|   2|           1|           1|
    |scale_fu_942_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln132_1_fu_720_p3   |    select|   0|  0|   8|           1|           9|
    |select_ln132_fu_712_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln136_1_fu_1167_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln136_2_fu_1229_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln136_3_fu_1243_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln136_fu_1147_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_1_fu_1155_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_2_fu_1181_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_3_fu_1193_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_4_fu_1217_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_fu_1089_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 335|         110|         209|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_222                               |   9|          2|    9|         18|
    |indvar_flatten6_fu_226                 |   9|          2|   15|         30|
    |j_fu_218                               |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   65|        130|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_222                          |   9|   0|    9|          0|
    |indvar_flatten6_fu_226            |  15|   0|   15|          0|
    |j_fu_218                          |   7|   0|    7|          0|
    |scale_reg_1457                    |  17|   0|   17|          0|
    |select_ln136_3_reg_1467           |  24|   0|   24|          0|
    |tmp_9_reg_1462                    |  24|   0|   24|          0|
    |trunc_ln133_1_reg_1291            |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 107|   0|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8|  return value|
|m_axi_C_0_AWVALID      |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWREADY      |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWADDR       |  out|   64|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWID         |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWLEN        |  out|   32|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWSIZE       |  out|    3|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWBURST      |  out|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWLOCK       |  out|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWCACHE      |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWPROT       |  out|    3|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWQOS        |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWREGION     |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_AWUSER       |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WVALID       |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WREADY       |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WDATA        |  out|   32|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WSTRB        |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WLAST        |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WID          |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_WUSER        |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARVALID      |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARREADY      |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARADDR       |  out|   64|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARID         |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARLEN        |  out|   32|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARSIZE       |  out|    3|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARBURST      |  out|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARLOCK       |  out|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARCACHE      |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARPROT       |  out|    3|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARQOS        |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARREGION     |  out|    4|       m_axi|                                                      C|       pointer|
|m_axi_C_0_ARUSER       |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RVALID       |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RREADY       |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RDATA        |   in|   32|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RLAST        |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RID          |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RFIFONUM     |   in|    9|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RUSER        |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_RRESP        |   in|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_BVALID       |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_BREADY       |  out|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_BRESP        |   in|    2|       m_axi|                                                      C|       pointer|
|m_axi_C_0_BID          |   in|    1|       m_axi|                                                      C|       pointer|
|m_axi_C_0_BUSER        |   in|    1|       m_axi|                                                      C|       pointer|
|sext_ln132             |   in|   62|     ap_none|                                             sext_ln132|        scalar|
|tmp_local_address0     |  out|   10|   ap_memory|                                              tmp_local|         array|
|tmp_local_ce0          |  out|    1|   ap_memory|                                              tmp_local|         array|
|tmp_local_q0           |   in|   24|   ap_memory|                                              tmp_local|         array|
|tmp_local_1_address0   |  out|   10|   ap_memory|                                            tmp_local_1|         array|
|tmp_local_1_ce0        |  out|    1|   ap_memory|                                            tmp_local_1|         array|
|tmp_local_1_q0         |   in|   24|   ap_memory|                                            tmp_local_1|         array|
|tmp_local_2_address0   |  out|   10|   ap_memory|                                            tmp_local_2|         array|
|tmp_local_2_ce0        |  out|    1|   ap_memory|                                            tmp_local_2|         array|
|tmp_local_2_q0         |   in|   24|   ap_memory|                                            tmp_local_2|         array|
|tmp_local_3_address0   |  out|   10|   ap_memory|                                            tmp_local_3|         array|
|tmp_local_3_ce0        |  out|    1|   ap_memory|                                            tmp_local_3|         array|
|tmp_local_3_q0         |   in|   24|   ap_memory|                                            tmp_local_3|         array|
|tmp_local_4_address0   |  out|   10|   ap_memory|                                            tmp_local_4|         array|
|tmp_local_4_ce0        |  out|    1|   ap_memory|                                            tmp_local_4|         array|
|tmp_local_4_q0         |   in|   24|   ap_memory|                                            tmp_local_4|         array|
|tmp_local_5_address0   |  out|   10|   ap_memory|                                            tmp_local_5|         array|
|tmp_local_5_ce0        |  out|    1|   ap_memory|                                            tmp_local_5|         array|
|tmp_local_5_q0         |   in|   24|   ap_memory|                                            tmp_local_5|         array|
|tmp_local_6_address0   |  out|   10|   ap_memory|                                            tmp_local_6|         array|
|tmp_local_6_ce0        |  out|    1|   ap_memory|                                            tmp_local_6|         array|
|tmp_local_6_q0         |   in|   24|   ap_memory|                                            tmp_local_6|         array|
|tmp_local_7_address0   |  out|   10|   ap_memory|                                            tmp_local_7|         array|
|tmp_local_7_ce0        |  out|    1|   ap_memory|                                            tmp_local_7|         array|
|tmp_local_7_q0         |   in|   24|   ap_memory|                                            tmp_local_7|         array|
|tmp_local_8_address0   |  out|   10|   ap_memory|                                            tmp_local_8|         array|
|tmp_local_8_ce0        |  out|    1|   ap_memory|                                            tmp_local_8|         array|
|tmp_local_8_q0         |   in|   24|   ap_memory|                                            tmp_local_8|         array|
|tmp_local_9_address0   |  out|   10|   ap_memory|                                            tmp_local_9|         array|
|tmp_local_9_ce0        |  out|    1|   ap_memory|                                            tmp_local_9|         array|
|tmp_local_9_q0         |   in|   24|   ap_memory|                                            tmp_local_9|         array|
|tmp_local_10_address0  |  out|   10|   ap_memory|                                           tmp_local_10|         array|
|tmp_local_10_ce0       |  out|    1|   ap_memory|                                           tmp_local_10|         array|
|tmp_local_10_q0        |   in|   24|   ap_memory|                                           tmp_local_10|         array|
|tmp_local_11_address0  |  out|   10|   ap_memory|                                           tmp_local_11|         array|
|tmp_local_11_ce0       |  out|    1|   ap_memory|                                           tmp_local_11|         array|
|tmp_local_11_q0        |   in|   24|   ap_memory|                                           tmp_local_11|         array|
|tmp_local_12_address0  |  out|   10|   ap_memory|                                           tmp_local_12|         array|
|tmp_local_12_ce0       |  out|    1|   ap_memory|                                           tmp_local_12|         array|
|tmp_local_12_q0        |   in|   24|   ap_memory|                                           tmp_local_12|         array|
|tmp_local_13_address0  |  out|   10|   ap_memory|                                           tmp_local_13|         array|
|tmp_local_13_ce0       |  out|    1|   ap_memory|                                           tmp_local_13|         array|
|tmp_local_13_q0        |   in|   24|   ap_memory|                                           tmp_local_13|         array|
|tmp_local_14_address0  |  out|   10|   ap_memory|                                           tmp_local_14|         array|
|tmp_local_14_ce0       |  out|    1|   ap_memory|                                           tmp_local_14|         array|
|tmp_local_14_q0        |   in|   24|   ap_memory|                                           tmp_local_14|         array|
|tmp_local_15_address0  |  out|   10|   ap_memory|                                           tmp_local_15|         array|
|tmp_local_15_ce0       |  out|    1|   ap_memory|                                           tmp_local_15|         array|
|tmp_local_15_q0        |   in|   24|   ap_memory|                                           tmp_local_15|         array|
|col_sums_address0      |  out|    2|   ap_memory|                                               col_sums|         array|
|col_sums_ce0           |  out|    1|   ap_memory|                                               col_sums|         array|
|col_sums_q0            |   in|   24|   ap_memory|                                               col_sums|         array|
|col_sums_1_address0    |  out|    2|   ap_memory|                                             col_sums_1|         array|
|col_sums_1_ce0         |  out|    1|   ap_memory|                                             col_sums_1|         array|
|col_sums_1_q0          |   in|   24|   ap_memory|                                             col_sums_1|         array|
|col_sums_2_address0    |  out|    2|   ap_memory|                                             col_sums_2|         array|
|col_sums_2_ce0         |  out|    1|   ap_memory|                                             col_sums_2|         array|
|col_sums_2_q0          |   in|   24|   ap_memory|                                             col_sums_2|         array|
|col_sums_3_address0    |  out|    2|   ap_memory|                                             col_sums_3|         array|
|col_sums_3_ce0         |  out|    1|   ap_memory|                                             col_sums_3|         array|
|col_sums_3_q0          |   in|   24|   ap_memory|                                             col_sums_3|         array|
|col_sums_4_address0    |  out|    2|   ap_memory|                                             col_sums_4|         array|
|col_sums_4_ce0         |  out|    1|   ap_memory|                                             col_sums_4|         array|
|col_sums_4_q0          |   in|   24|   ap_memory|                                             col_sums_4|         array|
|col_sums_5_address0    |  out|    2|   ap_memory|                                             col_sums_5|         array|
|col_sums_5_ce0         |  out|    1|   ap_memory|                                             col_sums_5|         array|
|col_sums_5_q0          |   in|   24|   ap_memory|                                             col_sums_5|         array|
|col_sums_6_address0    |  out|    2|   ap_memory|                                             col_sums_6|         array|
|col_sums_6_ce0         |  out|    1|   ap_memory|                                             col_sums_6|         array|
|col_sums_6_q0          |   in|   24|   ap_memory|                                             col_sums_6|         array|
|col_sums_7_address0    |  out|    2|   ap_memory|                                             col_sums_7|         array|
|col_sums_7_ce0         |  out|    1|   ap_memory|                                             col_sums_7|         array|
|col_sums_7_q0          |   in|   24|   ap_memory|                                             col_sums_7|         array|
|col_sums_8_address0    |  out|    2|   ap_memory|                                             col_sums_8|         array|
|col_sums_8_ce0         |  out|    1|   ap_memory|                                             col_sums_8|         array|
|col_sums_8_q0          |   in|   24|   ap_memory|                                             col_sums_8|         array|
|col_sums_9_address0    |  out|    2|   ap_memory|                                             col_sums_9|         array|
|col_sums_9_ce0         |  out|    1|   ap_memory|                                             col_sums_9|         array|
|col_sums_9_q0          |   in|   24|   ap_memory|                                             col_sums_9|         array|
|col_sums_10_address0   |  out|    2|   ap_memory|                                            col_sums_10|         array|
|col_sums_10_ce0        |  out|    1|   ap_memory|                                            col_sums_10|         array|
|col_sums_10_q0         |   in|   24|   ap_memory|                                            col_sums_10|         array|
|col_sums_11_address0   |  out|    2|   ap_memory|                                            col_sums_11|         array|
|col_sums_11_ce0        |  out|    1|   ap_memory|                                            col_sums_11|         array|
|col_sums_11_q0         |   in|   24|   ap_memory|                                            col_sums_11|         array|
|col_sums_12_address0   |  out|    2|   ap_memory|                                            col_sums_12|         array|
|col_sums_12_ce0        |  out|    1|   ap_memory|                                            col_sums_12|         array|
|col_sums_12_q0         |   in|   24|   ap_memory|                                            col_sums_12|         array|
|col_sums_13_address0   |  out|    2|   ap_memory|                                            col_sums_13|         array|
|col_sums_13_ce0        |  out|    1|   ap_memory|                                            col_sums_13|         array|
|col_sums_13_q0         |   in|   24|   ap_memory|                                            col_sums_13|         array|
|col_sums_14_address0   |  out|    2|   ap_memory|                                            col_sums_14|         array|
|col_sums_14_ce0        |  out|    1|   ap_memory|                                            col_sums_14|         array|
|col_sums_14_q0         |   in|   24|   ap_memory|                                            col_sums_14|         array|
|col_sums_15_address0   |  out|    2|   ap_memory|                                            col_sums_15|         array|
|col_sums_15_ce0        |  out|    1|   ap_memory|                                            col_sums_15|         array|
|col_sums_15_q0         |   in|   24|   ap_memory|                                            col_sums_15|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:133]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:132]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln132_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln132"   --->   Operation 10 'read' 'sext_ln132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln132_cast = sext i62 %sext_ln132_read"   --->   Operation 11 'sext' 'sext_ln132_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten6"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln132 = store i9 0, i9 %i" [top.cpp:132]   --->   Operation 14 'store' 'store_ln132' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln133 = store i7 0, i7 %j" [top.cpp:133]   --->   Operation 15 'store' 'store_ln133' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %land.end49.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i15 %indvar_flatten6" [top.cpp:132]   --->   Operation 17 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln132 = icmp_eq  i15 %indvar_flatten6_load, i15 16384" [top.cpp:132]   --->   Operation 19 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%add_ln132_1 = add i15 %indvar_flatten6_load, i15 1" [top.cpp:132]   --->   Operation 20 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc93, void %for.end95.exitStub" [top.cpp:132]   --->   Operation 21 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:133]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:132]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.92ns)   --->   "%add_ln132 = add i9 %i_load, i9 1" [top.cpp:132]   --->   Operation 24 'add' 'add_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.89ns)   --->   "%icmp_ln133 = icmp_eq  i7 %j_load, i7 64" [top.cpp:133]   --->   Operation 25 'icmp' 'icmp_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%select_ln132 = select i1 %icmp_ln133, i7 0, i7 %j_load" [top.cpp:132]   --->   Operation 26 'select' 'select_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln132_1 = select i1 %icmp_ln133, i9 %add_ln132, i9 %i_load" [top.cpp:132]   --->   Operation 27 'select' 'select_ln132_1' <Predicate = (!icmp_ln132)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i9 %select_ln132_1" [top.cpp:133]   --->   Operation 28 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i7 %select_ln132" [top.cpp:133]   --->   Operation 29 'trunc' 'trunc_ln133_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln132, i32 4, i32 5" [top.cpp:133]   --->   Operation 30 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i2 %lshr_ln2" [top.cpp:133]   --->   Operation 31 'zext' 'zext_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln133, i2 %lshr_ln2" [top.cpp:136]   --->   Operation 32 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i10 %tmp_7" [top.cpp:136]   --->   Operation 33 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_local_addr = getelementptr i24 %tmp_local, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 34 'getelementptr' 'tmp_local_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_local_1_addr = getelementptr i24 %tmp_local_1, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 35 'getelementptr' 'tmp_local_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_local_2_addr = getelementptr i24 %tmp_local_2, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 36 'getelementptr' 'tmp_local_2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_local_3_addr = getelementptr i24 %tmp_local_3, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 37 'getelementptr' 'tmp_local_3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_local_4_addr = getelementptr i24 %tmp_local_4, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 38 'getelementptr' 'tmp_local_4_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_local_5_addr = getelementptr i24 %tmp_local_5, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 39 'getelementptr' 'tmp_local_5_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_local_6_addr = getelementptr i24 %tmp_local_6, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 40 'getelementptr' 'tmp_local_6_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_local_7_addr = getelementptr i24 %tmp_local_7, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 41 'getelementptr' 'tmp_local_7_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_local_8_addr = getelementptr i24 %tmp_local_8, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 42 'getelementptr' 'tmp_local_8_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_local_9_addr = getelementptr i24 %tmp_local_9, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 43 'getelementptr' 'tmp_local_9_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_local_10_addr = getelementptr i24 %tmp_local_10, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 44 'getelementptr' 'tmp_local_10_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_local_11_addr = getelementptr i24 %tmp_local_11, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 45 'getelementptr' 'tmp_local_11_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_local_12_addr = getelementptr i24 %tmp_local_12, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 46 'getelementptr' 'tmp_local_12_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_local_13_addr = getelementptr i24 %tmp_local_13, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 47 'getelementptr' 'tmp_local_13_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_local_14_addr = getelementptr i24 %tmp_local_14, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 48 'getelementptr' 'tmp_local_14_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_local_15_addr = getelementptr i24 %tmp_local_15, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 49 'getelementptr' 'tmp_local_15_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 50 'getelementptr' 'col_sums_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 51 'getelementptr' 'col_sums_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 52 'getelementptr' 'col_sums_2_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 53 'getelementptr' 'col_sums_3_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 54 'getelementptr' 'col_sums_4_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 55 'getelementptr' 'col_sums_5_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 56 'getelementptr' 'col_sums_6_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 57 'getelementptr' 'col_sums_7_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 58 'getelementptr' 'col_sums_8_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 59 'getelementptr' 'col_sums_9_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 60 'getelementptr' 'col_sums_10_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 61 'getelementptr' 'col_sums_11_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 62 'getelementptr' 'col_sums_12_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 63 'getelementptr' 'col_sums_13_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 64 'getelementptr' 'col_sums_14_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln133" [top.cpp:135]   --->   Operation 65 'getelementptr' 'col_sums_15_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:135]   --->   Operation 66 'load' 'col_sums_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 67 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:135]   --->   Operation 67 'load' 'col_sums_1_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 68 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:135]   --->   Operation 68 'load' 'col_sums_2_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 69 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:135]   --->   Operation 69 'load' 'col_sums_3_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 70 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:135]   --->   Operation 70 'load' 'col_sums_4_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:135]   --->   Operation 71 'load' 'col_sums_5_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 72 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:135]   --->   Operation 72 'load' 'col_sums_6_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 73 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:135]   --->   Operation 73 'load' 'col_sums_7_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 74 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:135]   --->   Operation 74 'load' 'col_sums_8_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 75 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:135]   --->   Operation 75 'load' 'col_sums_9_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 76 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:135]   --->   Operation 76 'load' 'col_sums_10_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 77 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:135]   --->   Operation 77 'load' 'col_sums_11_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 78 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:135]   --->   Operation 78 'load' 'col_sums_12_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 79 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:135]   --->   Operation 79 'load' 'col_sums_13_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 80 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:135]   --->   Operation 80 'load' 'col_sums_14_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 81 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:135]   --->   Operation 81 'load' 'col_sums_15_load' <Predicate = (!icmp_ln132)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:136]   --->   Operation 82 'load' 'tmp_local_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:136]   --->   Operation 83 'load' 'tmp_local_1_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:136]   --->   Operation 84 'load' 'tmp_local_2_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:136]   --->   Operation 85 'load' 'tmp_local_3_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:136]   --->   Operation 86 'load' 'tmp_local_4_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:136]   --->   Operation 87 'load' 'tmp_local_5_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:136]   --->   Operation 88 'load' 'tmp_local_6_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:136]   --->   Operation 89 'load' 'tmp_local_7_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:136]   --->   Operation 90 'load' 'tmp_local_8_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:136]   --->   Operation 91 'load' 'tmp_local_9_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:136]   --->   Operation 92 'load' 'tmp_local_10_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:136]   --->   Operation 93 'load' 'tmp_local_11_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 94 [2/2] (1.35ns)   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:136]   --->   Operation 94 'load' 'tmp_local_12_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 95 [2/2] (1.35ns)   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:136]   --->   Operation 95 'load' 'tmp_local_13_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 96 [2/2] (1.35ns)   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:136]   --->   Operation 96 'load' 'tmp_local_14_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:136]   --->   Operation 97 'load' 'tmp_local_15_load' <Predicate = (!icmp_ln132)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 98 [1/1] (0.89ns)   --->   "%add_ln133 = add i7 %select_ln132, i7 1" [top.cpp:133]   --->   Operation 98 'add' 'add_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln132 = store i15 %add_ln132_1, i15 %indvar_flatten6" [top.cpp:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.48>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln132 = store i9 %select_ln132_1, i9 %i" [top.cpp:132]   --->   Operation 100 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln133 = store i7 %add_ln133, i7 %j" [top.cpp:133]   --->   Operation 101 'store' 'store_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 102 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:135]   --->   Operation 102 'load' 'col_sums_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 103 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:135]   --->   Operation 103 'load' 'col_sums_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 104 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:135]   --->   Operation 104 'load' 'col_sums_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:135]   --->   Operation 105 'load' 'col_sums_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:135]   --->   Operation 106 'load' 'col_sums_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 107 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:135]   --->   Operation 107 'load' 'col_sums_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:135]   --->   Operation 108 'load' 'col_sums_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:135]   --->   Operation 109 'load' 'col_sums_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:135]   --->   Operation 110 'load' 'col_sums_8_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:135]   --->   Operation 111 'load' 'col_sums_9_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:135]   --->   Operation 112 'load' 'col_sums_10_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:135]   --->   Operation 113 'load' 'col_sums_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:135]   --->   Operation 114 'load' 'col_sums_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:135]   --->   Operation 115 'load' 'col_sums_13_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:135]   --->   Operation 116 'load' 'col_sums_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:135]   --->   Operation 117 'load' 'col_sums_15_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 118 [1/1] (0.57ns)   --->   "%tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %col_sums_load, i4 1, i24 %col_sums_1_load, i4 2, i24 %col_sums_2_load, i4 3, i24 %col_sums_3_load, i4 4, i24 %col_sums_4_load, i4 5, i24 %col_sums_5_load, i4 6, i24 %col_sums_6_load, i4 7, i24 %col_sums_7_load, i4 8, i24 %col_sums_8_load, i4 9, i24 %col_sums_9_load, i4 10, i24 %col_sums_10_load, i4 11, i24 %col_sums_11_load, i4 12, i24 %col_sums_12_load, i4 13, i24 %col_sums_13_load, i4 14, i24 %col_sums_14_load, i4 15, i24 %col_sums_15_load, i24 0, i4 %trunc_ln133_1" [top.cpp:135]   --->   Operation 118 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_5, i14 0" [top.cpp:135]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_5, i32 23" [top.cpp:135]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.22ns)   --->   "%sub_ln135 = sub i38 0, i38 %shl_ln" [top.cpp:135]   --->   Operation 121 'sub' 'sub_ln135' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln135, i32 22, i32 37" [top.cpp:135]   --->   Operation 122 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i16 %tmp_8" [top.cpp:135]   --->   Operation 123 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.01ns)   --->   "%sub_ln135_1 = sub i17 0, i17 %zext_ln135" [top.cpp:135]   --->   Operation 124 'sub' 'sub_ln135_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %tmp_5, i32 8, i32 23" [top.cpp:135]   --->   Operation 125 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i16 %tmp_s" [top.cpp:135]   --->   Operation 126 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp, i17 %sub_ln135_1, i17 %zext_ln135_1" [top.cpp:135]   --->   Operation 127 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_load = load i10 %tmp_local_addr" [top.cpp:136]   --->   Operation 128 'load' 'tmp_local_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 129 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_1_load = load i10 %tmp_local_1_addr" [top.cpp:136]   --->   Operation 129 'load' 'tmp_local_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 130 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_2_load = load i10 %tmp_local_2_addr" [top.cpp:136]   --->   Operation 130 'load' 'tmp_local_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 131 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_3_load = load i10 %tmp_local_3_addr" [top.cpp:136]   --->   Operation 131 'load' 'tmp_local_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 132 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_4_load = load i10 %tmp_local_4_addr" [top.cpp:136]   --->   Operation 132 'load' 'tmp_local_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 133 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_5_load = load i10 %tmp_local_5_addr" [top.cpp:136]   --->   Operation 133 'load' 'tmp_local_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 134 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_6_load = load i10 %tmp_local_6_addr" [top.cpp:136]   --->   Operation 134 'load' 'tmp_local_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 135 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_7_load = load i10 %tmp_local_7_addr" [top.cpp:136]   --->   Operation 135 'load' 'tmp_local_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 136 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_8_load = load i10 %tmp_local_8_addr" [top.cpp:136]   --->   Operation 136 'load' 'tmp_local_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 137 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_9_load = load i10 %tmp_local_9_addr" [top.cpp:136]   --->   Operation 137 'load' 'tmp_local_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_10_load = load i10 %tmp_local_10_addr" [top.cpp:136]   --->   Operation 138 'load' 'tmp_local_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 139 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_11_load = load i10 %tmp_local_11_addr" [top.cpp:136]   --->   Operation 139 'load' 'tmp_local_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 140 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_12_load = load i10 %tmp_local_12_addr" [top.cpp:136]   --->   Operation 140 'load' 'tmp_local_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 141 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_13_load = load i10 %tmp_local_13_addr" [top.cpp:136]   --->   Operation 141 'load' 'tmp_local_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_14_load = load i10 %tmp_local_14_addr" [top.cpp:136]   --->   Operation 142 'load' 'tmp_local_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 143 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_local_15_load = load i10 %tmp_local_15_addr" [top.cpp:136]   --->   Operation 143 'load' 'tmp_local_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 144 [1/1] (0.57ns)   --->   "%tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %tmp_local_load, i4 1, i24 %tmp_local_1_load, i4 2, i24 %tmp_local_2_load, i4 3, i24 %tmp_local_3_load, i4 4, i24 %tmp_local_4_load, i4 5, i24 %tmp_local_5_load, i4 6, i24 %tmp_local_6_load, i4 7, i24 %tmp_local_7_load, i4 8, i24 %tmp_local_8_load, i4 9, i24 %tmp_local_9_load, i4 10, i24 %tmp_local_10_load, i4 11, i24 %tmp_local_11_load, i4 12, i24 %tmp_local_12_load, i4 13, i24 %tmp_local_13_load, i4 14, i24 %tmp_local_14_load, i4 15, i24 %tmp_local_15_load, i24 0, i4 %trunc_ln133_1" [top.cpp:136]   --->   Operation 144 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i24 %tmp_9" [top.cpp:136]   --->   Operation 145 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i17 %scale" [top.cpp:136]   --->   Operation 146 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (3.38ns)   --->   "%mul_ln136 = mul i41 %sext_ln136, i41 %sext_ln136_1" [top.cpp:136]   --->   Operation 147 'mul' 'mul_ln136' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i41 %mul_ln136" [top.cpp:136]   --->   Operation 148 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 47" [top.cpp:136]   --->   Operation 149 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln136, i32 14, i32 37" [top.cpp:136]   --->   Operation 150 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 13" [top.cpp:136]   --->   Operation 151 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 37" [top.cpp:136]   --->   Operation 152 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %tmp_2" [top.cpp:136]   --->   Operation 153 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.10ns)   --->   "%add_ln136 = add i24 %trunc_ln5, i24 %zext_ln136" [top.cpp:136]   --->   Operation 154 'add' 'add_ln136' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln136, i32 23" [top.cpp:136]   --->   Operation 155 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %tmp_4, i1 1" [top.cpp:136]   --->   Operation 156 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %tmp_3, i1 %xor_ln136" [top.cpp:136]   --->   Operation 157 'and' 'and_ln136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_2, i32 38" [top.cpp:136]   --->   Operation 158 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln136, i32 39, i32 40" [top.cpp:136]   --->   Operation 159 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.62ns)   --->   "%icmp_ln136 = icmp_eq  i2 %tmp_10, i2 3" [top.cpp:136]   --->   Operation 160 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln136, i32 38, i32 40" [top.cpp:136]   --->   Operation 161 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.74ns)   --->   "%icmp_ln136_1 = icmp_eq  i3 %tmp_11, i3 7" [top.cpp:136]   --->   Operation 162 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.74ns)   --->   "%icmp_ln136_2 = icmp_eq  i3 %tmp_11, i3 0" [top.cpp:136]   --->   Operation 163 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%select_ln136 = select i1 %and_ln136, i1 %icmp_ln136_1, i1 %icmp_ln136_2" [top.cpp:136]   --->   Operation 164 'select' 'select_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%xor_ln136_1 = xor i1 %tmp_6, i1 1" [top.cpp:136]   --->   Operation 165 'xor' 'xor_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_1 = and i1 %icmp_ln136, i1 %xor_ln136_1" [top.cpp:136]   --->   Operation 166 'and' 'and_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%select_ln136_1 = select i1 %and_ln136, i1 %and_ln136_1, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 167 'select' 'select_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_2 = and i1 %and_ln136, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 168 'and' 'and_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_2 = xor i1 %select_ln136, i1 1" [top.cpp:136]   --->   Operation 169 'xor' 'xor_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%or_ln136 = or i1 %tmp_4, i1 %xor_ln136_2" [top.cpp:136]   --->   Operation 170 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_3 = xor i1 %tmp_1, i1 1" [top.cpp:136]   --->   Operation 171 'xor' 'xor_ln136_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_3 = and i1 %or_ln136, i1 %xor_ln136_3" [top.cpp:136]   --->   Operation 172 'and' 'and_ln136_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %tmp_4, i1 %select_ln136_1" [top.cpp:136]   --->   Operation 173 'and' 'and_ln136_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%or_ln136_2 = or i1 %and_ln136_2, i1 %and_ln136_4" [top.cpp:136]   --->   Operation 174 'or' 'or_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%xor_ln136_4 = xor i1 %or_ln136_2, i1 1" [top.cpp:136]   --->   Operation 175 'xor' 'xor_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_5 = and i1 %tmp_1, i1 %xor_ln136_4" [top.cpp:136]   --->   Operation 176 'and' 'and_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_3)   --->   "%select_ln136_2 = select i1 %and_ln136_3, i24 8388607, i24 8388608" [top.cpp:136]   --->   Operation 177 'select' 'select_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln136_1 = or i1 %and_ln136_3, i1 %and_ln136_5" [top.cpp:136]   --->   Operation 178 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %or_ln136_1, i24 %select_ln136_2, i24 %add_ln136" [top.cpp:136]   --->   Operation 179 'select' 'select_ln136_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln132_cast" [top.cpp:132]   --->   Operation 180 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_132_7_VITIS_LOOP_133_8_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:134]   --->   Operation 183 'specpipeline' 'specpipeline_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i24 %select_ln136_3" [top.cpp:136]   --->   Operation 184 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (7.30ns)   --->   "%write_ln136 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln136_1, i4 15" [top.cpp:136]   --->   Operation 185 'write' 'write_ln136' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln133 = br void %land.end49.i.i.i" [top.cpp:133]   --->   Operation 186 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_local_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_sums_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000]
i                     (alloca           ) [ 01000]
indvar_flatten6       (alloca           ) [ 01000]
sext_ln132_read       (read             ) [ 00000]
sext_ln132_cast       (sext             ) [ 01111]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln132           (store            ) [ 00000]
store_ln133           (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten6_load  (load             ) [ 00000]
specbitsmap_ln0       (specbitsmap      ) [ 00000]
icmp_ln132            (icmp             ) [ 01110]
add_ln132_1           (add              ) [ 00000]
br_ln132              (br               ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
add_ln132             (add              ) [ 00000]
icmp_ln133            (icmp             ) [ 00000]
select_ln132          (select           ) [ 00000]
select_ln132_1        (select           ) [ 00000]
trunc_ln133           (trunc            ) [ 00000]
trunc_ln133_1         (trunc            ) [ 01100]
lshr_ln2              (partselect       ) [ 00000]
zext_ln133            (zext             ) [ 00000]
tmp_7                 (bitconcatenate   ) [ 00000]
zext_ln136_2          (zext             ) [ 00000]
tmp_local_addr        (getelementptr    ) [ 01100]
tmp_local_1_addr      (getelementptr    ) [ 01100]
tmp_local_2_addr      (getelementptr    ) [ 01100]
tmp_local_3_addr      (getelementptr    ) [ 01100]
tmp_local_4_addr      (getelementptr    ) [ 01100]
tmp_local_5_addr      (getelementptr    ) [ 01100]
tmp_local_6_addr      (getelementptr    ) [ 01100]
tmp_local_7_addr      (getelementptr    ) [ 01100]
tmp_local_8_addr      (getelementptr    ) [ 01100]
tmp_local_9_addr      (getelementptr    ) [ 01100]
tmp_local_10_addr     (getelementptr    ) [ 01100]
tmp_local_11_addr     (getelementptr    ) [ 01100]
tmp_local_12_addr     (getelementptr    ) [ 01100]
tmp_local_13_addr     (getelementptr    ) [ 01100]
tmp_local_14_addr     (getelementptr    ) [ 01100]
tmp_local_15_addr     (getelementptr    ) [ 01100]
col_sums_addr         (getelementptr    ) [ 01100]
col_sums_1_addr       (getelementptr    ) [ 01100]
col_sums_2_addr       (getelementptr    ) [ 01100]
col_sums_3_addr       (getelementptr    ) [ 01100]
col_sums_4_addr       (getelementptr    ) [ 01100]
col_sums_5_addr       (getelementptr    ) [ 01100]
col_sums_6_addr       (getelementptr    ) [ 01100]
col_sums_7_addr       (getelementptr    ) [ 01100]
col_sums_8_addr       (getelementptr    ) [ 01100]
col_sums_9_addr       (getelementptr    ) [ 01100]
col_sums_10_addr      (getelementptr    ) [ 01100]
col_sums_11_addr      (getelementptr    ) [ 01100]
col_sums_12_addr      (getelementptr    ) [ 01100]
col_sums_13_addr      (getelementptr    ) [ 01100]
col_sums_14_addr      (getelementptr    ) [ 01100]
col_sums_15_addr      (getelementptr    ) [ 01100]
add_ln133             (add              ) [ 00000]
store_ln132           (store            ) [ 00000]
store_ln132           (store            ) [ 00000]
store_ln133           (store            ) [ 00000]
col_sums_load         (load             ) [ 00000]
col_sums_1_load       (load             ) [ 00000]
col_sums_2_load       (load             ) [ 00000]
col_sums_3_load       (load             ) [ 00000]
col_sums_4_load       (load             ) [ 00000]
col_sums_5_load       (load             ) [ 00000]
col_sums_6_load       (load             ) [ 00000]
col_sums_7_load       (load             ) [ 00000]
col_sums_8_load       (load             ) [ 00000]
col_sums_9_load       (load             ) [ 00000]
col_sums_10_load      (load             ) [ 00000]
col_sums_11_load      (load             ) [ 00000]
col_sums_12_load      (load             ) [ 00000]
col_sums_13_load      (load             ) [ 00000]
col_sums_14_load      (load             ) [ 00000]
col_sums_15_load      (load             ) [ 00000]
tmp_5                 (sparsemux        ) [ 00000]
shl_ln                (bitconcatenate   ) [ 00000]
tmp                   (bitselect        ) [ 00000]
sub_ln135             (sub              ) [ 00000]
tmp_8                 (partselect       ) [ 00000]
zext_ln135            (zext             ) [ 00000]
sub_ln135_1           (sub              ) [ 00000]
tmp_s                 (partselect       ) [ 00000]
zext_ln135_1          (zext             ) [ 00000]
scale                 (select           ) [ 01010]
tmp_local_load        (load             ) [ 00000]
tmp_local_1_load      (load             ) [ 00000]
tmp_local_2_load      (load             ) [ 00000]
tmp_local_3_load      (load             ) [ 00000]
tmp_local_4_load      (load             ) [ 00000]
tmp_local_5_load      (load             ) [ 00000]
tmp_local_6_load      (load             ) [ 00000]
tmp_local_7_load      (load             ) [ 00000]
tmp_local_8_load      (load             ) [ 00000]
tmp_local_9_load      (load             ) [ 00000]
tmp_local_10_load     (load             ) [ 00000]
tmp_local_11_load     (load             ) [ 00000]
tmp_local_12_load     (load             ) [ 00000]
tmp_local_13_load     (load             ) [ 00000]
tmp_local_14_load     (load             ) [ 00000]
tmp_local_15_load     (load             ) [ 00000]
tmp_9                 (sparsemux        ) [ 01010]
sext_ln136            (sext             ) [ 00000]
sext_ln136_1          (sext             ) [ 00000]
mul_ln136             (mul              ) [ 00000]
sext_ln136_2          (sext             ) [ 00000]
tmp_1                 (bitselect        ) [ 00000]
trunc_ln5             (partselect       ) [ 00000]
tmp_2                 (bitselect        ) [ 00000]
tmp_3                 (bitselect        ) [ 00000]
zext_ln136            (zext             ) [ 00000]
add_ln136             (add              ) [ 00000]
tmp_4                 (bitselect        ) [ 00000]
xor_ln136             (xor              ) [ 00000]
and_ln136             (and              ) [ 00000]
tmp_6                 (bitselect        ) [ 00000]
tmp_10                (partselect       ) [ 00000]
icmp_ln136            (icmp             ) [ 00000]
tmp_11                (partselect       ) [ 00000]
icmp_ln136_1          (icmp             ) [ 00000]
icmp_ln136_2          (icmp             ) [ 00000]
select_ln136          (select           ) [ 00000]
xor_ln136_1           (xor              ) [ 00000]
and_ln136_1           (and              ) [ 00000]
select_ln136_1        (select           ) [ 00000]
and_ln136_2           (and              ) [ 00000]
xor_ln136_2           (xor              ) [ 00000]
or_ln136              (or               ) [ 00000]
xor_ln136_3           (xor              ) [ 00000]
and_ln136_3           (and              ) [ 00000]
and_ln136_4           (and              ) [ 00000]
or_ln136_2            (or               ) [ 00000]
xor_ln136_4           (xor              ) [ 00000]
and_ln136_5           (and              ) [ 00000]
select_ln136_2        (select           ) [ 00000]
or_ln136_1            (or               ) [ 00000]
select_ln136_3        (select           ) [ 01001]
C_addr                (getelementptr    ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln134    (specpipeline     ) [ 00000]
zext_ln136_1          (zext             ) [ 00000]
write_ln136           (write            ) [ 00000]
br_ln133              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln132">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_local">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_local_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_local_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_local_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_local_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_local_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_local_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_local_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_local_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_local_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_local_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_local_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_local_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_local_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_local_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tmp_local_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_local_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="col_sums">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="col_sums_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="col_sums_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="col_sums_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="col_sums_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="col_sums_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="col_sums_6">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="col_sums_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="col_sums_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="col_sums_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="col_sums_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="col_sums_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="col_sums_12">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="col_sums_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="col_sums_14">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="col_sums_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sums_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i24.i24.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_132_7_VITIS_LOOP_133_8_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1004" name="j_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten6_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln132_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="62" slack="0"/>
<pin id="232" dir="0" index="1" bw="62" slack="0"/>
<pin id="233" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln132_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_local_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_addr/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_local_1_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="24" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_1_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_local_2_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_2_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_local_3_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_3_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_local_4_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_4_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_local_5_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_5_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_local_6_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="24" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_6_addr/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_local_7_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="10" slack="0"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_7_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_local_8_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="24" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_8_addr/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_local_9_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_9_addr/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_local_10_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_10_addr/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_local_11_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_11_addr/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_local_12_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="0"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_12_addr/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_local_13_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_13_addr/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_local_14_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="0"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_14_addr/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_local_15_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="10" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_local_15_addr/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="col_sums_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_addr/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="col_sums_1_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="2" slack="0"/>
<pin id="359" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_1_addr/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="col_sums_2_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="24" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="2" slack="0"/>
<pin id="366" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_2_addr/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="col_sums_3_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="2" slack="0"/>
<pin id="373" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_3_addr/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="col_sums_4_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="2" slack="0"/>
<pin id="380" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_4_addr/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="col_sums_5_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_5_addr/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="col_sums_6_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="2" slack="0"/>
<pin id="394" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_6_addr/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="col_sums_7_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="2" slack="0"/>
<pin id="401" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_7_addr/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="col_sums_8_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="24" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_8_addr/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="col_sums_9_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="0"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_9_addr/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="col_sums_10_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="2" slack="0"/>
<pin id="422" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_10_addr/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="col_sums_11_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="2" slack="0"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_11_addr/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="col_sums_12_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_12_addr/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="col_sums_13_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="2" slack="0"/>
<pin id="443" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_13_addr/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="col_sums_14_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_14_addr/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="col_sums_15_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="2" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_sums_15_addr/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_1_load/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_2_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_3_load/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="487" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_4_load/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_5_load/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_access_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_6_load/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_7_load/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_access_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_8_load/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_9_load/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_10_load/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_access_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_11_load/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_12_load/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_13_load/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_14_load/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_sums_15_load/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_load/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_1_load/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="10" slack="0"/>
<pin id="570" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_2_load/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="10" slack="0"/>
<pin id="576" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_3_load/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_4_load/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_access_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_5_load/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_6_load/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_7_load/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_access_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_8_load/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_9_load/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_access_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_10_load/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_11_load/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_access_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_12_load/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_access_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_13_load/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_access_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_14_load/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_access_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="649" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_local_15_load/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="write_ln136_write_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="0" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="24" slack="0"/>
<pin id="656" dir="0" index="3" bw="1" slack="0"/>
<pin id="657" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln136/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln132_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="62" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln132_cast/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln0_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="15" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln132_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="9" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln133_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="7" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="indvar_flatten6_load_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="15" slack="0"/>
<pin id="681" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln132_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="15" slack="0"/>
<pin id="684" dir="0" index="1" bw="15" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln132_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="15" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_1/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="j_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="i_load_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="0"/>
<pin id="699" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln132_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln133_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="7" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln132_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="0" index="2" bw="7" slack="0"/>
<pin id="716" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln132_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="0" index="2" bw="9" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln132_1/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln133_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln133_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133_1/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="lshr_ln2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="0"/>
<pin id="738" dir="0" index="1" bw="7" slack="0"/>
<pin id="739" dir="0" index="2" bw="4" slack="0"/>
<pin id="740" dir="0" index="3" bw="4" slack="0"/>
<pin id="741" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln133_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_7_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="0" index="1" bw="8" slack="0"/>
<pin id="769" dir="0" index="2" bw="2" slack="0"/>
<pin id="770" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln136_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_2/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln133_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln132_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="15" slack="0"/>
<pin id="802" dir="0" index="1" bw="15" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln132_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="9" slack="0"/>
<pin id="807" dir="0" index="1" bw="9" slack="0"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln133_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_5_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="24" slack="0"/>
<pin id="817" dir="0" index="1" bw="4" slack="0"/>
<pin id="818" dir="0" index="2" bw="24" slack="0"/>
<pin id="819" dir="0" index="3" bw="4" slack="0"/>
<pin id="820" dir="0" index="4" bw="24" slack="0"/>
<pin id="821" dir="0" index="5" bw="4" slack="0"/>
<pin id="822" dir="0" index="6" bw="24" slack="0"/>
<pin id="823" dir="0" index="7" bw="4" slack="0"/>
<pin id="824" dir="0" index="8" bw="24" slack="0"/>
<pin id="825" dir="0" index="9" bw="4" slack="0"/>
<pin id="826" dir="0" index="10" bw="24" slack="0"/>
<pin id="827" dir="0" index="11" bw="4" slack="0"/>
<pin id="828" dir="0" index="12" bw="24" slack="0"/>
<pin id="829" dir="0" index="13" bw="4" slack="0"/>
<pin id="830" dir="0" index="14" bw="24" slack="0"/>
<pin id="831" dir="0" index="15" bw="4" slack="0"/>
<pin id="832" dir="0" index="16" bw="24" slack="0"/>
<pin id="833" dir="0" index="17" bw="4" slack="0"/>
<pin id="834" dir="0" index="18" bw="24" slack="0"/>
<pin id="835" dir="0" index="19" bw="4" slack="0"/>
<pin id="836" dir="0" index="20" bw="24" slack="0"/>
<pin id="837" dir="0" index="21" bw="4" slack="0"/>
<pin id="838" dir="0" index="22" bw="24" slack="0"/>
<pin id="839" dir="0" index="23" bw="4" slack="0"/>
<pin id="840" dir="0" index="24" bw="24" slack="0"/>
<pin id="841" dir="0" index="25" bw="4" slack="0"/>
<pin id="842" dir="0" index="26" bw="24" slack="0"/>
<pin id="843" dir="0" index="27" bw="4" slack="0"/>
<pin id="844" dir="0" index="28" bw="24" slack="0"/>
<pin id="845" dir="0" index="29" bw="4" slack="0"/>
<pin id="846" dir="0" index="30" bw="24" slack="0"/>
<pin id="847" dir="0" index="31" bw="4" slack="0"/>
<pin id="848" dir="0" index="32" bw="24" slack="0"/>
<pin id="849" dir="0" index="33" bw="24" slack="0"/>
<pin id="850" dir="0" index="34" bw="4" slack="1"/>
<pin id="851" dir="1" index="35" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="shl_ln_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="38" slack="0"/>
<pin id="888" dir="0" index="1" bw="24" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="24" slack="0"/>
<pin id="897" dir="0" index="2" bw="6" slack="0"/>
<pin id="898" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sub_ln135_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="38" slack="0"/>
<pin id="905" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_8_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="38" slack="0"/>
<pin id="911" dir="0" index="2" bw="6" slack="0"/>
<pin id="912" dir="0" index="3" bw="7" slack="0"/>
<pin id="913" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln135_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="16" slack="0"/>
<pin id="920" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sub_ln135_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="16" slack="0"/>
<pin id="925" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135_1/2 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_s_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="0"/>
<pin id="930" dir="0" index="1" bw="24" slack="0"/>
<pin id="931" dir="0" index="2" bw="5" slack="0"/>
<pin id="932" dir="0" index="3" bw="6" slack="0"/>
<pin id="933" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln135_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="scale_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="17" slack="0"/>
<pin id="945" dir="0" index="2" bw="17" slack="0"/>
<pin id="946" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/2 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_9_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="24" slack="0"/>
<pin id="952" dir="0" index="1" bw="4" slack="0"/>
<pin id="953" dir="0" index="2" bw="24" slack="0"/>
<pin id="954" dir="0" index="3" bw="4" slack="0"/>
<pin id="955" dir="0" index="4" bw="24" slack="0"/>
<pin id="956" dir="0" index="5" bw="4" slack="0"/>
<pin id="957" dir="0" index="6" bw="24" slack="0"/>
<pin id="958" dir="0" index="7" bw="4" slack="0"/>
<pin id="959" dir="0" index="8" bw="24" slack="0"/>
<pin id="960" dir="0" index="9" bw="4" slack="0"/>
<pin id="961" dir="0" index="10" bw="24" slack="0"/>
<pin id="962" dir="0" index="11" bw="4" slack="0"/>
<pin id="963" dir="0" index="12" bw="24" slack="0"/>
<pin id="964" dir="0" index="13" bw="4" slack="0"/>
<pin id="965" dir="0" index="14" bw="24" slack="0"/>
<pin id="966" dir="0" index="15" bw="4" slack="0"/>
<pin id="967" dir="0" index="16" bw="24" slack="0"/>
<pin id="968" dir="0" index="17" bw="4" slack="0"/>
<pin id="969" dir="0" index="18" bw="24" slack="0"/>
<pin id="970" dir="0" index="19" bw="4" slack="0"/>
<pin id="971" dir="0" index="20" bw="24" slack="0"/>
<pin id="972" dir="0" index="21" bw="4" slack="0"/>
<pin id="973" dir="0" index="22" bw="24" slack="0"/>
<pin id="974" dir="0" index="23" bw="4" slack="0"/>
<pin id="975" dir="0" index="24" bw="24" slack="0"/>
<pin id="976" dir="0" index="25" bw="4" slack="0"/>
<pin id="977" dir="0" index="26" bw="24" slack="0"/>
<pin id="978" dir="0" index="27" bw="4" slack="0"/>
<pin id="979" dir="0" index="28" bw="24" slack="0"/>
<pin id="980" dir="0" index="29" bw="4" slack="0"/>
<pin id="981" dir="0" index="30" bw="24" slack="0"/>
<pin id="982" dir="0" index="31" bw="4" slack="0"/>
<pin id="983" dir="0" index="32" bw="24" slack="0"/>
<pin id="984" dir="0" index="33" bw="24" slack="0"/>
<pin id="985" dir="0" index="34" bw="4" slack="1"/>
<pin id="986" dir="1" index="35" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln136_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="24" slack="1"/>
<pin id="1023" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/3 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln136_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="17" slack="1"/>
<pin id="1026" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136_1/3 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="mul_ln136_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="24" slack="0"/>
<pin id="1029" dir="0" index="1" bw="17" slack="0"/>
<pin id="1030" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln136/3 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sext_ln136_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="41" slack="0"/>
<pin id="1035" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136_2/3 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="41" slack="0"/>
<pin id="1040" dir="0" index="2" bw="7" slack="0"/>
<pin id="1041" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="trunc_ln5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="24" slack="0"/>
<pin id="1047" dir="0" index="1" bw="41" slack="0"/>
<pin id="1048" dir="0" index="2" bw="5" slack="0"/>
<pin id="1049" dir="0" index="3" bw="7" slack="0"/>
<pin id="1050" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/3 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="0"/>
<pin id="1057" dir="0" index="1" bw="41" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_3_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="41" slack="0"/>
<pin id="1066" dir="0" index="2" bw="7" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln136_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/3 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="add_ln136_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="24" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_4_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="24" slack="0"/>
<pin id="1084" dir="0" index="2" bw="6" slack="0"/>
<pin id="1085" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="xor_ln136_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136/3 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="and_ln136_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/3 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_6_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="41" slack="0"/>
<pin id="1104" dir="0" index="2" bw="7" slack="0"/>
<pin id="1105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_10_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="2" slack="0"/>
<pin id="1111" dir="0" index="1" bw="41" slack="0"/>
<pin id="1112" dir="0" index="2" bw="7" slack="0"/>
<pin id="1113" dir="0" index="3" bw="7" slack="0"/>
<pin id="1114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="icmp_ln136_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="2" slack="0"/>
<pin id="1121" dir="0" index="1" bw="2" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/3 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_11_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="0"/>
<pin id="1127" dir="0" index="1" bw="41" slack="0"/>
<pin id="1128" dir="0" index="2" bw="7" slack="0"/>
<pin id="1129" dir="0" index="3" bw="7" slack="0"/>
<pin id="1130" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="icmp_ln136_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="3" slack="0"/>
<pin id="1137" dir="0" index="1" bw="3" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/3 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="icmp_ln136_2_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="3" slack="0"/>
<pin id="1143" dir="0" index="1" bw="3" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_2/3 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln136_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/3 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="xor_ln136_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136_1/3 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="and_ln136_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_1/3 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="select_ln136_1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_1/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="and_ln136_2_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_2/3 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="xor_ln136_2_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136_2/3 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="or_ln136_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136/3 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="xor_ln136_3_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136_3/3 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="and_ln136_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_3/3 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="and_ln136_4_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_4/3 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="or_ln136_2_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_2/3 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="xor_ln136_4_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136_4/3 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="and_ln136_5_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136_5/3 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="select_ln136_2_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="24" slack="0"/>
<pin id="1232" dir="0" index="2" bw="24" slack="0"/>
<pin id="1233" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_2/3 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="or_ln136_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln136_1/3 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="select_ln136_3_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="24" slack="0"/>
<pin id="1246" dir="0" index="2" bw="24" slack="0"/>
<pin id="1247" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_3/3 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="C_addr_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="64" slack="0"/>
<pin id="1253" dir="0" index="1" bw="64" slack="3"/>
<pin id="1254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/4 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="zext_ln136_1_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="24" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/4 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="j_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="7" slack="0"/>
<pin id="1263" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1268" class="1005" name="i_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="9" slack="0"/>
<pin id="1270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1275" class="1005" name="indvar_flatten6_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="15" slack="0"/>
<pin id="1277" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="sext_ln132_cast_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="64" slack="3"/>
<pin id="1284" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln132_cast "/>
</bind>
</comp>

<comp id="1287" class="1005" name="icmp_ln132_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="2"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="trunc_ln133_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="4" slack="1"/>
<pin id="1293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_local_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="10" slack="1"/>
<pin id="1299" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_local_1_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="10" slack="1"/>
<pin id="1304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_1_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="tmp_local_2_addr_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="10" slack="1"/>
<pin id="1309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_2_addr "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_local_3_addr_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="10" slack="1"/>
<pin id="1314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_3_addr "/>
</bind>
</comp>

<comp id="1317" class="1005" name="tmp_local_4_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="10" slack="1"/>
<pin id="1319" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_4_addr "/>
</bind>
</comp>

<comp id="1322" class="1005" name="tmp_local_5_addr_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="10" slack="1"/>
<pin id="1324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_5_addr "/>
</bind>
</comp>

<comp id="1327" class="1005" name="tmp_local_6_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="1"/>
<pin id="1329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_6_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_local_7_addr_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="10" slack="1"/>
<pin id="1334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_7_addr "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_local_8_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="10" slack="1"/>
<pin id="1339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_8_addr "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_local_9_addr_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="10" slack="1"/>
<pin id="1344" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_9_addr "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_local_10_addr_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="10" slack="1"/>
<pin id="1349" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_10_addr "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_local_11_addr_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="10" slack="1"/>
<pin id="1354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_11_addr "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_local_12_addr_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="10" slack="1"/>
<pin id="1359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_12_addr "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_local_13_addr_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="10" slack="1"/>
<pin id="1364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_13_addr "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_local_14_addr_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="10" slack="1"/>
<pin id="1369" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_14_addr "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_local_15_addr_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="10" slack="1"/>
<pin id="1374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_local_15_addr "/>
</bind>
</comp>

<comp id="1377" class="1005" name="col_sums_addr_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="2" slack="1"/>
<pin id="1379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_addr "/>
</bind>
</comp>

<comp id="1382" class="1005" name="col_sums_1_addr_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="2" slack="1"/>
<pin id="1384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_1_addr "/>
</bind>
</comp>

<comp id="1387" class="1005" name="col_sums_2_addr_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="2" slack="1"/>
<pin id="1389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_2_addr "/>
</bind>
</comp>

<comp id="1392" class="1005" name="col_sums_3_addr_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="2" slack="1"/>
<pin id="1394" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_3_addr "/>
</bind>
</comp>

<comp id="1397" class="1005" name="col_sums_4_addr_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="2" slack="1"/>
<pin id="1399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_4_addr "/>
</bind>
</comp>

<comp id="1402" class="1005" name="col_sums_5_addr_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="2" slack="1"/>
<pin id="1404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_5_addr "/>
</bind>
</comp>

<comp id="1407" class="1005" name="col_sums_6_addr_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="2" slack="1"/>
<pin id="1409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_6_addr "/>
</bind>
</comp>

<comp id="1412" class="1005" name="col_sums_7_addr_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="2" slack="1"/>
<pin id="1414" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_7_addr "/>
</bind>
</comp>

<comp id="1417" class="1005" name="col_sums_8_addr_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="2" slack="1"/>
<pin id="1419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_8_addr "/>
</bind>
</comp>

<comp id="1422" class="1005" name="col_sums_9_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="1"/>
<pin id="1424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_9_addr "/>
</bind>
</comp>

<comp id="1427" class="1005" name="col_sums_10_addr_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="1"/>
<pin id="1429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_10_addr "/>
</bind>
</comp>

<comp id="1432" class="1005" name="col_sums_11_addr_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="1"/>
<pin id="1434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_11_addr "/>
</bind>
</comp>

<comp id="1437" class="1005" name="col_sums_12_addr_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="1"/>
<pin id="1439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_12_addr "/>
</bind>
</comp>

<comp id="1442" class="1005" name="col_sums_13_addr_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="2" slack="1"/>
<pin id="1444" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_13_addr "/>
</bind>
</comp>

<comp id="1447" class="1005" name="col_sums_14_addr_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="2" slack="1"/>
<pin id="1449" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_14_addr "/>
</bind>
</comp>

<comp id="1452" class="1005" name="col_sums_15_addr_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="2" slack="1"/>
<pin id="1454" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_sums_15_addr "/>
</bind>
</comp>

<comp id="1457" class="1005" name="scale_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="17" slack="1"/>
<pin id="1459" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="1462" class="1005" name="tmp_9_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="24" slack="1"/>
<pin id="1464" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="select_ln136_3_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="24" slack="1"/>
<pin id="1469" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln136_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="221"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="112" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="112" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="112" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="112" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="112" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="112" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="112" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="112" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="112" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="112" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="112" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="112" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="112" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="112" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="112" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="112" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="112" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="112" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="112" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="112" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="112" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="112" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="112" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="112" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="112" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="112" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="112" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="112" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="112" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="112" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="348" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="355" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="362" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="369" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="376" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="383" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="390" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="397" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="404" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="411" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="525"><net_src comp="418" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="425" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="432" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="439" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="446" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="555"><net_src comp="453" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="236" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="567"><net_src comp="243" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="250" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="579"><net_src comp="257" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="264" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="271" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="278" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="285" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="292" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="299" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="306" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="627"><net_src comp="313" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="633"><net_src comp="320" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="327" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="645"><net_src comp="334" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="651"><net_src comp="341" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="658"><net_src comp="216" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="148" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="663"><net_src comp="230" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="88" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="90" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="92" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="96" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="679" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="98" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="694" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="102" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="92" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="694" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="706" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="700" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="697" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="712" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="104" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="712" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="106" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="108" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="736" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="757"><net_src comp="746" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="758"><net_src comp="746" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="759"><net_src comp="746" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="760"><net_src comp="746" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="761"><net_src comp="746" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="762"><net_src comp="746" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="763"><net_src comp="746" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="764"><net_src comp="746" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="765"><net_src comp="746" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="771"><net_src comp="110" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="728" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="736" pin="4"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="784"><net_src comp="774" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="785"><net_src comp="774" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="786"><net_src comp="774" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="787"><net_src comp="774" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="788"><net_src comp="774" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="789"><net_src comp="774" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="790"><net_src comp="774" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="791"><net_src comp="774" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="792"><net_src comp="774" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="793"><net_src comp="774" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="798"><net_src comp="712" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="114" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="688" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="720" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="794" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="852"><net_src comp="116" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="853"><net_src comp="118" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="854"><net_src comp="460" pin="3"/><net_sink comp="815" pin=2"/></net>

<net id="855"><net_src comp="120" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="856"><net_src comp="466" pin="3"/><net_sink comp="815" pin=4"/></net>

<net id="857"><net_src comp="122" pin="0"/><net_sink comp="815" pin=5"/></net>

<net id="858"><net_src comp="472" pin="3"/><net_sink comp="815" pin=6"/></net>

<net id="859"><net_src comp="124" pin="0"/><net_sink comp="815" pin=7"/></net>

<net id="860"><net_src comp="478" pin="3"/><net_sink comp="815" pin=8"/></net>

<net id="861"><net_src comp="126" pin="0"/><net_sink comp="815" pin=9"/></net>

<net id="862"><net_src comp="484" pin="3"/><net_sink comp="815" pin=10"/></net>

<net id="863"><net_src comp="128" pin="0"/><net_sink comp="815" pin=11"/></net>

<net id="864"><net_src comp="490" pin="3"/><net_sink comp="815" pin=12"/></net>

<net id="865"><net_src comp="130" pin="0"/><net_sink comp="815" pin=13"/></net>

<net id="866"><net_src comp="496" pin="3"/><net_sink comp="815" pin=14"/></net>

<net id="867"><net_src comp="132" pin="0"/><net_sink comp="815" pin=15"/></net>

<net id="868"><net_src comp="502" pin="3"/><net_sink comp="815" pin=16"/></net>

<net id="869"><net_src comp="134" pin="0"/><net_sink comp="815" pin=17"/></net>

<net id="870"><net_src comp="508" pin="3"/><net_sink comp="815" pin=18"/></net>

<net id="871"><net_src comp="136" pin="0"/><net_sink comp="815" pin=19"/></net>

<net id="872"><net_src comp="514" pin="3"/><net_sink comp="815" pin=20"/></net>

<net id="873"><net_src comp="138" pin="0"/><net_sink comp="815" pin=21"/></net>

<net id="874"><net_src comp="520" pin="3"/><net_sink comp="815" pin=22"/></net>

<net id="875"><net_src comp="140" pin="0"/><net_sink comp="815" pin=23"/></net>

<net id="876"><net_src comp="526" pin="3"/><net_sink comp="815" pin=24"/></net>

<net id="877"><net_src comp="142" pin="0"/><net_sink comp="815" pin=25"/></net>

<net id="878"><net_src comp="532" pin="3"/><net_sink comp="815" pin=26"/></net>

<net id="879"><net_src comp="144" pin="0"/><net_sink comp="815" pin=27"/></net>

<net id="880"><net_src comp="538" pin="3"/><net_sink comp="815" pin=28"/></net>

<net id="881"><net_src comp="146" pin="0"/><net_sink comp="815" pin=29"/></net>

<net id="882"><net_src comp="544" pin="3"/><net_sink comp="815" pin=30"/></net>

<net id="883"><net_src comp="148" pin="0"/><net_sink comp="815" pin=31"/></net>

<net id="884"><net_src comp="550" pin="3"/><net_sink comp="815" pin=32"/></net>

<net id="885"><net_src comp="150" pin="0"/><net_sink comp="815" pin=33"/></net>

<net id="891"><net_src comp="152" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="815" pin="35"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="154" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="156" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="815" pin="35"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="158" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="160" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="886" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="914"><net_src comp="162" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="902" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="164" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="166" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="921"><net_src comp="908" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="168" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="918" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="934"><net_src comp="170" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="815" pin="35"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="172" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="158" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="941"><net_src comp="928" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="894" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="922" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="938" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="987"><net_src comp="116" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="988"><net_src comp="118" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="989"><net_src comp="556" pin="3"/><net_sink comp="950" pin=2"/></net>

<net id="990"><net_src comp="120" pin="0"/><net_sink comp="950" pin=3"/></net>

<net id="991"><net_src comp="562" pin="3"/><net_sink comp="950" pin=4"/></net>

<net id="992"><net_src comp="122" pin="0"/><net_sink comp="950" pin=5"/></net>

<net id="993"><net_src comp="568" pin="3"/><net_sink comp="950" pin=6"/></net>

<net id="994"><net_src comp="124" pin="0"/><net_sink comp="950" pin=7"/></net>

<net id="995"><net_src comp="574" pin="3"/><net_sink comp="950" pin=8"/></net>

<net id="996"><net_src comp="126" pin="0"/><net_sink comp="950" pin=9"/></net>

<net id="997"><net_src comp="580" pin="3"/><net_sink comp="950" pin=10"/></net>

<net id="998"><net_src comp="128" pin="0"/><net_sink comp="950" pin=11"/></net>

<net id="999"><net_src comp="586" pin="3"/><net_sink comp="950" pin=12"/></net>

<net id="1000"><net_src comp="130" pin="0"/><net_sink comp="950" pin=13"/></net>

<net id="1001"><net_src comp="592" pin="3"/><net_sink comp="950" pin=14"/></net>

<net id="1002"><net_src comp="132" pin="0"/><net_sink comp="950" pin=15"/></net>

<net id="1003"><net_src comp="598" pin="3"/><net_sink comp="950" pin=16"/></net>

<net id="1004"><net_src comp="134" pin="0"/><net_sink comp="950" pin=17"/></net>

<net id="1005"><net_src comp="604" pin="3"/><net_sink comp="950" pin=18"/></net>

<net id="1006"><net_src comp="136" pin="0"/><net_sink comp="950" pin=19"/></net>

<net id="1007"><net_src comp="610" pin="3"/><net_sink comp="950" pin=20"/></net>

<net id="1008"><net_src comp="138" pin="0"/><net_sink comp="950" pin=21"/></net>

<net id="1009"><net_src comp="616" pin="3"/><net_sink comp="950" pin=22"/></net>

<net id="1010"><net_src comp="140" pin="0"/><net_sink comp="950" pin=23"/></net>

<net id="1011"><net_src comp="622" pin="3"/><net_sink comp="950" pin=24"/></net>

<net id="1012"><net_src comp="142" pin="0"/><net_sink comp="950" pin=25"/></net>

<net id="1013"><net_src comp="628" pin="3"/><net_sink comp="950" pin=26"/></net>

<net id="1014"><net_src comp="144" pin="0"/><net_sink comp="950" pin=27"/></net>

<net id="1015"><net_src comp="634" pin="3"/><net_sink comp="950" pin=28"/></net>

<net id="1016"><net_src comp="146" pin="0"/><net_sink comp="950" pin=29"/></net>

<net id="1017"><net_src comp="640" pin="3"/><net_sink comp="950" pin=30"/></net>

<net id="1018"><net_src comp="148" pin="0"/><net_sink comp="950" pin=31"/></net>

<net id="1019"><net_src comp="646" pin="3"/><net_sink comp="950" pin=32"/></net>

<net id="1020"><net_src comp="150" pin="0"/><net_sink comp="950" pin=33"/></net>

<net id="1031"><net_src comp="1021" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1042"><net_src comp="174" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="176" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1051"><net_src comp="178" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1027" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="180" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="166" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1060"><net_src comp="174" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="1033" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="182" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1068"><net_src comp="174" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1033" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="166" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1055" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1045" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1086"><net_src comp="156" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="158" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1093"><net_src comp="1081" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="184" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="1063" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1106"><net_src comp="174" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1033" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="186" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1115"><net_src comp="188" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="1027" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="190" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1118"><net_src comp="192" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1123"><net_src comp="1109" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="194" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1131"><net_src comp="196" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="1027" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="186" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="192" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1139"><net_src comp="1125" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="198" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1125" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="200" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1152"><net_src comp="1095" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1135" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="1101" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="184" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="1119" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1172"><net_src comp="1095" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="1161" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="1135" pin="2"/><net_sink comp="1167" pin=2"/></net>

<net id="1179"><net_src comp="1095" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1135" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1147" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="184" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1081" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="1037" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="184" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1187" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="1081" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="1167" pin="3"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1175" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="184" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="1037" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="1217" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1234"><net_src comp="1199" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="202" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="204" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1241"><net_src comp="1199" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1223" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1229" pin="3"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="1075" pin="2"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="0" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="1260"><net_src comp="1257" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1264"><net_src comp="218" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1271"><net_src comp="222" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1278"><net_src comp="226" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1285"><net_src comp="660" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1290"><net_src comp="682" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="732" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="815" pin=34"/></net>

<net id="1296"><net_src comp="1291" pin="1"/><net_sink comp="950" pin=34"/></net>

<net id="1300"><net_src comp="236" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1305"><net_src comp="243" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="1310"><net_src comp="250" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1315"><net_src comp="257" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1320"><net_src comp="264" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1325"><net_src comp="271" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1330"><net_src comp="278" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1335"><net_src comp="285" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1340"><net_src comp="292" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1345"><net_src comp="299" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1350"><net_src comp="306" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1355"><net_src comp="313" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1360"><net_src comp="320" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1365"><net_src comp="327" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1370"><net_src comp="334" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1375"><net_src comp="341" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1380"><net_src comp="348" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1385"><net_src comp="355" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1390"><net_src comp="362" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1395"><net_src comp="369" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1400"><net_src comp="376" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1405"><net_src comp="383" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1410"><net_src comp="390" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1415"><net_src comp="397" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1420"><net_src comp="404" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1425"><net_src comp="411" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1430"><net_src comp="418" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1435"><net_src comp="425" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1440"><net_src comp="432" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1445"><net_src comp="439" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1450"><net_src comp="446" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1455"><net_src comp="453" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1460"><net_src comp="942" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1465"><net_src comp="950" pin="35"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1470"><net_src comp="1243" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {4 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : sext_ln132 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_8 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_9 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_10 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_11 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_12 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_13 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_14 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : tmp_local_15 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_8 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_9 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_10 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_11 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_12 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_13 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_14 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_7_VITIS_LOOP_133_8 : col_sums_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln132 : 1
		store_ln133 : 1
		indvar_flatten6_load : 1
		icmp_ln132 : 2
		add_ln132_1 : 2
		br_ln132 : 3
		j_load : 1
		i_load : 1
		add_ln132 : 2
		icmp_ln133 : 2
		select_ln132 : 3
		select_ln132_1 : 3
		trunc_ln133 : 4
		trunc_ln133_1 : 4
		lshr_ln2 : 4
		zext_ln133 : 5
		tmp_7 : 5
		zext_ln136_2 : 6
		tmp_local_addr : 7
		tmp_local_1_addr : 7
		tmp_local_2_addr : 7
		tmp_local_3_addr : 7
		tmp_local_4_addr : 7
		tmp_local_5_addr : 7
		tmp_local_6_addr : 7
		tmp_local_7_addr : 7
		tmp_local_8_addr : 7
		tmp_local_9_addr : 7
		tmp_local_10_addr : 7
		tmp_local_11_addr : 7
		tmp_local_12_addr : 7
		tmp_local_13_addr : 7
		tmp_local_14_addr : 7
		tmp_local_15_addr : 7
		col_sums_addr : 6
		col_sums_1_addr : 6
		col_sums_2_addr : 6
		col_sums_3_addr : 6
		col_sums_4_addr : 6
		col_sums_5_addr : 6
		col_sums_6_addr : 6
		col_sums_7_addr : 6
		col_sums_8_addr : 6
		col_sums_9_addr : 6
		col_sums_10_addr : 6
		col_sums_11_addr : 6
		col_sums_12_addr : 6
		col_sums_13_addr : 6
		col_sums_14_addr : 6
		col_sums_15_addr : 6
		col_sums_load : 7
		col_sums_1_load : 7
		col_sums_2_load : 7
		col_sums_3_load : 7
		col_sums_4_load : 7
		col_sums_5_load : 7
		col_sums_6_load : 7
		col_sums_7_load : 7
		col_sums_8_load : 7
		col_sums_9_load : 7
		col_sums_10_load : 7
		col_sums_11_load : 7
		col_sums_12_load : 7
		col_sums_13_load : 7
		col_sums_14_load : 7
		col_sums_15_load : 7
		tmp_local_load : 8
		tmp_local_1_load : 8
		tmp_local_2_load : 8
		tmp_local_3_load : 8
		tmp_local_4_load : 8
		tmp_local_5_load : 8
		tmp_local_6_load : 8
		tmp_local_7_load : 8
		tmp_local_8_load : 8
		tmp_local_9_load : 8
		tmp_local_10_load : 8
		tmp_local_11_load : 8
		tmp_local_12_load : 8
		tmp_local_13_load : 8
		tmp_local_14_load : 8
		tmp_local_15_load : 8
		add_ln133 : 4
		store_ln132 : 3
		store_ln132 : 4
		store_ln133 : 5
	State 2
		tmp_5 : 1
		shl_ln : 2
		tmp : 2
		sub_ln135 : 3
		tmp_8 : 4
		zext_ln135 : 5
		sub_ln135_1 : 6
		tmp_s : 2
		zext_ln135_1 : 3
		scale : 7
		tmp_9 : 1
	State 3
		mul_ln136 : 1
		sext_ln136_2 : 2
		tmp_1 : 3
		trunc_ln5 : 2
		tmp_2 : 3
		tmp_3 : 3
		zext_ln136 : 4
		add_ln136 : 5
		tmp_4 : 6
		xor_ln136 : 7
		and_ln136 : 7
		tmp_6 : 3
		tmp_10 : 2
		icmp_ln136 : 3
		tmp_11 : 2
		icmp_ln136_1 : 3
		icmp_ln136_2 : 3
		select_ln136 : 7
		xor_ln136_1 : 4
		and_ln136_1 : 4
		select_ln136_1 : 7
		and_ln136_2 : 7
		xor_ln136_2 : 8
		or_ln136 : 8
		xor_ln136_3 : 4
		and_ln136_3 : 8
		and_ln136_4 : 8
		or_ln136_2 : 8
		xor_ln136_4 : 8
		and_ln136_5 : 8
		select_ln136_2 : 8
		or_ln136_1 : 8
		select_ln136_3 : 8
	State 4
		write_ln136 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|         tmp_5_fu_815        |    0    |    0    |    65   |
|          |         tmp_9_fu_950        |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln132_fu_712     |    0    |    0    |    7    |
|          |    select_ln132_1_fu_720    |    0    |    0    |    8    |
|          |         scale_fu_942        |    0    |    0    |    17   |
|  select  |     select_ln136_fu_1147    |    0    |    0    |    2    |
|          |    select_ln136_1_fu_1167   |    0    |    0    |    2    |
|          |    select_ln136_2_fu_1229   |    0    |    0    |    24   |
|          |    select_ln136_3_fu_1243   |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln132_1_fu_688     |    0    |    0    |    22   |
|    add   |       add_ln132_fu_700      |    0    |    0    |    16   |
|          |       add_ln133_fu_794      |    0    |    0    |    14   |
|          |      add_ln136_fu_1075      |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln135_fu_902      |    0    |    0    |    45   |
|          |      sub_ln135_1_fu_922     |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln132_fu_682      |    0    |    0    |    22   |
|          |      icmp_ln133_fu_706      |    0    |    0    |    14   |
|   icmp   |      icmp_ln136_fu_1119     |    0    |    0    |    9    |
|          |     icmp_ln136_1_fu_1135    |    0    |    0    |    10   |
|          |     icmp_ln136_2_fu_1141    |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |      mul_ln136_fu_1027      |    1    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      and_ln136_fu_1095      |    0    |    0    |    2    |
|          |     and_ln136_1_fu_1161     |    0    |    0    |    2    |
|    and   |     and_ln136_2_fu_1175     |    0    |    0    |    2    |
|          |     and_ln136_3_fu_1199     |    0    |    0    |    2    |
|          |     and_ln136_4_fu_1205     |    0    |    0    |    2    |
|          |     and_ln136_5_fu_1223     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      xor_ln136_fu_1089      |    0    |    0    |    2    |
|          |     xor_ln136_1_fu_1155     |    0    |    0    |    2    |
|    xor   |     xor_ln136_2_fu_1181     |    0    |    0    |    2    |
|          |     xor_ln136_3_fu_1193     |    0    |    0    |    2    |
|          |     xor_ln136_4_fu_1217     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln136_fu_1187      |    0    |    0    |    2    |
|    or    |      or_ln136_2_fu_1211     |    0    |    0    |    2    |
|          |      or_ln136_1_fu_1237     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | sext_ln132_read_read_fu_230 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln136_write_fu_652  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln132_cast_fu_660   |    0    |    0    |    0    |
|   sext   |      sext_ln136_fu_1021     |    0    |    0    |    0    |
|          |     sext_ln136_1_fu_1024    |    0    |    0    |    0    |
|          |     sext_ln136_2_fu_1033    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln133_fu_728     |    0    |    0    |    0    |
|          |     trunc_ln133_1_fu_732    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       lshr_ln2_fu_736       |    0    |    0    |    0    |
|          |         tmp_8_fu_908        |    0    |    0    |    0    |
|partselect|         tmp_s_fu_928        |    0    |    0    |    0    |
|          |      trunc_ln5_fu_1045      |    0    |    0    |    0    |
|          |        tmp_10_fu_1109       |    0    |    0    |    0    |
|          |        tmp_11_fu_1125       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln133_fu_746      |    0    |    0    |    0    |
|          |     zext_ln136_2_fu_774     |    0    |    0    |    0    |
|   zext   |      zext_ln135_fu_918      |    0    |    0    |    0    |
|          |     zext_ln135_1_fu_938     |    0    |    0    |    0    |
|          |      zext_ln136_fu_1071     |    0    |    0    |    0    |
|          |     zext_ln136_1_fu_1257    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_7_fu_766        |    0    |    0    |    0    |
|          |        shl_ln_fu_886        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_894         |    0    |    0    |    0    |
|          |        tmp_1_fu_1037        |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_1055        |    0    |    0    |    0    |
|          |        tmp_3_fu_1063        |    0    |    0    |    0    |
|          |        tmp_4_fu_1081        |    0    |    0    |    0    |
|          |        tmp_6_fu_1101        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   497   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| col_sums_10_addr_reg_1427|    2   |
| col_sums_11_addr_reg_1432|    2   |
| col_sums_12_addr_reg_1437|    2   |
| col_sums_13_addr_reg_1442|    2   |
| col_sums_14_addr_reg_1447|    2   |
| col_sums_15_addr_reg_1452|    2   |
| col_sums_1_addr_reg_1382 |    2   |
| col_sums_2_addr_reg_1387 |    2   |
| col_sums_3_addr_reg_1392 |    2   |
| col_sums_4_addr_reg_1397 |    2   |
| col_sums_5_addr_reg_1402 |    2   |
| col_sums_6_addr_reg_1407 |    2   |
| col_sums_7_addr_reg_1412 |    2   |
| col_sums_8_addr_reg_1417 |    2   |
| col_sums_9_addr_reg_1422 |    2   |
|  col_sums_addr_reg_1377  |    2   |
|        i_reg_1268        |    9   |
|    icmp_ln132_reg_1287   |    1   |
| indvar_flatten6_reg_1275 |   15   |
|        j_reg_1261        |    7   |
|      scale_reg_1457      |   17   |
|  select_ln136_3_reg_1467 |   24   |
| sext_ln132_cast_reg_1282 |   64   |
|      tmp_9_reg_1462      |   24   |
|tmp_local_10_addr_reg_1347|   10   |
|tmp_local_11_addr_reg_1352|   10   |
|tmp_local_12_addr_reg_1357|   10   |
|tmp_local_13_addr_reg_1362|   10   |
|tmp_local_14_addr_reg_1367|   10   |
|tmp_local_15_addr_reg_1372|   10   |
| tmp_local_1_addr_reg_1302|   10   |
| tmp_local_2_addr_reg_1307|   10   |
| tmp_local_3_addr_reg_1312|   10   |
| tmp_local_4_addr_reg_1317|   10   |
| tmp_local_5_addr_reg_1322|   10   |
| tmp_local_6_addr_reg_1327|   10   |
| tmp_local_7_addr_reg_1332|   10   |
| tmp_local_8_addr_reg_1337|   10   |
| tmp_local_9_addr_reg_1342|   10   |
|  tmp_local_addr_reg_1297 |   10   |
|  trunc_ln133_1_reg_1291  |    4   |
+--------------------------+--------+
|           Total          |   357  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_460 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_466 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_472 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_478 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_484 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_490 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_496 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_502 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_508 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_514 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_520 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_526 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_532 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_538 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_544 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_550 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_556 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_562 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_568 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_574 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_580 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_586 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_592 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_598 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_604 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_610 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_616 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_622 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_628 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_634 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_640 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_646 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   384  ||  15.648 ||    0    ||   288   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   497  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   288  |
|  Register |    -   |    -   |   357  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   357  |   785  |
+-----------+--------+--------+--------+--------+
