ARM GAS  /tmp/cczIBXNw.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cczIBXNw.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f4xx_hal_msp.c **** 
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  66:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32f4xx_hal_msp.c ****   */
  68:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 75 3 view .LVU1
ARM GAS  /tmp/cczIBXNw.s 			page 3


  41              	.LBB2:
  42              		.loc 1 75 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 75 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 75 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 75 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 75 3 view .LVU6
  76:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 76 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 76 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 76 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 76 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 76 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 76 3 view .LVU12
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  80:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 80 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 85 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
ARM GAS  /tmp/cczIBXNw.s 			page 4


  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE134:
  92              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_TIM_Base_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
 100              	HAL_TIM_Base_MspInit:
 101              	.LVL1:
 102              	.LFB135:
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c **** /**
  88:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  89:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  91:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  92:Core/Src/stm32f4xx_hal_msp.c **** */
  93:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  94:Core/Src/stm32f4xx_hal_msp.c **** {
 103              		.loc 1 94 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
  95:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 108              		.loc 1 95 3 view .LVU16
 109              		.loc 1 95 15 is_stmt 0 view .LVU17
 110 0000 0368     		ldr	r3, [r0]
 111              		.loc 1 95 5 view .LVU18
 112 0002 B3F1804F 		cmp	r3, #1073741824
 113 0006 00D0     		beq	.L11
 114 0008 7047     		bx	lr
 115              	.L11:
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 116              		.loc 1 94 1 view .LVU19
 117 000a 82B0     		sub	sp, sp, #8
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 8
  96:Core/Src/stm32f4xx_hal_msp.c ****   {
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 100:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 120              		.loc 1 101 5 is_stmt 1 view .LVU20
 121              	.LBB4:
 122              		.loc 1 101 5 view .LVU21
 123 000c 0023     		movs	r3, #0
 124 000e 0193     		str	r3, [sp, #4]
 125              		.loc 1 101 5 view .LVU22
 126 0010 054B     		ldr	r3, .L12
 127 0012 1A6C     		ldr	r2, [r3, #64]
 128 0014 42F00102 		orr	r2, r2, #1
 129 0018 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/cczIBXNw.s 			page 5


 130              		.loc 1 101 5 view .LVU23
 131 001a 1B6C     		ldr	r3, [r3, #64]
 132 001c 03F00103 		and	r3, r3, #1
 133 0020 0193     		str	r3, [sp, #4]
 134              		.loc 1 101 5 view .LVU24
 135 0022 019B     		ldr	r3, [sp, #4]
 136              	.LBE4:
 137              		.loc 1 101 5 view .LVU25
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 105:Core/Src/stm32f4xx_hal_msp.c ****   }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** }
 138              		.loc 1 107 1 is_stmt 0 view .LVU26
 139 0024 02B0     		add	sp, sp, #8
 140              	.LCFI4:
 141              		.cfi_def_cfa_offset 0
 142              		@ sp needed
 143 0026 7047     		bx	lr
 144              	.L13:
 145              		.align	2
 146              	.L12:
 147 0028 00380240 		.word	1073887232
 148              		.cfi_endproc
 149              	.LFE135:
 151              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 152              		.align	1
 153              		.global	HAL_TIM_MspPostInit
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	HAL_TIM_MspPostInit:
 160              	.LVL2:
 161              	.LFB136:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 110:Core/Src/stm32f4xx_hal_msp.c **** {
 162              		.loc 1 110 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 24
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		.loc 1 110 1 is_stmt 0 view .LVU28
 167 0000 00B5     		push	{lr}
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 4
 170              		.cfi_offset 14, -4
 171 0002 87B0     		sub	sp, sp, #28
 172              	.LCFI6:
 173              		.cfi_def_cfa_offset 32
 111:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 174              		.loc 1 111 3 is_stmt 1 view .LVU29
 175              		.loc 1 111 20 is_stmt 0 view .LVU30
 176 0004 0023     		movs	r3, #0
 177 0006 0193     		str	r3, [sp, #4]
 178 0008 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cczIBXNw.s 			page 6


 179 000a 0393     		str	r3, [sp, #12]
 180 000c 0493     		str	r3, [sp, #16]
 181 000e 0593     		str	r3, [sp, #20]
 112:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 182              		.loc 1 112 3 is_stmt 1 view .LVU31
 183              		.loc 1 112 10 is_stmt 0 view .LVU32
 184 0010 0368     		ldr	r3, [r0]
 185              		.loc 1 112 5 view .LVU33
 186 0012 B3F1804F 		cmp	r3, #1073741824
 187 0016 02D0     		beq	.L17
 188              	.LVL3:
 189              	.L14:
 113:Core/Src/stm32f4xx_hal_msp.c ****   {
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 119:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 120:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 121:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 122:Core/Src/stm32f4xx_hal_msp.c ****     */
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 127:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c ****   }
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c **** }
 190              		.loc 1 135 1 view .LVU34
 191 0018 07B0     		add	sp, sp, #28
 192              	.LCFI7:
 193              		.cfi_remember_state
 194              		.cfi_def_cfa_offset 4
 195              		@ sp needed
 196 001a 5DF804FB 		ldr	pc, [sp], #4
 197              	.LVL4:
 198              	.L17:
 199              	.LCFI8:
 200              		.cfi_restore_state
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 201              		.loc 1 118 5 is_stmt 1 view .LVU35
 202              	.LBB5:
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 203              		.loc 1 118 5 view .LVU36
 204 001e 0023     		movs	r3, #0
 205 0020 0093     		str	r3, [sp]
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 206              		.loc 1 118 5 view .LVU37
 207 0022 0A4B     		ldr	r3, .L18
 208 0024 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/cczIBXNw.s 			page 7


 209 0026 42F00102 		orr	r2, r2, #1
 210 002a 1A63     		str	r2, [r3, #48]
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 211              		.loc 1 118 5 view .LVU38
 212 002c 1B6B     		ldr	r3, [r3, #48]
 213 002e 03F00103 		and	r3, r3, #1
 214 0032 0093     		str	r3, [sp]
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 215              		.loc 1 118 5 view .LVU39
 216 0034 009B     		ldr	r3, [sp]
 217              	.LBE5:
 118:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 218              		.loc 1 118 5 view .LVU40
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 123 5 view .LVU41
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 220              		.loc 1 123 25 is_stmt 0 view .LVU42
 221 0036 0323     		movs	r3, #3
 222 0038 0193     		str	r3, [sp, #4]
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 124 5 is_stmt 1 view .LVU43
 124:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 124 26 is_stmt 0 view .LVU44
 225 003a 0223     		movs	r3, #2
 226 003c 0293     		str	r3, [sp, #8]
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227              		.loc 1 125 5 is_stmt 1 view .LVU45
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 228              		.loc 1 126 5 view .LVU46
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 229              		.loc 1 127 5 view .LVU47
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230              		.loc 1 127 31 is_stmt 0 view .LVU48
 231 003e 0123     		movs	r3, #1
 232 0040 0593     		str	r3, [sp, #20]
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 128 5 is_stmt 1 view .LVU49
 234 0042 01A9     		add	r1, sp, #4
 235 0044 0248     		ldr	r0, .L18+4
 236              	.LVL5:
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 128 5 is_stmt 0 view .LVU50
 238 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL6:
 240              		.loc 1 135 1 view .LVU51
 241 004a E5E7     		b	.L14
 242              	.L19:
 243              		.align	2
 244              	.L18:
 245 004c 00380240 		.word	1073887232
 246 0050 00000240 		.word	1073872896
 247              		.cfi_endproc
 248              	.LFE136:
 250              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_TIM_Base_MspDeInit
 253              		.syntax unified
ARM GAS  /tmp/cczIBXNw.s 			page 8


 254              		.thumb
 255              		.thumb_func
 256              		.fpu fpv4-sp-d16
 258              	HAL_TIM_Base_MspDeInit:
 259              	.LVL7:
 260              	.LFB137:
 136:Core/Src/stm32f4xx_hal_msp.c **** /**
 137:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 138:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 139:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 140:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 141:Core/Src/stm32f4xx_hal_msp.c **** */
 142:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 143:Core/Src/stm32f4xx_hal_msp.c **** {
 261              		.loc 1 143 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 144:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 266              		.loc 1 144 3 view .LVU53
 267              		.loc 1 144 15 is_stmt 0 view .LVU54
 268 0000 0368     		ldr	r3, [r0]
 269              		.loc 1 144 5 view .LVU55
 270 0002 B3F1804F 		cmp	r3, #1073741824
 271 0006 00D0     		beq	.L22
 272              	.L20:
 145:Core/Src/stm32f4xx_hal_msp.c ****   {
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 149:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 150:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 154:Core/Src/stm32f4xx_hal_msp.c ****   }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** }
 273              		.loc 1 156 1 view .LVU56
 274 0008 7047     		bx	lr
 275              	.L22:
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 276              		.loc 1 150 5 is_stmt 1 view .LVU57
 277 000a 034A     		ldr	r2, .L23
 278 000c 136C     		ldr	r3, [r2, #64]
 279 000e 23F00103 		bic	r3, r3, #1
 280 0012 1364     		str	r3, [r2, #64]
 281              		.loc 1 156 1 is_stmt 0 view .LVU58
 282 0014 F8E7     		b	.L20
 283              	.L24:
 284 0016 00BF     		.align	2
 285              	.L23:
 286 0018 00380240 		.word	1073887232
 287              		.cfi_endproc
 288              	.LFE137:
 290              		.section	.text.HAL_UART_MspInit,"ax",%progbits
ARM GAS  /tmp/cczIBXNw.s 			page 9


 291              		.align	1
 292              		.global	HAL_UART_MspInit
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu fpv4-sp-d16
 298              	HAL_UART_MspInit:
 299              	.LVL8:
 300              	.LFB138:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c **** /**
 159:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 160:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 161:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 162:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32f4xx_hal_msp.c **** */
 164:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 165:Core/Src/stm32f4xx_hal_msp.c **** {
 301              		.loc 1 165 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 32
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		.loc 1 165 1 is_stmt 0 view .LVU60
 306 0000 30B5     		push	{r4, r5, lr}
 307              	.LCFI9:
 308              		.cfi_def_cfa_offset 12
 309              		.cfi_offset 4, -12
 310              		.cfi_offset 5, -8
 311              		.cfi_offset 14, -4
 312 0002 89B0     		sub	sp, sp, #36
 313              	.LCFI10:
 314              		.cfi_def_cfa_offset 48
 166:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 315              		.loc 1 166 3 is_stmt 1 view .LVU61
 316              		.loc 1 166 20 is_stmt 0 view .LVU62
 317 0004 0023     		movs	r3, #0
 318 0006 0393     		str	r3, [sp, #12]
 319 0008 0493     		str	r3, [sp, #16]
 320 000a 0593     		str	r3, [sp, #20]
 321 000c 0693     		str	r3, [sp, #24]
 322 000e 0793     		str	r3, [sp, #28]
 167:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 323              		.loc 1 167 3 is_stmt 1 view .LVU63
 324              		.loc 1 167 11 is_stmt 0 view .LVU64
 325 0010 0268     		ldr	r2, [r0]
 326              		.loc 1 167 5 view .LVU65
 327 0012 364B     		ldr	r3, .L33
 328 0014 9A42     		cmp	r2, r3
 329 0016 01D0     		beq	.L30
 330              	.LVL9:
 331              	.L25:
 168:Core/Src/stm32f4xx_hal_msp.c ****   {
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
ARM GAS  /tmp/cczIBXNw.s 			page 10


 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 178:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 188:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 199:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 200:Core/Src/stm32f4xx_hal_msp.c ****     {
 201:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 202:Core/Src/stm32f4xx_hal_msp.c ****     }
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 217:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 218:Core/Src/stm32f4xx_hal_msp.c ****     {
 219:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 220:Core/Src/stm32f4xx_hal_msp.c ****     }
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 227:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 230:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/cczIBXNw.s 			page 11


 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c **** }
 332              		.loc 1 232 1 view .LVU66
 333 0018 09B0     		add	sp, sp, #36
 334              	.LCFI11:
 335              		.cfi_remember_state
 336              		.cfi_def_cfa_offset 12
 337              		@ sp needed
 338 001a 30BD     		pop	{r4, r5, pc}
 339              	.LVL10:
 340              	.L30:
 341              	.LCFI12:
 342              		.cfi_restore_state
 343              		.loc 1 232 1 view .LVU67
 344 001c 0446     		mov	r4, r0
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 345              		.loc 1 173 5 is_stmt 1 view .LVU68
 346              	.LBB6:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 347              		.loc 1 173 5 view .LVU69
 348 001e 0025     		movs	r5, #0
 349 0020 0195     		str	r5, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 173 5 view .LVU70
 351 0022 03F5FA33 		add	r3, r3, #128000
 352 0026 1A6C     		ldr	r2, [r3, #64]
 353 0028 42F40032 		orr	r2, r2, #131072
 354 002c 1A64     		str	r2, [r3, #64]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 355              		.loc 1 173 5 view .LVU71
 356 002e 1A6C     		ldr	r2, [r3, #64]
 357 0030 02F40032 		and	r2, r2, #131072
 358 0034 0192     		str	r2, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 359              		.loc 1 173 5 view .LVU72
 360 0036 019A     		ldr	r2, [sp, #4]
 361              	.LBE6:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 173 5 view .LVU73
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 363              		.loc 1 175 5 view .LVU74
 364              	.LBB7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 365              		.loc 1 175 5 view .LVU75
 366 0038 0295     		str	r5, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 367              		.loc 1 175 5 view .LVU76
 368 003a 1A6B     		ldr	r2, [r3, #48]
 369 003c 42F00102 		orr	r2, r2, #1
 370 0040 1A63     		str	r2, [r3, #48]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 371              		.loc 1 175 5 view .LVU77
 372 0042 1B6B     		ldr	r3, [r3, #48]
 373 0044 03F00103 		and	r3, r3, #1
 374 0048 0293     		str	r3, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 375              		.loc 1 175 5 view .LVU78
ARM GAS  /tmp/cczIBXNw.s 			page 12


 376 004a 029B     		ldr	r3, [sp, #8]
 377              	.LBE7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 378              		.loc 1 175 5 view .LVU79
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 379              		.loc 1 180 5 view .LVU80
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380              		.loc 1 180 25 is_stmt 0 view .LVU81
 381 004c 0C23     		movs	r3, #12
 382 004e 0393     		str	r3, [sp, #12]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 383              		.loc 1 181 5 is_stmt 1 view .LVU82
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 181 26 is_stmt 0 view .LVU83
 385 0050 0223     		movs	r3, #2
 386 0052 0493     		str	r3, [sp, #16]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 387              		.loc 1 182 5 is_stmt 1 view .LVU84
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 388              		.loc 1 183 5 view .LVU85
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 389              		.loc 1 183 27 is_stmt 0 view .LVU86
 390 0054 0323     		movs	r3, #3
 391 0056 0693     		str	r3, [sp, #24]
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 392              		.loc 1 184 5 is_stmt 1 view .LVU87
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 393              		.loc 1 184 31 is_stmt 0 view .LVU88
 394 0058 0723     		movs	r3, #7
 395 005a 0793     		str	r3, [sp, #28]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 396              		.loc 1 185 5 is_stmt 1 view .LVU89
 397 005c 03A9     		add	r1, sp, #12
 398 005e 2448     		ldr	r0, .L33+4
 399              	.LVL11:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 400              		.loc 1 185 5 is_stmt 0 view .LVU90
 401 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 402              	.LVL12:
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 403              		.loc 1 189 5 is_stmt 1 view .LVU91
 189:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 404              		.loc 1 189 29 is_stmt 0 view .LVU92
 405 0064 2348     		ldr	r0, .L33+8
 406 0066 244B     		ldr	r3, .L33+12
 407 0068 0360     		str	r3, [r0]
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 408              		.loc 1 190 5 is_stmt 1 view .LVU93
 190:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 409              		.loc 1 190 33 is_stmt 0 view .LVU94
 410 006a 4FF00063 		mov	r3, #134217728
 411 006e 4360     		str	r3, [r0, #4]
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 412              		.loc 1 191 5 is_stmt 1 view .LVU95
 191:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 413              		.loc 1 191 35 is_stmt 0 view .LVU96
 414 0070 8560     		str	r5, [r0, #8]
ARM GAS  /tmp/cczIBXNw.s 			page 13


 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 415              		.loc 1 192 5 is_stmt 1 view .LVU97
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 416              		.loc 1 192 35 is_stmt 0 view .LVU98
 417 0072 C560     		str	r5, [r0, #12]
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 418              		.loc 1 193 5 is_stmt 1 view .LVU99
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 419              		.loc 1 193 32 is_stmt 0 view .LVU100
 420 0074 4FF48063 		mov	r3, #1024
 421 0078 0361     		str	r3, [r0, #16]
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 422              		.loc 1 194 5 is_stmt 1 view .LVU101
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 423              		.loc 1 194 45 is_stmt 0 view .LVU102
 424 007a 4561     		str	r5, [r0, #20]
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 425              		.loc 1 195 5 is_stmt 1 view .LVU103
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 426              		.loc 1 195 42 is_stmt 0 view .LVU104
 427 007c 8561     		str	r5, [r0, #24]
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 428              		.loc 1 196 5 is_stmt 1 view .LVU105
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 429              		.loc 1 196 30 is_stmt 0 view .LVU106
 430 007e 4FF48073 		mov	r3, #256
 431 0082 C361     		str	r3, [r0, #28]
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 432              		.loc 1 197 5 is_stmt 1 view .LVU107
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 433              		.loc 1 197 34 is_stmt 0 view .LVU108
 434 0084 4FF44033 		mov	r3, #196608
 435 0088 0362     		str	r3, [r0, #32]
 198:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 436              		.loc 1 198 5 is_stmt 1 view .LVU109
 198:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 437              		.loc 1 198 34 is_stmt 0 view .LVU110
 438 008a 4562     		str	r5, [r0, #36]
 199:Core/Src/stm32f4xx_hal_msp.c ****     {
 439              		.loc 1 199 5 is_stmt 1 view .LVU111
 199:Core/Src/stm32f4xx_hal_msp.c ****     {
 440              		.loc 1 199 9 is_stmt 0 view .LVU112
 441 008c FFF7FEFF 		bl	HAL_DMA_Init
 442              	.LVL13:
 199:Core/Src/stm32f4xx_hal_msp.c ****     {
 443              		.loc 1 199 8 view .LVU113
 444 0090 28BB     		cbnz	r0, .L31
 445              	.L27:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 446              		.loc 1 204 5 is_stmt 1 view .LVU114
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 447              		.loc 1 204 5 view .LVU115
 448 0092 184B     		ldr	r3, .L33+8
 449 0094 E363     		str	r3, [r4, #60]
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 450              		.loc 1 204 5 view .LVU116
 451 0096 9C63     		str	r4, [r3, #56]
ARM GAS  /tmp/cczIBXNw.s 			page 14


 204:Core/Src/stm32f4xx_hal_msp.c **** 
 452              		.loc 1 204 5 view .LVU117
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 453              		.loc 1 207 5 view .LVU118
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 454              		.loc 1 207 29 is_stmt 0 view .LVU119
 455 0098 1848     		ldr	r0, .L33+16
 456 009a 194B     		ldr	r3, .L33+20
 457 009c 0360     		str	r3, [r0]
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 458              		.loc 1 208 5 is_stmt 1 view .LVU120
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 459              		.loc 1 208 33 is_stmt 0 view .LVU121
 460 009e 4FF00063 		mov	r3, #134217728
 461 00a2 4360     		str	r3, [r0, #4]
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 462              		.loc 1 209 5 is_stmt 1 view .LVU122
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 463              		.loc 1 209 35 is_stmt 0 view .LVU123
 464 00a4 4023     		movs	r3, #64
 465 00a6 8360     		str	r3, [r0, #8]
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 466              		.loc 1 210 5 is_stmt 1 view .LVU124
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 467              		.loc 1 210 35 is_stmt 0 view .LVU125
 468 00a8 0023     		movs	r3, #0
 469 00aa C360     		str	r3, [r0, #12]
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 470              		.loc 1 211 5 is_stmt 1 view .LVU126
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 471              		.loc 1 211 32 is_stmt 0 view .LVU127
 472 00ac 4FF48062 		mov	r2, #1024
 473 00b0 0261     		str	r2, [r0, #16]
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 474              		.loc 1 212 5 is_stmt 1 view .LVU128
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 475              		.loc 1 212 45 is_stmt 0 view .LVU129
 476 00b2 4361     		str	r3, [r0, #20]
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 477              		.loc 1 213 5 is_stmt 1 view .LVU130
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 478              		.loc 1 213 42 is_stmt 0 view .LVU131
 479 00b4 8361     		str	r3, [r0, #24]
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 480              		.loc 1 214 5 is_stmt 1 view .LVU132
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 481              		.loc 1 214 30 is_stmt 0 view .LVU133
 482 00b6 C361     		str	r3, [r0, #28]
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 483              		.loc 1 215 5 is_stmt 1 view .LVU134
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 484              		.loc 1 215 34 is_stmt 0 view .LVU135
 485 00b8 4FF44032 		mov	r2, #196608
 486 00bc 0262     		str	r2, [r0, #32]
 216:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 487              		.loc 1 216 5 is_stmt 1 view .LVU136
 216:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
ARM GAS  /tmp/cczIBXNw.s 			page 15


 488              		.loc 1 216 34 is_stmt 0 view .LVU137
 489 00be 4362     		str	r3, [r0, #36]
 217:Core/Src/stm32f4xx_hal_msp.c ****     {
 490              		.loc 1 217 5 is_stmt 1 view .LVU138
 217:Core/Src/stm32f4xx_hal_msp.c ****     {
 491              		.loc 1 217 9 is_stmt 0 view .LVU139
 492 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 493              	.LVL14:
 217:Core/Src/stm32f4xx_hal_msp.c ****     {
 494              		.loc 1 217 8 view .LVU140
 495 00c4 70B9     		cbnz	r0, .L32
 496              	.L28:
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 497              		.loc 1 222 5 is_stmt 1 view .LVU141
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 498              		.loc 1 222 5 view .LVU142
 499 00c6 0D4B     		ldr	r3, .L33+16
 500 00c8 A363     		str	r3, [r4, #56]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 501              		.loc 1 222 5 view .LVU143
 502 00ca 9C63     		str	r4, [r3, #56]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 222 5 view .LVU144
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 504              		.loc 1 225 5 view .LVU145
 505 00cc 0022     		movs	r2, #0
 506 00ce 0521     		movs	r1, #5
 507 00d0 2620     		movs	r0, #38
 508 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 509              	.LVL15:
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 510              		.loc 1 226 5 view .LVU146
 511 00d6 2620     		movs	r0, #38
 512 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 513              	.LVL16:
 514              		.loc 1 232 1 is_stmt 0 view .LVU147
 515 00dc 9CE7     		b	.L25
 516              	.L31:
 201:Core/Src/stm32f4xx_hal_msp.c ****     }
 517              		.loc 1 201 7 is_stmt 1 view .LVU148
 518 00de FFF7FEFF 		bl	Error_Handler
 519              	.LVL17:
 520 00e2 D6E7     		b	.L27
 521              	.L32:
 219:Core/Src/stm32f4xx_hal_msp.c ****     }
 522              		.loc 1 219 7 view .LVU149
 523 00e4 FFF7FEFF 		bl	Error_Handler
 524              	.LVL18:
 525 00e8 EDE7     		b	.L28
 526              	.L34:
 527 00ea 00BF     		.align	2
 528              	.L33:
 529 00ec 00440040 		.word	1073759232
 530 00f0 00000240 		.word	1073872896
 531 00f4 00000000 		.word	hdma_usart2_rx
 532 00f8 88600240 		.word	1073897608
 533 00fc 00000000 		.word	hdma_usart2_tx
ARM GAS  /tmp/cczIBXNw.s 			page 16


 534 0100 A0600240 		.word	1073897632
 535              		.cfi_endproc
 536              	.LFE138:
 538              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 539              		.align	1
 540              		.global	HAL_UART_MspDeInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 544              		.fpu fpv4-sp-d16
 546              	HAL_UART_MspDeInit:
 547              	.LVL19:
 548              	.LFB139:
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c **** /**
 235:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 236:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 237:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 238:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 239:Core/Src/stm32f4xx_hal_msp.c **** */
 240:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 241:Core/Src/stm32f4xx_hal_msp.c **** {
 549              		.loc 1 241 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 242:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 553              		.loc 1 242 3 view .LVU151
 554              		.loc 1 242 11 is_stmt 0 view .LVU152
 555 0000 0268     		ldr	r2, [r0]
 556              		.loc 1 242 5 view .LVU153
 557 0002 0C4B     		ldr	r3, .L42
 558 0004 9A42     		cmp	r2, r3
 559 0006 00D0     		beq	.L41
 560 0008 7047     		bx	lr
 561              	.L41:
 241:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 562              		.loc 1 241 1 view .LVU154
 563 000a 10B5     		push	{r4, lr}
 564              	.LCFI13:
 565              		.cfi_def_cfa_offset 8
 566              		.cfi_offset 4, -8
 567              		.cfi_offset 14, -4
 568 000c 0446     		mov	r4, r0
 243:Core/Src/stm32f4xx_hal_msp.c ****   {
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 247:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 569              		.loc 1 248 5 is_stmt 1 view .LVU155
 570 000e 0A4A     		ldr	r2, .L42+4
 571 0010 136C     		ldr	r3, [r2, #64]
 572 0012 23F40033 		bic	r3, r3, #131072
 573 0016 1364     		str	r3, [r2, #64]
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cczIBXNw.s 			page 17


 251:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 252:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 253:Core/Src/stm32f4xx_hal_msp.c ****     */
 254:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 574              		.loc 1 254 5 view .LVU156
 575 0018 0C21     		movs	r1, #12
 576 001a 0848     		ldr	r0, .L42+8
 577              	.LVL20:
 578              		.loc 1 254 5 is_stmt 0 view .LVU157
 579 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 580              	.LVL21:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 581              		.loc 1 257 5 is_stmt 1 view .LVU158
 582 0020 E06B     		ldr	r0, [r4, #60]
 583 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 584              	.LVL22:
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 585              		.loc 1 258 5 view .LVU159
 586 0026 A06B     		ldr	r0, [r4, #56]
 587 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 588              	.LVL23:
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 261:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 589              		.loc 1 261 5 view .LVU160
 590 002c 2620     		movs	r0, #38
 591 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 592              	.LVL24:
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 264:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 265:Core/Src/stm32f4xx_hal_msp.c ****   }
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c **** }
 593              		.loc 1 267 1 is_stmt 0 view .LVU161
 594 0032 10BD     		pop	{r4, pc}
 595              	.LVL25:
 596              	.L43:
 597              		.loc 1 267 1 view .LVU162
 598              		.align	2
 599              	.L42:
 600 0034 00440040 		.word	1073759232
 601 0038 00380240 		.word	1073887232
 602 003c 00000240 		.word	1073872896
 603              		.cfi_endproc
 604              	.LFE139:
 606              		.text
 607              	.Letext0:
 608              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 609              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 610              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 611              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 612              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 613              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 614              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/cczIBXNw.s 			page 18


 615              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 616              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cczIBXNw.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cczIBXNw.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cczIBXNw.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cczIBXNw.s:88     .text.HAL_MspInit:0000000000000040 $d
     /tmp/cczIBXNw.s:93     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cczIBXNw.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cczIBXNw.s:147    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/cczIBXNw.s:152    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cczIBXNw.s:159    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cczIBXNw.s:245    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/cczIBXNw.s:251    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cczIBXNw.s:258    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cczIBXNw.s:286    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/cczIBXNw.s:291    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cczIBXNw.s:298    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cczIBXNw.s:529    .text.HAL_UART_MspInit:00000000000000ec $d
     /tmp/cczIBXNw.s:539    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cczIBXNw.s:546    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cczIBXNw.s:600    .text.HAL_UART_MspDeInit:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_EnableIRQ
Error_Handler
hdma_usart2_rx
hdma_usart2_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
