<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
defines: 
time_elapsed: 0.476s
ram usage: 29012 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_10d2m4j/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: No timescale set for &#34;scbuf_sig_buf&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: Compile module &#34;work@scbuf_sig_buf&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>: Implicit port type (wire) for &#34;scbuf_scdata_fbdecc_c4&#34;,
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-21" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:21</a>: Top level module &#34;work@scbuf_sig_buf&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp_10d2m4j/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_scbuf_sig_buf
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_10d2m4j/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_10d2m4j/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@scbuf_sig_buf)
 |vpiName:work@scbuf_sig_buf
 |uhdmallPackages:
 \_package: builtin, parent:work@scbuf_sig_buf
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@scbuf_sig_buf, file:<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>, line:21, parent:work@scbuf_sig_buf
   |vpiDefName:work@scbuf_sig_buf
   |vpiFullName:work@scbuf_sig_buf
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:23
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:23
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5), line:23
     |vpiName:scbuf_dram_wr_data_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5), line:23
         |vpiName:scbuf_dram_wr_data_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5), line:24
     |vpiName:scbuf_dram_data_vld_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5), line:24
         |vpiName:scbuf_dram_data_vld_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5), line:24
     |vpiName:scbuf_dram_data_mecc_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5), line:24
         |vpiName:scbuf_dram_data_mecc_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5), line:25
     |vpiName:scbuf_sctag_ev_uerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25
         |vpiName:scbuf_sctag_ev_uerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5), line:25
     |vpiName:scbuf_sctag_ev_cerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25
         |vpiName:scbuf_sctag_ev_cerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4_pb), line:27
     |vpiName:scbuf_scdata_fbdecc_c4_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27
         |vpiName:scbuf_scdata_fbdecc_c4_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4_pb
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5_pb), line:27
     |vpiName:scbuf_dram_wr_data_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27
         |vpiName:scbuf_dram_wr_data_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5_pb), line:28
     |vpiName:scbuf_dram_data_vld_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28
         |vpiName:scbuf_dram_data_vld_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5_pb), line:28
     |vpiName:scbuf_dram_data_mecc_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28
         |vpiName:scbuf_dram_data_mecc_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5_pb), line:29
     |vpiName:scbuf_sctag_ev_uerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29
         |vpiName:scbuf_sctag_ev_uerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5_pb), line:29
     |vpiName:scbuf_sctag_ev_cerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29
         |vpiName:scbuf_sctag_ev_cerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
   |vpiContAssign:
   \_cont_assign: , line:49
     |vpiRhs:
     \_part_select: , line:49, parent:scbuf_scdata_fbdecc_c4_pb
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_scdata_fbdecc_c4_pb)
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:623
         |vpiSize:32
         |INT:623
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:49, parent:scbuf_scdata_fbdecc_c4
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_scdata_fbdecc_c4)
       |vpiLeftRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:623
         |vpiSize:32
         |INT:623
       |vpiRightRange:
       \_constant: , line:49
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_part_select: , line:50, parent:scbuf_dram_wr_data_r5_pb
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_dram_wr_data_r5_pb)
       |vpiLeftRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:50, parent:scbuf_dram_wr_data_r5
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (scbuf_dram_wr_data_r5)
       |vpiLeftRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:50
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:51
     |vpiRhs:
     \_ref_obj: (scbuf_dram_data_vld_r5_pb), line:51
       |vpiName:scbuf_dram_data_vld_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_dram_data_vld_r5), line:51
       |vpiName:scbuf_dram_data_vld_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiContAssign:
   \_cont_assign: , line:52
     |vpiRhs:
     \_ref_obj: (scbuf_dram_data_mecc_r5_pb), line:52
       |vpiName:scbuf_dram_data_mecc_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_dram_data_mecc_r5), line:52
       |vpiName:scbuf_dram_data_mecc_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiContAssign:
   \_cont_assign: , line:53
     |vpiRhs:
     \_ref_obj: (scbuf_sctag_ev_uerr_r5_pb), line:53
       |vpiName:scbuf_sctag_ev_uerr_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_sctag_ev_uerr_r5), line:53
       |vpiName:scbuf_sctag_ev_uerr_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiContAssign:
   \_cont_assign: , line:54
     |vpiRhs:
     \_ref_obj: (scbuf_sctag_ev_cerr_r5_pb), line:54
       |vpiName:scbuf_sctag_ev_cerr_r5_pb
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
     |vpiLhs:
     \_ref_obj: (scbuf_sctag_ev_cerr_r5), line:54
       |vpiName:scbuf_sctag_ev_cerr_r5
       |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:23
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5), line:23
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5), line:24
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5), line:24
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29
 |uhdmtopModules:
 \_module: work@scbuf_sig_buf (work@scbuf_sig_buf), file:<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v</a>, line:21
   |vpiDefName:work@scbuf_sig_buf
   |vpiName:work@scbuf_sig_buf
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
     |vpiName:scbuf_scdata_fbdecc_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
         |vpiName:scbuf_scdata_fbdecc_c4
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_wr_data_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_wr_data_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_vld_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_vld_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_mecc_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_mecc_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_uerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_uerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_cerr_r5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_cerr_r5
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5
   |vpiPort:
   \_port: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
     |vpiName:scbuf_scdata_fbdecc_c4_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
         |vpiName:scbuf_scdata_fbdecc_c4_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_scdata_fbdecc_c4_pb
   |vpiPort:
   \_port: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_wr_data_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_wr_data_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_wr_data_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_vld_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_vld_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_vld_r5_pb
   |vpiPort:
   \_port: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
     |vpiName:scbuf_dram_data_mecc_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
         |vpiName:scbuf_dram_data_mecc_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_dram_data_mecc_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_uerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_uerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_uerr_r5_pb
   |vpiPort:
   \_port: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
     |vpiName:scbuf_sctag_ev_cerr_r5_pb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
         |vpiName:scbuf_sctag_ev_cerr_r5_pb
         |vpiFullName:work@scbuf_sig_buf.scbuf_sctag_ev_cerr_r5_pb
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4), line:23, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5), line:23, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5), line:24, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5), line:24, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5), line:25, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5), line:25, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_scdata_fbdecc_c4_pb), line:27, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_wr_data_r5_pb), line:27, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_vld_r5_pb), line:28, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_dram_data_mecc_r5_pb), line:28, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_uerr_r5_pb), line:29, parent:work@scbuf_sig_buf
   |vpiNet:
   \_logic_net: (scbuf_sctag_ev_cerr_r5_pb), line:29, parent:work@scbuf_sig_buf
Object: \work_scbuf_sig_buf of type 3000
Object: \work_scbuf_sig_buf of type 32
Object: \scbuf_scdata_fbdecc_c4 of type 44
Object: \scbuf_dram_wr_data_r5 of type 44
Object: \scbuf_dram_data_vld_r5 of type 44
Object: \scbuf_dram_data_mecc_r5 of type 44
Object: \scbuf_sctag_ev_uerr_r5 of type 44
Object: \scbuf_sctag_ev_cerr_r5 of type 44
Object: \scbuf_scdata_fbdecc_c4_pb of type 44
Object: \scbuf_dram_wr_data_r5_pb of type 44
Object: \scbuf_dram_data_vld_r5_pb of type 44
Object: \scbuf_dram_data_mecc_r5_pb of type 44
Object: \scbuf_sctag_ev_uerr_r5_pb of type 44
Object: \scbuf_sctag_ev_cerr_r5_pb of type 44
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object: \scbuf_dram_wr_data_r5 of type 36
Object: \scbuf_dram_data_vld_r5 of type 36
Object: \scbuf_dram_data_mecc_r5 of type 36
Object: \scbuf_sctag_ev_uerr_r5 of type 36
Object: \scbuf_sctag_ev_cerr_r5 of type 36
Object: \scbuf_scdata_fbdecc_c4_pb of type 36
Object: \scbuf_dram_wr_data_r5_pb of type 36
Object: \scbuf_dram_data_vld_r5_pb of type 36
Object: \scbuf_dram_data_mecc_r5_pb of type 36
Object: \scbuf_sctag_ev_uerr_r5_pb of type 36
Object: \scbuf_sctag_ev_cerr_r5_pb of type 36
Object: \work_scbuf_sig_buf of type 32
Object:  of type 8
Object:  of type 42
Object: \scbuf_scdata_fbdecc_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scbuf_scdata_fbdecc_c4_pb of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \scbuf_dram_wr_data_r5 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \scbuf_dram_wr_data_r5_pb of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \scbuf_dram_data_vld_r5 of type 608
Object: \scbuf_dram_data_vld_r5_pb of type 608
Object:  of type 8
Object: \scbuf_dram_data_mecc_r5 of type 608
Object: \scbuf_dram_data_mecc_r5_pb of type 608
Object:  of type 8
Object: \scbuf_sctag_ev_uerr_r5 of type 608
Object: \scbuf_sctag_ev_uerr_r5_pb of type 608
Object:  of type 8
Object: \scbuf_sctag_ev_cerr_r5 of type 608
Object: \scbuf_sctag_ev_cerr_r5_pb of type 608
Object: \scbuf_scdata_fbdecc_c4 of type 36
Object: \scbuf_dram_wr_data_r5 of type 36
Object: \scbuf_dram_data_vld_r5 of type 36
Object: \scbuf_dram_data_mecc_r5 of type 36
Object: \scbuf_sctag_ev_uerr_r5 of type 36
Object: \scbuf_sctag_ev_cerr_r5 of type 36
Object: \scbuf_scdata_fbdecc_c4_pb of type 36
Object: \scbuf_dram_wr_data_r5_pb of type 36
Object: \scbuf_dram_data_vld_r5_pb of type 36
Object: \scbuf_dram_data_mecc_r5_pb of type 36
Object: \scbuf_sctag_ev_uerr_r5_pb of type 36
Object: \scbuf_sctag_ev_cerr_r5_pb of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_scbuf_sig_buf&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x249e720] str=&#39;\work_scbuf_sig_buf&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x249e9e0] str=&#39;\scbuf_scdata_fbdecc_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x249edd0] str=&#39;\scbuf_dram_wr_data_r5&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x249efa0] str=&#39;\scbuf_dram_data_vld_r5&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x249f150] str=&#39;\scbuf_dram_data_mecc_r5&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x249f2e0] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x249f490] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x249f690] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x249f840] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x249f9f0] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x249fc30] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x249fd90] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x249ff40] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; input port=12
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a02f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0430] str=&#39;\scbuf_scdata_fbdecc_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a05e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a08e0] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0a90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0770] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0c40]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0f40] bits=&#39;00000000000000000000001001101111&#39;(32) range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a10f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a0dd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a12a0] str=&#39;\scbuf_dram_wr_data_r5&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1410]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a16f0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a18a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1580] str=&#39;\scbuf_dram_wr_data_r5_pb&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1a50]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1d50] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1f00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a1be0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a20b0] str=&#39;\scbuf_dram_data_vld_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a2270] str=&#39;\scbuf_dram_data_vld_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2c60]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2d80] str=&#39;\scbuf_dram_data_mecc_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2ef0] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3060]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3180] str=&#39;\scbuf_sctag_ev_uerr_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3340] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a35c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a36e0] str=&#39;\scbuf_sctag_ev_cerr_r5&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a3850] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\scbuf_scdata_fbdecc_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0.
Warning: reg &#39;\scbuf_dram_wr_data_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0.
Warning: reg &#39;\scbuf_dram_data_vld_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0.
Warning: reg &#39;\scbuf_dram_data_mecc_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0.
Warning: reg &#39;\scbuf_sctag_ev_uerr_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0.
Warning: reg &#39;\scbuf_sctag_ev_cerr_r5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x249e720] str=&#39;\work_scbuf_sig_buf&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x249e9e0] str=&#39;\scbuf_scdata_fbdecc_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&gt; [0x249edd0] str=&#39;\scbuf_dram_wr_data_r5&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x249efa0] str=&#39;\scbuf_dram_data_vld_r5&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&gt; [0x249f150] str=&#39;\scbuf_dram_data_mecc_r5&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x249f2e0] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&gt; [0x249f490] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x249f690] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&gt; [0x249f840] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x249f9f0] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&gt; [0x249fc30] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x249fd90] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&gt; [0x249ff40] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; input basic_prep port=12 range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a02f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0430 -&gt; 0x249e9e0] str=&#39;\scbuf_scdata_fbdecc_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a05e0] basic_prep range=[623:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a08e0] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0a90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0770 -&gt; 0x249f690] str=&#39;\scbuf_scdata_fbdecc_c4_pb&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0c40] basic_prep range=[623:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a0f40] bits=&#39;00000000000000000000001001101111&#39;(32) basic_prep range=[31:0] int=623
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>.0-49.0&gt; [0x24a10f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a0dd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a12a0 -&gt; 0x249edd0] str=&#39;\scbuf_dram_wr_data_r5&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1410] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a16f0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a18a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1580 -&gt; 0x249f840] str=&#39;\scbuf_dram_wr_data_r5_pb&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1a50] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1d50] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>.0-50.0&gt; [0x24a1f00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a1be0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a20b0 -&gt; 0x249efa0] str=&#39;\scbuf_dram_data_vld_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-51" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:51</a>.0-51.0&gt; [0x24a2270 -&gt; 0x249f9f0] str=&#39;\scbuf_dram_data_vld_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2c60] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2d80 -&gt; 0x249f150] str=&#39;\scbuf_dram_data_mecc_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-52" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:52</a>.0-52.0&gt; [0x24a2ef0 -&gt; 0x249fc30] str=&#39;\scbuf_dram_data_mecc_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3060] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3180 -&gt; 0x249f2e0] str=&#39;\scbuf_sctag_ev_uerr_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-53" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:53</a>.0-53.0&gt; [0x24a3340 -&gt; 0x249fd90] str=&#39;\scbuf_sctag_ev_uerr_r5_pb&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a35c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a36e0 -&gt; 0x249f490] str=&#39;\scbuf_sctag_ev_cerr_r5&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-54" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:54</a>.0-54.0&gt; [0x24a3850 -&gt; 0x249ff40] str=&#39;\scbuf_sctag_ev_cerr_r5_pb&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>: Warning: Range [623:0] select out of bounds on signal `\scbuf_scdata_fbdecc_c4&#39;: Setting 623 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>: Warning: Range [623:0] select out of bounds on signal `\scbuf_scdata_fbdecc_c4_pb&#39;: Setting 623 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-49" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:49</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 623&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \scbuf_scdata_fbdecc_c4 } = { 623&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \scbuf_scdata_fbdecc_c4_pb }
    new assignment: \scbuf_scdata_fbdecc_c4 = \scbuf_scdata_fbdecc_c4_pb.
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>: Warning: Range [63:0] select out of bounds on signal `\scbuf_dram_wr_data_r5&#39;: Setting 63 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>: Warning: Range [63:0] select out of bounds on signal `\scbuf_dram_wr_data_r5_pb&#39;: Setting 63 MSB bits to undef.
<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-50" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:50</a>: Warning: Ignoring assignment to constant bits:
    old assignment: { 63&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \scbuf_dram_wr_data_r5 } = { 63&#39;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \scbuf_dram_wr_data_r5_pb }
    new assignment: \scbuf_dram_wr_data_r5 = \scbuf_dram_wr_data_r5_pb.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_scbuf_sig_buf

2.2. Analyzing design hierarchy..
Top module:  \work_scbuf_sig_buf
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_scbuf_sig_buf..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_scbuf_sig_buf ===

   Number of wires:                 12
   Number of wire bits:             12
   Number of public wires:          12
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_scbuf_sig_buf..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_scbuf_sig_buf&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;scbuf_scdata_fbdecc_c4&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;scbuf_dram_wr_data_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;scbuf_dram_data_vld_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;scbuf_dram_data_mecc_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;scbuf_sctag_ev_uerr_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;scbuf_sctag_ev_cerr_r5&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7 ]
        },
        &#34;scbuf_scdata_fbdecc_c4_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;scbuf_dram_wr_data_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;scbuf_dram_data_vld_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;scbuf_dram_data_mecc_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;scbuf_sctag_ev_uerr_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;scbuf_sctag_ev_cerr_r5_pb&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 7 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;scbuf_dram_data_mecc_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;scbuf_dram_data_mecc_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scbuf_dram_data_vld_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34;
          }
        },
        &#34;scbuf_dram_data_vld_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34;
          }
        },
        &#34;scbuf_dram_wr_data_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;scbuf_dram_wr_data_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;scbuf_scdata_fbdecc_c4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34;
          }
        },
        &#34;scbuf_scdata_fbdecc_c4_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_cerr_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_cerr_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_uerr_r5&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34;
          }
        },
        &#34;scbuf_sctag_ev_uerr_r5_pb&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_scbuf_sig_buf&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_scbuf_sig_buf(scbuf_scdata_fbdecc_c4, scbuf_dram_wr_data_r5, scbuf_dram_data_vld_r5, scbuf_dram_data_mecc_r5, scbuf_sctag_ev_uerr_r5, scbuf_sctag_ev_cerr_r5, scbuf_scdata_fbdecc_c4_pb, scbuf_dram_wr_data_r5_pb, scbuf_dram_data_vld_r5_pb, scbuf_dram_data_mecc_r5_pb, scbuf_sctag_ev_uerr_r5_pb, scbuf_sctag_ev_cerr_r5_pb);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34; *)
  output scbuf_dram_data_mecc_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34; *)
  input scbuf_dram_data_mecc_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-24" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:24</a>.0-24.0&#34; *)
  output scbuf_dram_data_vld_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-28" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:28</a>.0-28.0&#34; *)
  input scbuf_dram_data_vld_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34; *)
  output scbuf_dram_wr_data_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34; *)
  input scbuf_dram_wr_data_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-23" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:23</a>.0-23.0&#34; *)
  output scbuf_scdata_fbdecc_c4;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-27" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:27</a>.0-27.0&#34; *)
  input scbuf_scdata_fbdecc_c4_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34; *)
  output scbuf_sctag_ev_cerr_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34; *)
  input scbuf_sctag_ev_cerr_r5_pb;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-25" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:25</a>.0-25.0&#34; *)
  output scbuf_sctag_ev_uerr_r5;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/scbuf_sig_buf.v.html#l-29" target="file-frame">third_party/tests/utd-sv/scbuf_sig_buf.v:29</a>.0-29.0&#34; *)
  input scbuf_sctag_ev_uerr_r5_pb;
  assign scbuf_scdata_fbdecc_c4 = scbuf_scdata_fbdecc_c4_pb;
  assign scbuf_dram_wr_data_r5 = scbuf_dram_wr_data_r5_pb;
  assign scbuf_dram_data_vld_r5 = scbuf_dram_data_vld_r5_pb;
  assign scbuf_dram_data_mecc_r5 = scbuf_dram_data_mecc_r5_pb;
  assign scbuf_sctag_ev_uerr_r5 = scbuf_sctag_ev_uerr_r5_pb;
  assign scbuf_sctag_ev_cerr_r5 = scbuf_sctag_ev_cerr_r5_pb;
endmodule

Warnings: 12 unique messages, 12 total
End of script. Logfile hash: 517f092e0f, CPU: user 0.01s system 0.00s, MEM: 12.68 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_verilog (0 sec), ...

</pre>
</body>