#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 15 13:57:47 2019
# Process ID: 14976
# Current directory: C:/VivadoProjects/project_blok7/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3440 C:\VivadoProjects\project_blok7\project\project.xpr
# Log file: C:/VivadoProjects/project_blok7/project/vivado.log
# Journal file: C:/VivadoProjects/project_blok7/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VivadoProjects/project_blok7/project/project.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files C:/VivadoProjects/project_blok7/project/project.srcs/constrs_1/new/constraint.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/VivadoProjects/project_blok7/project/project.srcs/constrs_1/new/constraint.xdc
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
place_ports clk K17
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_in[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {data_in[1]} {data_in[2]} {data_in[3]} {data_in[4]} {data_in[5]} {data_in[6]} {data_in[7]} {data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]}]]
set_property drive 4 [get_ports [list {data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]}]]
set_property slew SLOW [get_ports [list {data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]} sys_clk]]
set_property drive 4 [get_ports [list {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]}]]
set_property slew SLOW [get_ports [list {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]}]]
place_ports {data_in[0]} A14
place_ports {data_in[1]} A15
place_ports {data_in[2]} A16
place_ports {data_in[3]} A17
place_ports {data_in[4]} B15
place_ports {data_in[5]} C15
place_ports {data_in[6]} B16
place_ports {data_in[7]} C16
place_ports {data_out[7]} L1
place_ports {data_out[6]} P1
place_ports {data_out[5]} N3
place_ports {data_out[4]} P3
place_ports {data_out[3]} U3
place_ports {data_out[2]} W3
place_ports {data_out[1]} V3
place_ports {data_out[0]} V13
place_ports sys_clk W5
close [ open C:/VivadoProjects/project_blok7/project/project.srcs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 C:/VivadoProjects/project_blok7/project/project.srcs/constrs_1/new/constraint.xdc
set_property target_constrs_file C:/VivadoProjects/project_blok7/project/project.srcs/constrs_1/new/constraint.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
set_property iostandard LVCMOS33 [get_ports [list {testing[7]} {testing[5]} {testing[2]} {testing[3]} {testing[6]} {testing[0]} {testing[4]} {testing[1]}]]
set_property drive 4 [get_ports [list {testing[7]} {testing[5]} {testing[2]} {testing[3]} {testing[6]} {testing[0]} {testing[4]} {testing[1]}]]
place_ports {testing[0]} U16
place_ports {testing[1]} E19
place_ports {testing[2]} U19
place_ports {testing[3]} V19
place_ports {testing[4]} W18
place_ports {testing[5]} U15
place_ports {testing[6]} U14
place_ports {testing[7]} V14
save_constraints
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in]]
place_ports clk_in K17
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in]]
place_ports clk_in K17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close [ open C:/VivadoProjects/project_blok7/project/project.srcs/sources_1/new/DataReceving.vhd w ]
add_files C:/VivadoProjects/project_blok7/project/project.srcs/sources_1/new/DataReceving.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/VivadoProjects/project_blok7/project/project.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
