# Xilinx Ultrazed Development Board
# Run the script ultrazed_hdl_build.tcl to create the HDL for the Ultrazed board
# Some directory changes may be required
# A workable bitstream can be generated from this design.
