{"top":"global.resnet88",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U1031":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1033.out","add_all__U1039.in0"],
          ["mul_d1__U1035.out","add_all__U1039.in1"],
          ["add_all__U1040.in0","add_all__U1039.out"],
          ["mul_d2__U1037.out","add_all__U1040.in1"],
          ["add_all__U1041.in0","add_all__U1040.out"],
          ["const_term_U1038.out","add_all__U1041.in1"],
          ["self.out","add_all__U1041.out"],
          ["mul_d0__U1033.in0","coeff_0_U1032.out"],
          ["mul_d1__U1035.in0","coeff_1_U1034.out"],
          ["mul_d2__U1037.in0","coeff_2_U1036.out"],
          ["self.d.0","mul_d0__U1033.in1"],
          ["self.d.1","mul_d1__U1035.in1"],
          ["self.d.2","mul_d2__U1037.in1"]
        ]
      },
      "aff__U1066":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1076":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1073":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U1068":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1072":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1068.out","add_all__U1074.in0"],
          ["mul_d1__U1070.out","add_all__U1074.in1"],
          ["add_all__U1075.in0","add_all__U1074.out"],
          ["mul_d2__U1072.out","add_all__U1075.in1"],
          ["add_all__U1076.in0","add_all__U1075.out"],
          ["const_term_U1073.out","add_all__U1076.in1"],
          ["self.out","add_all__U1076.out"],
          ["mul_d0__U1068.in0","coeff_0_U1067.out"],
          ["mul_d1__U1070.in0","coeff_1_U1069.out"],
          ["mul_d2__U1072.in0","coeff_2_U1071.out"],
          ["self.d.0","mul_d0__U1068.in1"],
          ["self.d.1","mul_d1__U1070.in1"],
          ["self.d.2","mul_d2__U1072.in1"]
        ]
      },
      "aff__U1108":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1110.out","add_all__U1120.in0"],
          ["mul_d1__U1112.out","add_all__U1120.in1"],
          ["add_all__U1121.in0","add_all__U1120.out"],
          ["mul_d2__U1114.out","add_all__U1121.in1"],
          ["add_all__U1122.in0","add_all__U1121.out"],
          ["mul_d3__U1116.out","add_all__U1122.in1"],
          ["add_all__U1123.in0","add_all__U1122.out"],
          ["mul_d4__U1118.out","add_all__U1123.in1"],
          ["add_all__U1124.in0","add_all__U1123.out"],
          ["const_term_U1119.out","add_all__U1124.in1"],
          ["self.out","add_all__U1124.out"],
          ["mul_d0__U1110.in0","coeff_0_U1109.out"],
          ["mul_d1__U1112.in0","coeff_1_U1111.out"],
          ["mul_d2__U1114.in0","coeff_2_U1113.out"],
          ["mul_d3__U1116.in0","coeff_3_U1115.out"],
          ["mul_d4__U1118.in0","coeff_4_U1117.out"],
          ["self.d.0","mul_d0__U1110.in1"],
          ["self.d.1","mul_d1__U1112.in1"],
          ["self.d.2","mul_d2__U1114.in1"],
          ["self.d.3","mul_d3__U1116.in1"],
          ["self.d.4","mul_d4__U1118.in1"]
        ]
      },
      "aff__U1126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1128.out","add_all__U1138.in0"],
          ["mul_d1__U1130.out","add_all__U1138.in1"],
          ["add_all__U1139.in0","add_all__U1138.out"],
          ["mul_d2__U1132.out","add_all__U1139.in1"],
          ["add_all__U1140.in0","add_all__U1139.out"],
          ["mul_d3__U1134.out","add_all__U1140.in1"],
          ["add_all__U1141.in0","add_all__U1140.out"],
          ["mul_d4__U1136.out","add_all__U1141.in1"],
          ["add_all__U1142.in0","add_all__U1141.out"],
          ["const_term_U1137.out","add_all__U1142.in1"],
          ["self.out","add_all__U1142.out"],
          ["mul_d0__U1128.in0","coeff_0_U1127.out"],
          ["mul_d1__U1130.in0","coeff_1_U1129.out"],
          ["mul_d2__U1132.in0","coeff_2_U1131.out"],
          ["mul_d3__U1134.in0","coeff_3_U1133.out"],
          ["mul_d4__U1136.in0","coeff_4_U1135.out"],
          ["self.d.0","mul_d0__U1128.in1"],
          ["self.d.1","mul_d1__U1130.in1"],
          ["self.d.2","mul_d2__U1132.in1"],
          ["self.d.3","mul_d3__U1134.in1"],
          ["self.d.4","mul_d4__U1136.in1"]
        ]
      },
      "aff__U1144":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1146.out","add_all__U1156.in0"],
          ["mul_d1__U1148.out","add_all__U1156.in1"],
          ["add_all__U1157.in0","add_all__U1156.out"],
          ["mul_d2__U1150.out","add_all__U1157.in1"],
          ["add_all__U1158.in0","add_all__U1157.out"],
          ["mul_d3__U1152.out","add_all__U1158.in1"],
          ["add_all__U1159.in0","add_all__U1158.out"],
          ["mul_d4__U1154.out","add_all__U1159.in1"],
          ["add_all__U1160.in0","add_all__U1159.out"],
          ["const_term_U1155.out","add_all__U1160.in1"],
          ["self.out","add_all__U1160.out"],
          ["mul_d0__U1146.in0","coeff_0_U1145.out"],
          ["mul_d1__U1148.in0","coeff_1_U1147.out"],
          ["mul_d2__U1150.in0","coeff_2_U1149.out"],
          ["mul_d3__U1152.in0","coeff_3_U1151.out"],
          ["mul_d4__U1154.in0","coeff_4_U1153.out"],
          ["self.d.0","mul_d0__U1146.in1"],
          ["self.d.1","mul_d1__U1148.in1"],
          ["self.d.2","mul_d2__U1150.in1"],
          ["self.d.3","mul_d3__U1152.in1"],
          ["self.d.4","mul_d4__U1154.in1"]
        ]
      },
      "aff__U116":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U118.out","add_all__U124.in0"],
          ["mul_d1__U120.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["mul_d2__U122.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["const_term_U123.out","add_all__U126.in1"],
          ["self.out","add_all__U126.out"],
          ["mul_d0__U118.in0","coeff_0_U117.out"],
          ["mul_d1__U120.in0","coeff_1_U119.out"],
          ["mul_d2__U122.in0","coeff_2_U121.out"],
          ["self.d.0","mul_d0__U118.in1"],
          ["self.d.1","mul_d1__U120.in1"],
          ["self.d.2","mul_d2__U122.in1"]
        ]
      },
      "aff__U1162":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1164.out","add_all__U1174.in0"],
          ["mul_d1__U1166.out","add_all__U1174.in1"],
          ["add_all__U1175.in0","add_all__U1174.out"],
          ["mul_d2__U1168.out","add_all__U1175.in1"],
          ["add_all__U1176.in0","add_all__U1175.out"],
          ["mul_d3__U1170.out","add_all__U1176.in1"],
          ["add_all__U1177.in0","add_all__U1176.out"],
          ["mul_d4__U1172.out","add_all__U1177.in1"],
          ["add_all__U1178.in0","add_all__U1177.out"],
          ["const_term_U1173.out","add_all__U1178.in1"],
          ["self.out","add_all__U1178.out"],
          ["mul_d0__U1164.in0","coeff_0_U1163.out"],
          ["mul_d1__U1166.in0","coeff_1_U1165.out"],
          ["mul_d2__U1168.in0","coeff_2_U1167.out"],
          ["mul_d3__U1170.in0","coeff_3_U1169.out"],
          ["mul_d4__U1172.in0","coeff_4_U1171.out"],
          ["self.d.0","mul_d0__U1164.in1"],
          ["self.d.1","mul_d1__U1166.in1"],
          ["self.d.2","mul_d2__U1168.in1"],
          ["self.d.3","mul_d3__U1170.in1"],
          ["self.d.4","mul_d4__U1172.in1"]
        ]
      },
      "aff__U1180":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1182.out","add_all__U1192.in0"],
          ["mul_d1__U1184.out","add_all__U1192.in1"],
          ["add_all__U1193.in0","add_all__U1192.out"],
          ["mul_d2__U1186.out","add_all__U1193.in1"],
          ["add_all__U1194.in0","add_all__U1193.out"],
          ["mul_d3__U1188.out","add_all__U1194.in1"],
          ["add_all__U1195.in0","add_all__U1194.out"],
          ["mul_d4__U1190.out","add_all__U1195.in1"],
          ["add_all__U1196.in0","add_all__U1195.out"],
          ["const_term_U1191.out","add_all__U1196.in1"],
          ["self.out","add_all__U1196.out"],
          ["mul_d0__U1182.in0","coeff_0_U1181.out"],
          ["mul_d1__U1184.in0","coeff_1_U1183.out"],
          ["mul_d2__U1186.in0","coeff_2_U1185.out"],
          ["mul_d3__U1188.in0","coeff_3_U1187.out"],
          ["mul_d4__U1190.in0","coeff_4_U1189.out"],
          ["self.d.0","mul_d0__U1182.in1"],
          ["self.d.1","mul_d1__U1184.in1"],
          ["self.d.2","mul_d2__U1186.in1"],
          ["self.d.3","mul_d3__U1188.in1"],
          ["self.d.4","mul_d4__U1190.in1"]
        ]
      },
      "aff__U1198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1200.out","add_all__U1210.in0"],
          ["mul_d1__U1202.out","add_all__U1210.in1"],
          ["add_all__U1211.in0","add_all__U1210.out"],
          ["mul_d2__U1204.out","add_all__U1211.in1"],
          ["add_all__U1212.in0","add_all__U1211.out"],
          ["mul_d3__U1206.out","add_all__U1212.in1"],
          ["add_all__U1213.in0","add_all__U1212.out"],
          ["mul_d4__U1208.out","add_all__U1213.in1"],
          ["add_all__U1214.in0","add_all__U1213.out"],
          ["const_term_U1209.out","add_all__U1214.in1"],
          ["self.out","add_all__U1214.out"],
          ["mul_d0__U1200.in0","coeff_0_U1199.out"],
          ["mul_d1__U1202.in0","coeff_1_U1201.out"],
          ["mul_d2__U1204.in0","coeff_2_U1203.out"],
          ["mul_d3__U1206.in0","coeff_3_U1205.out"],
          ["mul_d4__U1208.in0","coeff_4_U1207.out"],
          ["self.d.0","mul_d0__U1200.in1"],
          ["self.d.1","mul_d1__U1202.in1"],
          ["self.d.2","mul_d2__U1204.in1"],
          ["self.d.3","mul_d3__U1206.in1"],
          ["self.d.4","mul_d4__U1208.in1"]
        ]
      },
      "aff__U1216":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1218.out","add_all__U1224.in0"],
          ["mul_d1__U1220.out","add_all__U1224.in1"],
          ["add_all__U1225.in0","add_all__U1224.out"],
          ["mul_d2__U1222.out","add_all__U1225.in1"],
          ["add_all__U1226.in0","add_all__U1225.out"],
          ["const_term_U1223.out","add_all__U1226.in1"],
          ["self.out","add_all__U1226.out"],
          ["mul_d0__U1218.in0","coeff_0_U1217.out"],
          ["mul_d1__U1220.in0","coeff_1_U1219.out"],
          ["mul_d2__U1222.in0","coeff_2_U1221.out"],
          ["self.d.0","mul_d0__U1218.in1"],
          ["self.d.1","mul_d1__U1220.in1"],
          ["self.d.2","mul_d2__U1222.in1"]
        ]
      },
      "aff__U1228":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1230.out","add_all__U1236.in0"],
          ["mul_d1__U1232.out","add_all__U1236.in1"],
          ["add_all__U1237.in0","add_all__U1236.out"],
          ["mul_d2__U1234.out","add_all__U1237.in1"],
          ["add_all__U1238.in0","add_all__U1237.out"],
          ["const_term_U1235.out","add_all__U1238.in1"],
          ["self.out","add_all__U1238.out"],
          ["mul_d0__U1230.in0","coeff_0_U1229.out"],
          ["mul_d1__U1232.in0","coeff_1_U1231.out"],
          ["mul_d2__U1234.in0","coeff_2_U1233.out"],
          ["self.d.0","mul_d0__U1230.in1"],
          ["self.d.1","mul_d1__U1232.in1"],
          ["self.d.2","mul_d2__U1234.in1"]
        ]
      },
      "aff__U1240":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1250":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1242.out","add_all__U1248.in0"],
          ["mul_d1__U1244.out","add_all__U1248.in1"],
          ["add_all__U1249.in0","add_all__U1248.out"],
          ["mul_d2__U1246.out","add_all__U1249.in1"],
          ["add_all__U1250.in0","add_all__U1249.out"],
          ["const_term_U1247.out","add_all__U1250.in1"],
          ["self.out","add_all__U1250.out"],
          ["mul_d0__U1242.in0","coeff_0_U1241.out"],
          ["mul_d1__U1244.in0","coeff_1_U1243.out"],
          ["mul_d2__U1246.in0","coeff_2_U1245.out"],
          ["self.d.0","mul_d0__U1242.in1"],
          ["self.d.1","mul_d1__U1244.in1"],
          ["self.d.2","mul_d2__U1246.in1"]
        ]
      },
      "aff__U1252":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1254.out","add_all__U1260.in0"],
          ["mul_d1__U1256.out","add_all__U1260.in1"],
          ["add_all__U1261.in0","add_all__U1260.out"],
          ["mul_d2__U1258.out","add_all__U1261.in1"],
          ["add_all__U1262.in0","add_all__U1261.out"],
          ["const_term_U1259.out","add_all__U1262.in1"],
          ["self.out","add_all__U1262.out"],
          ["mul_d0__U1254.in0","coeff_0_U1253.out"],
          ["mul_d1__U1256.in0","coeff_1_U1255.out"],
          ["mul_d2__U1258.in0","coeff_2_U1257.out"],
          ["self.d.0","mul_d0__U1254.in1"],
          ["self.d.1","mul_d1__U1256.in1"],
          ["self.d.2","mul_d2__U1258.in1"]
        ]
      },
      "aff__U1264":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1266.out","add_all__U1272.in0"],
          ["mul_d1__U1268.out","add_all__U1272.in1"],
          ["add_all__U1273.in0","add_all__U1272.out"],
          ["mul_d2__U1270.out","add_all__U1273.in1"],
          ["add_all__U1274.in0","add_all__U1273.out"],
          ["const_term_U1271.out","add_all__U1274.in1"],
          ["self.out","add_all__U1274.out"],
          ["mul_d0__U1266.in0","coeff_0_U1265.out"],
          ["mul_d1__U1268.in0","coeff_1_U1267.out"],
          ["mul_d2__U1270.in0","coeff_2_U1269.out"],
          ["self.d.0","mul_d0__U1266.in1"],
          ["self.d.1","mul_d1__U1268.in1"],
          ["self.d.2","mul_d2__U1270.in1"]
        ]
      },
      "aff__U1276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1278.out","add_all__U1284.in0"],
          ["mul_d1__U1280.out","add_all__U1284.in1"],
          ["add_all__U1285.in0","add_all__U1284.out"],
          ["mul_d2__U1282.out","add_all__U1285.in1"],
          ["add_all__U1286.in0","add_all__U1285.out"],
          ["const_term_U1283.out","add_all__U1286.in1"],
          ["self.out","add_all__U1286.out"],
          ["mul_d0__U1278.in0","coeff_0_U1277.out"],
          ["mul_d1__U1280.in0","coeff_1_U1279.out"],
          ["mul_d2__U1282.in0","coeff_2_U1281.out"],
          ["self.d.0","mul_d0__U1278.in1"],
          ["self.d.1","mul_d1__U1280.in1"],
          ["self.d.2","mul_d2__U1282.in1"]
        ]
      },
      "aff__U1288":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1290.out","add_all__U1296.in0"],
          ["mul_d1__U1292.out","add_all__U1296.in1"],
          ["add_all__U1297.in0","add_all__U1296.out"],
          ["mul_d2__U1294.out","add_all__U1297.in1"],
          ["add_all__U1298.in0","add_all__U1297.out"],
          ["const_term_U1295.out","add_all__U1298.in1"],
          ["self.out","add_all__U1298.out"],
          ["mul_d0__U1290.in0","coeff_0_U1289.out"],
          ["mul_d1__U1292.in0","coeff_1_U1291.out"],
          ["mul_d2__U1294.in0","coeff_2_U1293.out"],
          ["self.d.0","mul_d0__U1290.in1"],
          ["self.d.1","mul_d1__U1292.in1"],
          ["self.d.2","mul_d2__U1294.in1"]
        ]
      },
      "aff__U1300":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1302.out","add_all__U1308.in0"],
          ["mul_d1__U1304.out","add_all__U1308.in1"],
          ["add_all__U1309.in0","add_all__U1308.out"],
          ["mul_d2__U1306.out","add_all__U1309.in1"],
          ["add_all__U1310.in0","add_all__U1309.out"],
          ["const_term_U1307.out","add_all__U1310.in1"],
          ["self.out","add_all__U1310.out"],
          ["mul_d0__U1302.in0","coeff_0_U1301.out"],
          ["mul_d1__U1304.in0","coeff_1_U1303.out"],
          ["mul_d2__U1306.in0","coeff_2_U1305.out"],
          ["self.d.0","mul_d0__U1302.in1"],
          ["self.d.1","mul_d1__U1304.in1"],
          ["self.d.2","mul_d2__U1306.in1"]
        ]
      },
      "aff__U1312":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1314.out","add_all__U1324.in0"],
          ["mul_d1__U1316.out","add_all__U1324.in1"],
          ["add_all__U1325.in0","add_all__U1324.out"],
          ["mul_d2__U1318.out","add_all__U1325.in1"],
          ["add_all__U1326.in0","add_all__U1325.out"],
          ["mul_d3__U1320.out","add_all__U1326.in1"],
          ["add_all__U1327.in0","add_all__U1326.out"],
          ["mul_d4__U1322.out","add_all__U1327.in1"],
          ["add_all__U1328.in0","add_all__U1327.out"],
          ["const_term_U1323.out","add_all__U1328.in1"],
          ["self.out","add_all__U1328.out"],
          ["mul_d0__U1314.in0","coeff_0_U1313.out"],
          ["mul_d1__U1316.in0","coeff_1_U1315.out"],
          ["mul_d2__U1318.in0","coeff_2_U1317.out"],
          ["mul_d3__U1320.in0","coeff_3_U1319.out"],
          ["mul_d4__U1322.in0","coeff_4_U1321.out"],
          ["self.d.0","mul_d0__U1314.in1"],
          ["self.d.1","mul_d1__U1316.in1"],
          ["self.d.2","mul_d2__U1318.in1"],
          ["self.d.3","mul_d3__U1320.in1"],
          ["self.d.4","mul_d4__U1322.in1"]
        ]
      },
      "aff__U1330":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1335":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1332.out","add_all__U1342.in0"],
          ["mul_d1__U1334.out","add_all__U1342.in1"],
          ["add_all__U1343.in0","add_all__U1342.out"],
          ["mul_d2__U1336.out","add_all__U1343.in1"],
          ["add_all__U1344.in0","add_all__U1343.out"],
          ["mul_d3__U1338.out","add_all__U1344.in1"],
          ["add_all__U1345.in0","add_all__U1344.out"],
          ["mul_d4__U1340.out","add_all__U1345.in1"],
          ["add_all__U1346.in0","add_all__U1345.out"],
          ["const_term_U1341.out","add_all__U1346.in1"],
          ["self.out","add_all__U1346.out"],
          ["mul_d0__U1332.in0","coeff_0_U1331.out"],
          ["mul_d1__U1334.in0","coeff_1_U1333.out"],
          ["mul_d2__U1336.in0","coeff_2_U1335.out"],
          ["mul_d3__U1338.in0","coeff_3_U1337.out"],
          ["mul_d4__U1340.in0","coeff_4_U1339.out"],
          ["self.d.0","mul_d0__U1332.in1"],
          ["self.d.1","mul_d1__U1334.in1"],
          ["self.d.2","mul_d2__U1336.in1"],
          ["self.d.3","mul_d3__U1338.in1"],
          ["self.d.4","mul_d4__U1340.in1"]
        ]
      },
      "aff__U1348":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1356":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1350.out","add_all__U1360.in0"],
          ["mul_d1__U1352.out","add_all__U1360.in1"],
          ["add_all__U1361.in0","add_all__U1360.out"],
          ["mul_d2__U1354.out","add_all__U1361.in1"],
          ["add_all__U1362.in0","add_all__U1361.out"],
          ["mul_d3__U1356.out","add_all__U1362.in1"],
          ["add_all__U1363.in0","add_all__U1362.out"],
          ["mul_d4__U1358.out","add_all__U1363.in1"],
          ["add_all__U1364.in0","add_all__U1363.out"],
          ["const_term_U1359.out","add_all__U1364.in1"],
          ["self.out","add_all__U1364.out"],
          ["mul_d0__U1350.in0","coeff_0_U1349.out"],
          ["mul_d1__U1352.in0","coeff_1_U1351.out"],
          ["mul_d2__U1354.in0","coeff_2_U1353.out"],
          ["mul_d3__U1356.in0","coeff_3_U1355.out"],
          ["mul_d4__U1358.in0","coeff_4_U1357.out"],
          ["self.d.0","mul_d0__U1350.in1"],
          ["self.d.1","mul_d1__U1352.in1"],
          ["self.d.2","mul_d2__U1354.in1"],
          ["self.d.3","mul_d3__U1356.in1"],
          ["self.d.4","mul_d4__U1358.in1"]
        ]
      },
      "aff__U1366":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1376":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1368.out","add_all__U1378.in0"],
          ["mul_d1__U1370.out","add_all__U1378.in1"],
          ["add_all__U1379.in0","add_all__U1378.out"],
          ["mul_d2__U1372.out","add_all__U1379.in1"],
          ["add_all__U1380.in0","add_all__U1379.out"],
          ["mul_d3__U1374.out","add_all__U1380.in1"],
          ["add_all__U1381.in0","add_all__U1380.out"],
          ["mul_d4__U1376.out","add_all__U1381.in1"],
          ["add_all__U1382.in0","add_all__U1381.out"],
          ["const_term_U1377.out","add_all__U1382.in1"],
          ["self.out","add_all__U1382.out"],
          ["mul_d0__U1368.in0","coeff_0_U1367.out"],
          ["mul_d1__U1370.in0","coeff_1_U1369.out"],
          ["mul_d2__U1372.in0","coeff_2_U1371.out"],
          ["mul_d3__U1374.in0","coeff_3_U1373.out"],
          ["mul_d4__U1376.in0","coeff_4_U1375.out"],
          ["self.d.0","mul_d0__U1368.in1"],
          ["self.d.1","mul_d1__U1370.in1"],
          ["self.d.2","mul_d2__U1372.in1"],
          ["self.d.3","mul_d3__U1374.in1"],
          ["self.d.4","mul_d4__U1376.in1"]
        ]
      },
      "aff__U1384":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1386.out","add_all__U1396.in0"],
          ["mul_d1__U1388.out","add_all__U1396.in1"],
          ["add_all__U1397.in0","add_all__U1396.out"],
          ["mul_d2__U1390.out","add_all__U1397.in1"],
          ["add_all__U1398.in0","add_all__U1397.out"],
          ["mul_d3__U1392.out","add_all__U1398.in1"],
          ["add_all__U1399.in0","add_all__U1398.out"],
          ["mul_d4__U1394.out","add_all__U1399.in1"],
          ["add_all__U1400.in0","add_all__U1399.out"],
          ["const_term_U1395.out","add_all__U1400.in1"],
          ["self.out","add_all__U1400.out"],
          ["mul_d0__U1386.in0","coeff_0_U1385.out"],
          ["mul_d1__U1388.in0","coeff_1_U1387.out"],
          ["mul_d2__U1390.in0","coeff_2_U1389.out"],
          ["mul_d3__U1392.in0","coeff_3_U1391.out"],
          ["mul_d4__U1394.in0","coeff_4_U1393.out"],
          ["self.d.0","mul_d0__U1386.in1"],
          ["self.d.1","mul_d1__U1388.in1"],
          ["self.d.2","mul_d2__U1390.in1"],
          ["self.d.3","mul_d3__U1392.in1"],
          ["self.d.4","mul_d4__U1394.in1"]
        ]
      },
      "aff__U139":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U141":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U141.out","add_all__U147.in0"],
          ["mul_d1__U143.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["mul_d2__U145.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["const_term_U146.out","add_all__U149.in1"],
          ["self.out","add_all__U149.out"],
          ["mul_d0__U141.in0","coeff_0_U140.out"],
          ["mul_d1__U143.in0","coeff_1_U142.out"],
          ["mul_d2__U145.in0","coeff_2_U144.out"],
          ["self.d.0","mul_d0__U141.in1"],
          ["self.d.1","mul_d1__U143.in1"],
          ["self.d.2","mul_d2__U145.in1"]
        ]
      },
      "aff__U1402":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1414":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1404.out","add_all__U1414.in0"],
          ["mul_d1__U1406.out","add_all__U1414.in1"],
          ["add_all__U1415.in0","add_all__U1414.out"],
          ["mul_d2__U1408.out","add_all__U1415.in1"],
          ["add_all__U1416.in0","add_all__U1415.out"],
          ["mul_d3__U1410.out","add_all__U1416.in1"],
          ["add_all__U1417.in0","add_all__U1416.out"],
          ["mul_d4__U1412.out","add_all__U1417.in1"],
          ["add_all__U1418.in0","add_all__U1417.out"],
          ["const_term_U1413.out","add_all__U1418.in1"],
          ["self.out","add_all__U1418.out"],
          ["mul_d0__U1404.in0","coeff_0_U1403.out"],
          ["mul_d1__U1406.in0","coeff_1_U1405.out"],
          ["mul_d2__U1408.in0","coeff_2_U1407.out"],
          ["mul_d3__U1410.in0","coeff_3_U1409.out"],
          ["mul_d4__U1412.in0","coeff_4_U1411.out"],
          ["self.d.0","mul_d0__U1404.in1"],
          ["self.d.1","mul_d1__U1406.in1"],
          ["self.d.2","mul_d2__U1408.in1"],
          ["self.d.3","mul_d3__U1410.in1"],
          ["self.d.4","mul_d4__U1412.in1"]
        ]
      },
      "aff__U1420":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1422.out","add_all__U1432.in0"],
          ["mul_d1__U1424.out","add_all__U1432.in1"],
          ["add_all__U1433.in0","add_all__U1432.out"],
          ["mul_d2__U1426.out","add_all__U1433.in1"],
          ["add_all__U1434.in0","add_all__U1433.out"],
          ["mul_d3__U1428.out","add_all__U1434.in1"],
          ["add_all__U1435.in0","add_all__U1434.out"],
          ["mul_d4__U1430.out","add_all__U1435.in1"],
          ["add_all__U1436.in0","add_all__U1435.out"],
          ["const_term_U1431.out","add_all__U1436.in1"],
          ["self.out","add_all__U1436.out"],
          ["mul_d0__U1422.in0","coeff_0_U1421.out"],
          ["mul_d1__U1424.in0","coeff_1_U1423.out"],
          ["mul_d2__U1426.in0","coeff_2_U1425.out"],
          ["mul_d3__U1428.in0","coeff_3_U1427.out"],
          ["mul_d4__U1430.in0","coeff_4_U1429.out"],
          ["self.d.0","mul_d0__U1422.in1"],
          ["self.d.1","mul_d1__U1424.in1"],
          ["self.d.2","mul_d2__U1426.in1"],
          ["self.d.3","mul_d3__U1428.in1"],
          ["self.d.4","mul_d4__U1430.in1"]
        ]
      },
      "aff__U1438":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1440.out","add_all__U1450.in0"],
          ["mul_d1__U1442.out","add_all__U1450.in1"],
          ["add_all__U1451.in0","add_all__U1450.out"],
          ["mul_d2__U1444.out","add_all__U1451.in1"],
          ["add_all__U1452.in0","add_all__U1451.out"],
          ["mul_d3__U1446.out","add_all__U1452.in1"],
          ["add_all__U1453.in0","add_all__U1452.out"],
          ["mul_d4__U1448.out","add_all__U1453.in1"],
          ["add_all__U1454.in0","add_all__U1453.out"],
          ["const_term_U1449.out","add_all__U1454.in1"],
          ["self.out","add_all__U1454.out"],
          ["mul_d0__U1440.in0","coeff_0_U1439.out"],
          ["mul_d1__U1442.in0","coeff_1_U1441.out"],
          ["mul_d2__U1444.in0","coeff_2_U1443.out"],
          ["mul_d3__U1446.in0","coeff_3_U1445.out"],
          ["mul_d4__U1448.in0","coeff_4_U1447.out"],
          ["self.d.0","mul_d0__U1440.in1"],
          ["self.d.1","mul_d1__U1442.in1"],
          ["self.d.2","mul_d2__U1444.in1"],
          ["self.d.3","mul_d3__U1446.in1"],
          ["self.d.4","mul_d4__U1448.in1"]
        ]
      },
      "aff__U1456":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1458.out","add_all__U1468.in0"],
          ["mul_d1__U1460.out","add_all__U1468.in1"],
          ["add_all__U1469.in0","add_all__U1468.out"],
          ["mul_d2__U1462.out","add_all__U1469.in1"],
          ["add_all__U1470.in0","add_all__U1469.out"],
          ["mul_d3__U1464.out","add_all__U1470.in1"],
          ["add_all__U1471.in0","add_all__U1470.out"],
          ["mul_d4__U1466.out","add_all__U1471.in1"],
          ["add_all__U1472.in0","add_all__U1471.out"],
          ["const_term_U1467.out","add_all__U1472.in1"],
          ["self.out","add_all__U1472.out"],
          ["mul_d0__U1458.in0","coeff_0_U1457.out"],
          ["mul_d1__U1460.in0","coeff_1_U1459.out"],
          ["mul_d2__U1462.in0","coeff_2_U1461.out"],
          ["mul_d3__U1464.in0","coeff_3_U1463.out"],
          ["mul_d4__U1466.in0","coeff_4_U1465.out"],
          ["self.d.0","mul_d0__U1458.in1"],
          ["self.d.1","mul_d1__U1460.in1"],
          ["self.d.2","mul_d2__U1462.in1"],
          ["self.d.3","mul_d3__U1464.in1"],
          ["self.d.4","mul_d4__U1466.in1"]
        ]
      },
      "aff__U1474":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_4_U1483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1476.out","add_all__U1486.in0"],
          ["mul_d1__U1478.out","add_all__U1486.in1"],
          ["add_all__U1487.in0","add_all__U1486.out"],
          ["mul_d2__U1480.out","add_all__U1487.in1"],
          ["add_all__U1488.in0","add_all__U1487.out"],
          ["mul_d3__U1482.out","add_all__U1488.in1"],
          ["add_all__U1489.in0","add_all__U1488.out"],
          ["mul_d4__U1484.out","add_all__U1489.in1"],
          ["add_all__U1490.in0","add_all__U1489.out"],
          ["const_term_U1485.out","add_all__U1490.in1"],
          ["self.out","add_all__U1490.out"],
          ["mul_d0__U1476.in0","coeff_0_U1475.out"],
          ["mul_d1__U1478.in0","coeff_1_U1477.out"],
          ["mul_d2__U1480.in0","coeff_2_U1479.out"],
          ["mul_d3__U1482.in0","coeff_3_U1481.out"],
          ["mul_d4__U1484.in0","coeff_4_U1483.out"],
          ["self.d.0","mul_d0__U1476.in1"],
          ["self.d.1","mul_d1__U1478.in1"],
          ["self.d.2","mul_d2__U1480.in1"],
          ["self.d.3","mul_d3__U1482.in1"],
          ["self.d.4","mul_d4__U1484.in1"]
        ]
      },
      "aff__U1492":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1496":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1494.out","add_all__U1500.in0"],
          ["mul_d1__U1496.out","add_all__U1500.in1"],
          ["add_all__U1501.in0","add_all__U1500.out"],
          ["mul_d2__U1498.out","add_all__U1501.in1"],
          ["add_all__U1502.in0","add_all__U1501.out"],
          ["const_term_U1499.out","add_all__U1502.in1"],
          ["self.out","add_all__U1502.out"],
          ["mul_d0__U1494.in0","coeff_0_U1493.out"],
          ["mul_d1__U1496.in0","coeff_1_U1495.out"],
          ["mul_d2__U1498.in0","coeff_2_U1497.out"],
          ["self.d.0","mul_d0__U1494.in1"],
          ["self.d.1","mul_d1__U1496.in1"],
          ["self.d.2","mul_d2__U1498.in1"]
        ]
      },
      "aff__U1504":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1513":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1506.out","add_all__U1512.in0"],
          ["mul_d1__U1508.out","add_all__U1512.in1"],
          ["add_all__U1513.in0","add_all__U1512.out"],
          ["mul_d2__U1510.out","add_all__U1513.in1"],
          ["add_all__U1514.in0","add_all__U1513.out"],
          ["const_term_U1511.out","add_all__U1514.in1"],
          ["self.out","add_all__U1514.out"],
          ["mul_d0__U1506.in0","coeff_0_U1505.out"],
          ["mul_d1__U1508.in0","coeff_1_U1507.out"],
          ["mul_d2__U1510.in0","coeff_2_U1509.out"],
          ["self.d.0","mul_d0__U1506.in1"],
          ["self.d.1","mul_d1__U1508.in1"],
          ["self.d.2","mul_d2__U1510.in1"]
        ]
      },
      "aff__U1516":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1517":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1518":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1520":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1518.out","add_all__U1524.in0"],
          ["mul_d1__U1520.out","add_all__U1524.in1"],
          ["add_all__U1525.in0","add_all__U1524.out"],
          ["mul_d2__U1522.out","add_all__U1525.in1"],
          ["add_all__U1526.in0","add_all__U1525.out"],
          ["const_term_U1523.out","add_all__U1526.in1"],
          ["self.out","add_all__U1526.out"],
          ["mul_d0__U1518.in0","coeff_0_U1517.out"],
          ["mul_d1__U1520.in0","coeff_1_U1519.out"],
          ["mul_d2__U1522.in0","coeff_2_U1521.out"],
          ["self.d.0","mul_d0__U1518.in1"],
          ["self.d.1","mul_d1__U1520.in1"],
          ["self.d.2","mul_d2__U1522.in1"]
        ]
      },
      "aff__U1528":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1532":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1530.out","add_all__U1536.in0"],
          ["mul_d1__U1532.out","add_all__U1536.in1"],
          ["add_all__U1537.in0","add_all__U1536.out"],
          ["mul_d2__U1534.out","add_all__U1537.in1"],
          ["add_all__U1538.in0","add_all__U1537.out"],
          ["const_term_U1535.out","add_all__U1538.in1"],
          ["self.out","add_all__U1538.out"],
          ["mul_d0__U1530.in0","coeff_0_U1529.out"],
          ["mul_d1__U1532.in0","coeff_1_U1531.out"],
          ["mul_d2__U1534.in0","coeff_2_U1533.out"],
          ["self.d.0","mul_d0__U1530.in1"],
          ["self.d.1","mul_d1__U1532.in1"],
          ["self.d.2","mul_d2__U1534.in1"]
        ]
      },
      "aff__U1540":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1542.out","add_all__U1548.in0"],
          ["mul_d1__U1544.out","add_all__U1548.in1"],
          ["add_all__U1549.in0","add_all__U1548.out"],
          ["mul_d2__U1546.out","add_all__U1549.in1"],
          ["add_all__U1550.in0","add_all__U1549.out"],
          ["const_term_U1547.out","add_all__U1550.in1"],
          ["self.out","add_all__U1550.out"],
          ["mul_d0__U1542.in0","coeff_0_U1541.out"],
          ["mul_d1__U1544.in0","coeff_1_U1543.out"],
          ["mul_d2__U1546.in0","coeff_2_U1545.out"],
          ["self.d.0","mul_d0__U1542.in1"],
          ["self.d.1","mul_d1__U1544.in1"],
          ["self.d.2","mul_d2__U1546.in1"]
        ]
      },
      "aff__U1552":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1554.out","add_all__U1560.in0"],
          ["mul_d1__U1556.out","add_all__U1560.in1"],
          ["add_all__U1561.in0","add_all__U1560.out"],
          ["mul_d2__U1558.out","add_all__U1561.in1"],
          ["add_all__U1562.in0","add_all__U1561.out"],
          ["const_term_U1559.out","add_all__U1562.in1"],
          ["self.out","add_all__U1562.out"],
          ["mul_d0__U1554.in0","coeff_0_U1553.out"],
          ["mul_d1__U1556.in0","coeff_1_U1555.out"],
          ["mul_d2__U1558.in0","coeff_2_U1557.out"],
          ["self.d.0","mul_d0__U1554.in1"],
          ["self.d.1","mul_d1__U1556.in1"],
          ["self.d.2","mul_d2__U1558.in1"]
        ]
      },
      "aff__U1564":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1566.out","add_all__U1572.in0"],
          ["mul_d1__U1568.out","add_all__U1572.in1"],
          ["add_all__U1573.in0","add_all__U1572.out"],
          ["mul_d2__U1570.out","add_all__U1573.in1"],
          ["add_all__U1574.in0","add_all__U1573.out"],
          ["const_term_U1571.out","add_all__U1574.in1"],
          ["self.out","add_all__U1574.out"],
          ["mul_d0__U1566.in0","coeff_0_U1565.out"],
          ["mul_d1__U1568.in0","coeff_1_U1567.out"],
          ["mul_d2__U1570.in0","coeff_2_U1569.out"],
          ["self.d.0","mul_d0__U1566.in1"],
          ["self.d.1","mul_d1__U1568.in1"],
          ["self.d.2","mul_d2__U1570.in1"]
        ]
      },
      "aff__U1576":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1578.out","add_all__U1584.in0"],
          ["mul_d1__U1580.out","add_all__U1584.in1"],
          ["add_all__U1585.in0","add_all__U1584.out"],
          ["mul_d2__U1582.out","add_all__U1585.in1"],
          ["add_all__U1586.in0","add_all__U1585.out"],
          ["const_term_U1583.out","add_all__U1586.in1"],
          ["self.out","add_all__U1586.out"],
          ["mul_d0__U1578.in0","coeff_0_U1577.out"],
          ["mul_d1__U1580.in0","coeff_1_U1579.out"],
          ["mul_d2__U1582.in0","coeff_2_U1581.out"],
          ["self.d.0","mul_d0__U1578.in1"],
          ["self.d.1","mul_d1__U1580.in1"],
          ["self.d.2","mul_d2__U1582.in1"]
        ]
      },
      "aff__U162":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U164.out","add_all__U170.in0"],
          ["mul_d1__U166.out","add_all__U170.in1"],
          ["add_all__U171.in0","add_all__U170.out"],
          ["mul_d2__U168.out","add_all__U171.in1"],
          ["add_all__U172.in0","add_all__U171.out"],
          ["const_term_U169.out","add_all__U172.in1"],
          ["self.out","add_all__U172.out"],
          ["mul_d0__U164.in0","coeff_0_U163.out"],
          ["mul_d1__U166.in0","coeff_1_U165.out"],
          ["mul_d2__U168.in0","coeff_2_U167.out"],
          ["self.d.0","mul_d0__U164.in1"],
          ["self.d.1","mul_d1__U166.in1"],
          ["self.d.2","mul_d2__U168.in1"]
        ]
      },
      "aff__U1820":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1822.out","add_all__U1828.in0"],
          ["mul_d1__U1824.out","add_all__U1828.in1"],
          ["add_all__U1829.in0","add_all__U1828.out"],
          ["mul_d2__U1826.out","add_all__U1829.in1"],
          ["add_all__U1830.in0","add_all__U1829.out"],
          ["const_term_U1827.out","add_all__U1830.in1"],
          ["self.out","add_all__U1830.out"],
          ["mul_d0__U1822.in0","coeff_0_U1821.out"],
          ["mul_d1__U1824.in0","coeff_1_U1823.out"],
          ["mul_d2__U1826.in0","coeff_2_U1825.out"],
          ["self.d.0","mul_d0__U1822.in1"],
          ["self.d.1","mul_d1__U1824.in1"],
          ["self.d.2","mul_d2__U1826.in1"]
        ]
      },
      "aff__U1832":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1839":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1838":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1834.out","add_all__U1840.in0"],
          ["mul_d1__U1836.out","add_all__U1840.in1"],
          ["add_all__U1841.in0","add_all__U1840.out"],
          ["mul_d2__U1838.out","add_all__U1841.in1"],
          ["add_all__U1842.in0","add_all__U1841.out"],
          ["const_term_U1839.out","add_all__U1842.in1"],
          ["self.out","add_all__U1842.out"],
          ["mul_d0__U1834.in0","coeff_0_U1833.out"],
          ["mul_d1__U1836.in0","coeff_1_U1835.out"],
          ["mul_d2__U1838.in0","coeff_2_U1837.out"],
          ["self.d.0","mul_d0__U1834.in1"],
          ["self.d.1","mul_d1__U1836.in1"],
          ["self.d.2","mul_d2__U1838.in1"]
        ]
      },
      "aff__U1844":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1852":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1853":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1846.out","add_all__U1852.in0"],
          ["mul_d1__U1848.out","add_all__U1852.in1"],
          ["add_all__U1853.in0","add_all__U1852.out"],
          ["mul_d2__U1850.out","add_all__U1853.in1"],
          ["add_all__U1854.in0","add_all__U1853.out"],
          ["const_term_U1851.out","add_all__U1854.in1"],
          ["self.out","add_all__U1854.out"],
          ["mul_d0__U1846.in0","coeff_0_U1845.out"],
          ["mul_d1__U1848.in0","coeff_1_U1847.out"],
          ["mul_d2__U1850.in0","coeff_2_U1849.out"],
          ["self.d.0","mul_d0__U1846.in1"],
          ["self.d.1","mul_d1__U1848.in1"],
          ["self.d.2","mul_d2__U1850.in1"]
        ]
      },
      "aff__U185":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c0"]}
          },
          "coeff_2_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_4_U194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U187.out","add_all__U197.in0"],
          ["mul_d1__U189.out","add_all__U197.in1"],
          ["add_all__U198.in0","add_all__U197.out"],
          ["mul_d2__U191.out","add_all__U198.in1"],
          ["add_all__U199.in0","add_all__U198.out"],
          ["mul_d3__U193.out","add_all__U199.in1"],
          ["add_all__U200.in0","add_all__U199.out"],
          ["mul_d4__U195.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["const_term_U196.out","add_all__U201.in1"],
          ["self.out","add_all__U201.out"],
          ["mul_d0__U187.in0","coeff_0_U186.out"],
          ["mul_d1__U189.in0","coeff_1_U188.out"],
          ["mul_d2__U191.in0","coeff_2_U190.out"],
          ["mul_d3__U193.in0","coeff_3_U192.out"],
          ["mul_d4__U195.in0","coeff_4_U194.out"],
          ["self.d.0","mul_d0__U187.in1"],
          ["self.d.1","mul_d1__U189.in1"],
          ["self.d.2","mul_d2__U191.in1"],
          ["self.d.3","mul_d3__U193.in1"],
          ["self.d.4","mul_d4__U195.in1"]
        ]
      },
      "aff__U1856":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1858.out","add_all__U1864.in0"],
          ["mul_d1__U1860.out","add_all__U1864.in1"],
          ["add_all__U1865.in0","add_all__U1864.out"],
          ["mul_d2__U1862.out","add_all__U1865.in1"],
          ["add_all__U1866.in0","add_all__U1865.out"],
          ["const_term_U1863.out","add_all__U1866.in1"],
          ["self.out","add_all__U1866.out"],
          ["mul_d0__U1858.in0","coeff_0_U1857.out"],
          ["mul_d1__U1860.in0","coeff_1_U1859.out"],
          ["mul_d2__U1862.in0","coeff_2_U1861.out"],
          ["self.d.0","mul_d0__U1858.in1"],
          ["self.d.1","mul_d1__U1860.in1"],
          ["self.d.2","mul_d2__U1862.in1"]
        ]
      },
      "aff__U1868":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1875":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1870.out","add_all__U1876.in0"],
          ["mul_d1__U1872.out","add_all__U1876.in1"],
          ["add_all__U1877.in0","add_all__U1876.out"],
          ["mul_d2__U1874.out","add_all__U1877.in1"],
          ["add_all__U1878.in0","add_all__U1877.out"],
          ["const_term_U1875.out","add_all__U1878.in1"],
          ["self.out","add_all__U1878.out"],
          ["mul_d0__U1870.in0","coeff_0_U1869.out"],
          ["mul_d1__U1872.in0","coeff_1_U1871.out"],
          ["mul_d2__U1874.in0","coeff_2_U1873.out"],
          ["self.d.0","mul_d0__U1870.in1"],
          ["self.d.1","mul_d1__U1872.in1"],
          ["self.d.2","mul_d2__U1874.in1"]
        ]
      },
      "aff__U1880":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1882.out","add_all__U1888.in0"],
          ["mul_d1__U1884.out","add_all__U1888.in1"],
          ["add_all__U1889.in0","add_all__U1888.out"],
          ["mul_d2__U1886.out","add_all__U1889.in1"],
          ["add_all__U1890.in0","add_all__U1889.out"],
          ["const_term_U1887.out","add_all__U1890.in1"],
          ["self.out","add_all__U1890.out"],
          ["mul_d0__U1882.in0","coeff_0_U1881.out"],
          ["mul_d1__U1884.in0","coeff_1_U1883.out"],
          ["mul_d2__U1886.in0","coeff_2_U1885.out"],
          ["self.d.0","mul_d0__U1882.in1"],
          ["self.d.1","mul_d1__U1884.in1"],
          ["self.d.2","mul_d2__U1886.in1"]
        ]
      },
      "aff__U1892":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1895":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1896":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1894.out","add_all__U1900.in0"],
          ["mul_d1__U1896.out","add_all__U1900.in1"],
          ["add_all__U1901.in0","add_all__U1900.out"],
          ["mul_d2__U1898.out","add_all__U1901.in1"],
          ["add_all__U1902.in0","add_all__U1901.out"],
          ["const_term_U1899.out","add_all__U1902.in1"],
          ["self.out","add_all__U1902.out"],
          ["mul_d0__U1894.in0","coeff_0_U1893.out"],
          ["mul_d1__U1896.in0","coeff_1_U1895.out"],
          ["mul_d2__U1898.in0","coeff_2_U1897.out"],
          ["self.d.0","mul_d0__U1894.in1"],
          ["self.d.1","mul_d1__U1896.in1"],
          ["self.d.2","mul_d2__U1898.in1"]
        ]
      },
      "aff__U1904":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1914":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1906.out","add_all__U1912.in0"],
          ["mul_d1__U1908.out","add_all__U1912.in1"],
          ["add_all__U1913.in0","add_all__U1912.out"],
          ["mul_d2__U1910.out","add_all__U1913.in1"],
          ["add_all__U1914.in0","add_all__U1913.out"],
          ["const_term_U1911.out","add_all__U1914.in1"],
          ["self.out","add_all__U1914.out"],
          ["mul_d0__U1906.in0","coeff_0_U1905.out"],
          ["mul_d1__U1908.in0","coeff_1_U1907.out"],
          ["mul_d2__U1910.in0","coeff_2_U1909.out"],
          ["self.d.0","mul_d0__U1906.in1"],
          ["self.d.1","mul_d1__U1908.in1"],
          ["self.d.2","mul_d2__U1910.in1"]
        ]
      },
      "aff__U1916":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U1925":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1918.out","add_all__U1928.in0"],
          ["mul_d1__U1920.out","add_all__U1928.in1"],
          ["add_all__U1929.in0","add_all__U1928.out"],
          ["mul_d2__U1922.out","add_all__U1929.in1"],
          ["add_all__U1930.in0","add_all__U1929.out"],
          ["mul_d3__U1924.out","add_all__U1930.in1"],
          ["add_all__U1931.in0","add_all__U1930.out"],
          ["mul_d4__U1926.out","add_all__U1931.in1"],
          ["add_all__U1932.in0","add_all__U1931.out"],
          ["const_term_U1927.out","add_all__U1932.in1"],
          ["self.out","add_all__U1932.out"],
          ["mul_d0__U1918.in0","coeff_0_U1917.out"],
          ["mul_d1__U1920.in0","coeff_1_U1919.out"],
          ["mul_d2__U1922.in0","coeff_2_U1921.out"],
          ["mul_d3__U1924.in0","coeff_3_U1923.out"],
          ["mul_d4__U1926.in0","coeff_4_U1925.out"],
          ["self.d.0","mul_d0__U1918.in1"],
          ["self.d.1","mul_d1__U1920.in1"],
          ["self.d.2","mul_d2__U1922.in1"],
          ["self.d.3","mul_d3__U1924.in1"],
          ["self.d.4","mul_d4__U1926.in1"]
        ]
      },
      "aff__U1934":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U1943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1936.out","add_all__U1946.in0"],
          ["mul_d1__U1938.out","add_all__U1946.in1"],
          ["add_all__U1947.in0","add_all__U1946.out"],
          ["mul_d2__U1940.out","add_all__U1947.in1"],
          ["add_all__U1948.in0","add_all__U1947.out"],
          ["mul_d3__U1942.out","add_all__U1948.in1"],
          ["add_all__U1949.in0","add_all__U1948.out"],
          ["mul_d4__U1944.out","add_all__U1949.in1"],
          ["add_all__U1950.in0","add_all__U1949.out"],
          ["const_term_U1945.out","add_all__U1950.in1"],
          ["self.out","add_all__U1950.out"],
          ["mul_d0__U1936.in0","coeff_0_U1935.out"],
          ["mul_d1__U1938.in0","coeff_1_U1937.out"],
          ["mul_d2__U1940.in0","coeff_2_U1939.out"],
          ["mul_d3__U1942.in0","coeff_3_U1941.out"],
          ["mul_d4__U1944.in0","coeff_4_U1943.out"],
          ["self.d.0","mul_d0__U1936.in1"],
          ["self.d.1","mul_d1__U1938.in1"],
          ["self.d.2","mul_d2__U1940.in1"],
          ["self.d.3","mul_d3__U1942.in1"],
          ["self.d.4","mul_d4__U1944.in1"]
        ]
      },
      "aff__U1952":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1953":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1959":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U1961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1954.out","add_all__U1964.in0"],
          ["mul_d1__U1956.out","add_all__U1964.in1"],
          ["add_all__U1965.in0","add_all__U1964.out"],
          ["mul_d2__U1958.out","add_all__U1965.in1"],
          ["add_all__U1966.in0","add_all__U1965.out"],
          ["mul_d3__U1960.out","add_all__U1966.in1"],
          ["add_all__U1967.in0","add_all__U1966.out"],
          ["mul_d4__U1962.out","add_all__U1967.in1"],
          ["add_all__U1968.in0","add_all__U1967.out"],
          ["const_term_U1963.out","add_all__U1968.in1"],
          ["self.out","add_all__U1968.out"],
          ["mul_d0__U1954.in0","coeff_0_U1953.out"],
          ["mul_d1__U1956.in0","coeff_1_U1955.out"],
          ["mul_d2__U1958.in0","coeff_2_U1957.out"],
          ["mul_d3__U1960.in0","coeff_3_U1959.out"],
          ["mul_d4__U1962.in0","coeff_4_U1961.out"],
          ["self.d.0","mul_d0__U1954.in1"],
          ["self.d.1","mul_d1__U1956.in1"],
          ["self.d.2","mul_d2__U1958.in1"],
          ["self.d.3","mul_d3__U1960.in1"],
          ["self.d.4","mul_d4__U1962.in1"]
        ]
      },
      "aff__U1970":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1977":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U1979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1981":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1972.out","add_all__U1982.in0"],
          ["mul_d1__U1974.out","add_all__U1982.in1"],
          ["add_all__U1983.in0","add_all__U1982.out"],
          ["mul_d2__U1976.out","add_all__U1983.in1"],
          ["add_all__U1984.in0","add_all__U1983.out"],
          ["mul_d3__U1978.out","add_all__U1984.in1"],
          ["add_all__U1985.in0","add_all__U1984.out"],
          ["mul_d4__U1980.out","add_all__U1985.in1"],
          ["add_all__U1986.in0","add_all__U1985.out"],
          ["const_term_U1981.out","add_all__U1986.in1"],
          ["self.out","add_all__U1986.out"],
          ["mul_d0__U1972.in0","coeff_0_U1971.out"],
          ["mul_d1__U1974.in0","coeff_1_U1973.out"],
          ["mul_d2__U1976.in0","coeff_2_U1975.out"],
          ["mul_d3__U1978.in0","coeff_3_U1977.out"],
          ["mul_d4__U1980.in0","coeff_4_U1979.out"],
          ["self.d.0","mul_d0__U1972.in1"],
          ["self.d.1","mul_d1__U1974.in1"],
          ["self.d.2","mul_d2__U1976.in1"],
          ["self.d.3","mul_d3__U1978.in1"],
          ["self.d.4","mul_d4__U1980.in1"]
        ]
      },
      "aff__U1988":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U1993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U1995":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U1997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1990.out","add_all__U2000.in0"],
          ["mul_d1__U1992.out","add_all__U2000.in1"],
          ["add_all__U2001.in0","add_all__U2000.out"],
          ["mul_d2__U1994.out","add_all__U2001.in1"],
          ["add_all__U2002.in0","add_all__U2001.out"],
          ["mul_d3__U1996.out","add_all__U2002.in1"],
          ["add_all__U2003.in0","add_all__U2002.out"],
          ["mul_d4__U1998.out","add_all__U2003.in1"],
          ["add_all__U2004.in0","add_all__U2003.out"],
          ["const_term_U1999.out","add_all__U2004.in1"],
          ["self.out","add_all__U2004.out"],
          ["mul_d0__U1990.in0","coeff_0_U1989.out"],
          ["mul_d1__U1992.in0","coeff_1_U1991.out"],
          ["mul_d2__U1994.in0","coeff_2_U1993.out"],
          ["mul_d3__U1996.in0","coeff_3_U1995.out"],
          ["mul_d4__U1998.in0","coeff_4_U1997.out"],
          ["self.d.0","mul_d0__U1990.in1"],
          ["self.d.1","mul_d1__U1992.in1"],
          ["self.d.2","mul_d2__U1994.in1"],
          ["self.d.3","mul_d3__U1996.in1"],
          ["self.d.4","mul_d4__U1998.in1"]
        ]
      },
      "aff__U2006":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2011":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2017":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2008.out","add_all__U2018.in0"],
          ["mul_d1__U2010.out","add_all__U2018.in1"],
          ["add_all__U2019.in0","add_all__U2018.out"],
          ["mul_d2__U2012.out","add_all__U2019.in1"],
          ["add_all__U2020.in0","add_all__U2019.out"],
          ["mul_d3__U2014.out","add_all__U2020.in1"],
          ["add_all__U2021.in0","add_all__U2020.out"],
          ["mul_d4__U2016.out","add_all__U2021.in1"],
          ["add_all__U2022.in0","add_all__U2021.out"],
          ["const_term_U2017.out","add_all__U2022.in1"],
          ["self.out","add_all__U2022.out"],
          ["mul_d0__U2008.in0","coeff_0_U2007.out"],
          ["mul_d1__U2010.in0","coeff_1_U2009.out"],
          ["mul_d2__U2012.in0","coeff_2_U2011.out"],
          ["mul_d3__U2014.in0","coeff_3_U2013.out"],
          ["mul_d4__U2016.in0","coeff_4_U2015.out"],
          ["self.d.0","mul_d0__U2008.in1"],
          ["self.d.1","mul_d1__U2010.in1"],
          ["self.d.2","mul_d2__U2012.in1"],
          ["self.d.3","mul_d3__U2014.in1"],
          ["self.d.4","mul_d4__U2016.in1"]
        ]
      },
      "aff__U2024":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2025":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2028":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2026.out","add_all__U2036.in0"],
          ["mul_d1__U2028.out","add_all__U2036.in1"],
          ["add_all__U2037.in0","add_all__U2036.out"],
          ["mul_d2__U2030.out","add_all__U2037.in1"],
          ["add_all__U2038.in0","add_all__U2037.out"],
          ["mul_d3__U2032.out","add_all__U2038.in1"],
          ["add_all__U2039.in0","add_all__U2038.out"],
          ["mul_d4__U2034.out","add_all__U2039.in1"],
          ["add_all__U2040.in0","add_all__U2039.out"],
          ["const_term_U2035.out","add_all__U2040.in1"],
          ["self.out","add_all__U2040.out"],
          ["mul_d0__U2026.in0","coeff_0_U2025.out"],
          ["mul_d1__U2028.in0","coeff_1_U2027.out"],
          ["mul_d2__U2030.in0","coeff_2_U2029.out"],
          ["mul_d3__U2032.in0","coeff_3_U2031.out"],
          ["mul_d4__U2034.in0","coeff_4_U2033.out"],
          ["self.d.0","mul_d0__U2026.in1"],
          ["self.d.1","mul_d1__U2028.in1"],
          ["self.d.2","mul_d2__U2030.in1"],
          ["self.d.3","mul_d3__U2032.in1"],
          ["self.d.4","mul_d4__U2034.in1"]
        ]
      },
      "aff__U2042":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U2047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_4_U2051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U2053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2052":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2044.out","add_all__U2054.in0"],
          ["mul_d1__U2046.out","add_all__U2054.in1"],
          ["add_all__U2055.in0","add_all__U2054.out"],
          ["mul_d2__U2048.out","add_all__U2055.in1"],
          ["add_all__U2056.in0","add_all__U2055.out"],
          ["mul_d3__U2050.out","add_all__U2056.in1"],
          ["add_all__U2057.in0","add_all__U2056.out"],
          ["mul_d4__U2052.out","add_all__U2057.in1"],
          ["add_all__U2058.in0","add_all__U2057.out"],
          ["const_term_U2053.out","add_all__U2058.in1"],
          ["self.out","add_all__U2058.out"],
          ["mul_d0__U2044.in0","coeff_0_U2043.out"],
          ["mul_d1__U2046.in0","coeff_1_U2045.out"],
          ["mul_d2__U2048.in0","coeff_2_U2047.out"],
          ["mul_d3__U2050.in0","coeff_3_U2049.out"],
          ["mul_d4__U2052.in0","coeff_4_U2051.out"],
          ["self.d.0","mul_d0__U2044.in1"],
          ["self.d.1","mul_d1__U2046.in1"],
          ["self.d.2","mul_d2__U2048.in1"],
          ["self.d.3","mul_d3__U2050.in1"],
          ["self.d.4","mul_d4__U2052.in1"]
        ]
      },
      "aff__U2124":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2136":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2137":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2126.out","add_all__U2136.in0"],
          ["mul_d1__U2128.out","add_all__U2136.in1"],
          ["add_all__U2137.in0","add_all__U2136.out"],
          ["mul_d2__U2130.out","add_all__U2137.in1"],
          ["add_all__U2138.in0","add_all__U2137.out"],
          ["mul_d3__U2132.out","add_all__U2138.in1"],
          ["add_all__U2139.in0","add_all__U2138.out"],
          ["mul_d4__U2134.out","add_all__U2139.in1"],
          ["add_all__U2140.in0","add_all__U2139.out"],
          ["const_term_U2135.out","add_all__U2140.in1"],
          ["self.out","add_all__U2140.out"],
          ["mul_d0__U2126.in0","coeff_0_U2125.out"],
          ["mul_d1__U2128.in0","coeff_1_U2127.out"],
          ["mul_d2__U2130.in0","coeff_2_U2129.out"],
          ["mul_d3__U2132.in0","coeff_3_U2131.out"],
          ["mul_d4__U2134.in0","coeff_4_U2133.out"],
          ["self.d.0","mul_d0__U2126.in1"],
          ["self.d.1","mul_d1__U2128.in1"],
          ["self.d.2","mul_d2__U2130.in1"],
          ["self.d.3","mul_d3__U2132.in1"],
          ["self.d.4","mul_d4__U2134.in1"]
        ]
      },
      "aff__U2142":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const_term_U2153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2144.out","add_all__U2154.in0"],
          ["mul_d1__U2146.out","add_all__U2154.in1"],
          ["add_all__U2155.in0","add_all__U2154.out"],
          ["mul_d2__U2148.out","add_all__U2155.in1"],
          ["add_all__U2156.in0","add_all__U2155.out"],
          ["mul_d3__U2150.out","add_all__U2156.in1"],
          ["add_all__U2157.in0","add_all__U2156.out"],
          ["mul_d4__U2152.out","add_all__U2157.in1"],
          ["add_all__U2158.in0","add_all__U2157.out"],
          ["const_term_U2153.out","add_all__U2158.in1"],
          ["self.out","add_all__U2158.out"],
          ["mul_d0__U2144.in0","coeff_0_U2143.out"],
          ["mul_d1__U2146.in0","coeff_1_U2145.out"],
          ["mul_d2__U2148.in0","coeff_2_U2147.out"],
          ["mul_d3__U2150.in0","coeff_3_U2149.out"],
          ["mul_d4__U2152.in0","coeff_4_U2151.out"],
          ["self.d.0","mul_d0__U2144.in1"],
          ["self.d.1","mul_d1__U2146.in1"],
          ["self.d.2","mul_d2__U2148.in1"],
          ["self.d.3","mul_d3__U2150.in1"],
          ["self.d.4","mul_d4__U2152.in1"]
        ]
      },
      "aff__U2160":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2173":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2174":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2162.out","add_all__U2172.in0"],
          ["mul_d1__U2164.out","add_all__U2172.in1"],
          ["add_all__U2173.in0","add_all__U2172.out"],
          ["mul_d2__U2166.out","add_all__U2173.in1"],
          ["add_all__U2174.in0","add_all__U2173.out"],
          ["mul_d3__U2168.out","add_all__U2174.in1"],
          ["add_all__U2175.in0","add_all__U2174.out"],
          ["mul_d4__U2170.out","add_all__U2175.in1"],
          ["add_all__U2176.in0","add_all__U2175.out"],
          ["const_term_U2171.out","add_all__U2176.in1"],
          ["self.out","add_all__U2176.out"],
          ["mul_d0__U2162.in0","coeff_0_U2161.out"],
          ["mul_d1__U2164.in0","coeff_1_U2163.out"],
          ["mul_d2__U2166.in0","coeff_2_U2165.out"],
          ["mul_d3__U2168.in0","coeff_3_U2167.out"],
          ["mul_d4__U2170.in0","coeff_4_U2169.out"],
          ["self.d.0","mul_d0__U2162.in1"],
          ["self.d.1","mul_d1__U2164.in1"],
          ["self.d.2","mul_d2__U2166.in1"],
          ["self.d.3","mul_d3__U2168.in1"],
          ["self.d.4","mul_d4__U2170.in1"]
        ]
      },
      "aff__U2178":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2180.out","add_all__U2190.in0"],
          ["mul_d1__U2182.out","add_all__U2190.in1"],
          ["add_all__U2191.in0","add_all__U2190.out"],
          ["mul_d2__U2184.out","add_all__U2191.in1"],
          ["add_all__U2192.in0","add_all__U2191.out"],
          ["mul_d3__U2186.out","add_all__U2192.in1"],
          ["add_all__U2193.in0","add_all__U2192.out"],
          ["mul_d4__U2188.out","add_all__U2193.in1"],
          ["add_all__U2194.in0","add_all__U2193.out"],
          ["const_term_U2189.out","add_all__U2194.in1"],
          ["self.out","add_all__U2194.out"],
          ["mul_d0__U2180.in0","coeff_0_U2179.out"],
          ["mul_d1__U2182.in0","coeff_1_U2181.out"],
          ["mul_d2__U2184.in0","coeff_2_U2183.out"],
          ["mul_d3__U2186.in0","coeff_3_U2185.out"],
          ["mul_d4__U2188.in0","coeff_4_U2187.out"],
          ["self.d.0","mul_d0__U2180.in1"],
          ["self.d.1","mul_d1__U2182.in1"],
          ["self.d.2","mul_d2__U2184.in1"],
          ["self.d.3","mul_d3__U2186.in1"],
          ["self.d.4","mul_d4__U2188.in1"]
        ]
      },
      "aff__U2196":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2198.out","add_all__U2208.in0"],
          ["mul_d1__U2200.out","add_all__U2208.in1"],
          ["add_all__U2209.in0","add_all__U2208.out"],
          ["mul_d2__U2202.out","add_all__U2209.in1"],
          ["add_all__U2210.in0","add_all__U2209.out"],
          ["mul_d3__U2204.out","add_all__U2210.in1"],
          ["add_all__U2211.in0","add_all__U2210.out"],
          ["mul_d4__U2206.out","add_all__U2211.in1"],
          ["add_all__U2212.in0","add_all__U2211.out"],
          ["const_term_U2207.out","add_all__U2212.in1"],
          ["self.out","add_all__U2212.out"],
          ["mul_d0__U2198.in0","coeff_0_U2197.out"],
          ["mul_d1__U2200.in0","coeff_1_U2199.out"],
          ["mul_d2__U2202.in0","coeff_2_U2201.out"],
          ["mul_d3__U2204.in0","coeff_3_U2203.out"],
          ["mul_d4__U2206.in0","coeff_4_U2205.out"],
          ["self.d.0","mul_d0__U2198.in1"],
          ["self.d.1","mul_d1__U2200.in1"],
          ["self.d.2","mul_d2__U2202.in1"],
          ["self.d.3","mul_d3__U2204.in1"],
          ["self.d.4","mul_d4__U2206.in1"]
        ]
      },
      "aff__U221":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U223.out","add_all__U229.in0"],
          ["mul_d1__U225.out","add_all__U229.in1"],
          ["add_all__U230.in0","add_all__U229.out"],
          ["mul_d2__U227.out","add_all__U230.in1"],
          ["add_all__U231.in0","add_all__U230.out"],
          ["const_term_U228.out","add_all__U231.in1"],
          ["self.out","add_all__U231.out"],
          ["mul_d0__U223.in0","coeff_0_U222.out"],
          ["mul_d1__U225.in0","coeff_1_U224.out"],
          ["mul_d2__U227.in0","coeff_2_U226.out"],
          ["self.d.0","mul_d0__U223.in1"],
          ["self.d.1","mul_d1__U225.in1"],
          ["self.d.2","mul_d2__U227.in1"]
        ]
      },
      "aff__U2214":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2216.out","add_all__U2226.in0"],
          ["mul_d1__U2218.out","add_all__U2226.in1"],
          ["add_all__U2227.in0","add_all__U2226.out"],
          ["mul_d2__U2220.out","add_all__U2227.in1"],
          ["add_all__U2228.in0","add_all__U2227.out"],
          ["mul_d3__U2222.out","add_all__U2228.in1"],
          ["add_all__U2229.in0","add_all__U2228.out"],
          ["mul_d4__U2224.out","add_all__U2229.in1"],
          ["add_all__U2230.in0","add_all__U2229.out"],
          ["const_term_U2225.out","add_all__U2230.in1"],
          ["self.out","add_all__U2230.out"],
          ["mul_d0__U2216.in0","coeff_0_U2215.out"],
          ["mul_d1__U2218.in0","coeff_1_U2217.out"],
          ["mul_d2__U2220.in0","coeff_2_U2219.out"],
          ["mul_d3__U2222.in0","coeff_3_U2221.out"],
          ["mul_d4__U2224.in0","coeff_4_U2223.out"],
          ["self.d.0","mul_d0__U2216.in1"],
          ["self.d.1","mul_d1__U2218.in1"],
          ["self.d.2","mul_d2__U2220.in1"],
          ["self.d.3","mul_d3__U2222.in1"],
          ["self.d.4","mul_d4__U2224.in1"]
        ]
      },
      "aff__U2232":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2238":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2234.out","add_all__U2244.in0"],
          ["mul_d1__U2236.out","add_all__U2244.in1"],
          ["add_all__U2245.in0","add_all__U2244.out"],
          ["mul_d2__U2238.out","add_all__U2245.in1"],
          ["add_all__U2246.in0","add_all__U2245.out"],
          ["mul_d3__U2240.out","add_all__U2246.in1"],
          ["add_all__U2247.in0","add_all__U2246.out"],
          ["mul_d4__U2242.out","add_all__U2247.in1"],
          ["add_all__U2248.in0","add_all__U2247.out"],
          ["const_term_U2243.out","add_all__U2248.in1"],
          ["self.out","add_all__U2248.out"],
          ["mul_d0__U2234.in0","coeff_0_U2233.out"],
          ["mul_d1__U2236.in0","coeff_1_U2235.out"],
          ["mul_d2__U2238.in0","coeff_2_U2237.out"],
          ["mul_d3__U2240.in0","coeff_3_U2239.out"],
          ["mul_d4__U2242.in0","coeff_4_U2241.out"],
          ["self.d.0","mul_d0__U2234.in1"],
          ["self.d.1","mul_d1__U2236.in1"],
          ["self.d.2","mul_d2__U2238.in1"],
          ["self.d.3","mul_d3__U2240.in1"],
          ["self.d.4","mul_d4__U2242.in1"]
        ]
      },
      "aff__U2250":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2252.out","add_all__U2262.in0"],
          ["mul_d1__U2254.out","add_all__U2262.in1"],
          ["add_all__U2263.in0","add_all__U2262.out"],
          ["mul_d2__U2256.out","add_all__U2263.in1"],
          ["add_all__U2264.in0","add_all__U2263.out"],
          ["mul_d3__U2258.out","add_all__U2264.in1"],
          ["add_all__U2265.in0","add_all__U2264.out"],
          ["mul_d4__U2260.out","add_all__U2265.in1"],
          ["add_all__U2266.in0","add_all__U2265.out"],
          ["const_term_U2261.out","add_all__U2266.in1"],
          ["self.out","add_all__U2266.out"],
          ["mul_d0__U2252.in0","coeff_0_U2251.out"],
          ["mul_d1__U2254.in0","coeff_1_U2253.out"],
          ["mul_d2__U2256.in0","coeff_2_U2255.out"],
          ["mul_d3__U2258.in0","coeff_3_U2257.out"],
          ["mul_d4__U2260.in0","coeff_4_U2259.out"],
          ["self.d.0","mul_d0__U2252.in1"],
          ["self.d.1","mul_d1__U2254.in1"],
          ["self.d.2","mul_d2__U2256.in1"],
          ["self.d.3","mul_d3__U2258.in1"],
          ["self.d.4","mul_d4__U2260.in1"]
        ]
      },
      "aff__U2268":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2270.out","add_all__U2280.in0"],
          ["mul_d1__U2272.out","add_all__U2280.in1"],
          ["add_all__U2281.in0","add_all__U2280.out"],
          ["mul_d2__U2274.out","add_all__U2281.in1"],
          ["add_all__U2282.in0","add_all__U2281.out"],
          ["mul_d3__U2276.out","add_all__U2282.in1"],
          ["add_all__U2283.in0","add_all__U2282.out"],
          ["mul_d4__U2278.out","add_all__U2283.in1"],
          ["add_all__U2284.in0","add_all__U2283.out"],
          ["const_term_U2279.out","add_all__U2284.in1"],
          ["self.out","add_all__U2284.out"],
          ["mul_d0__U2270.in0","coeff_0_U2269.out"],
          ["mul_d1__U2272.in0","coeff_1_U2271.out"],
          ["mul_d2__U2274.in0","coeff_2_U2273.out"],
          ["mul_d3__U2276.in0","coeff_3_U2275.out"],
          ["mul_d4__U2278.in0","coeff_4_U2277.out"],
          ["self.d.0","mul_d0__U2270.in1"],
          ["self.d.1","mul_d1__U2272.in1"],
          ["self.d.2","mul_d2__U2274.in1"],
          ["self.d.3","mul_d3__U2276.in1"],
          ["self.d.4","mul_d4__U2278.in1"]
        ]
      },
      "aff__U2286":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2288.out","add_all__U2298.in0"],
          ["mul_d1__U2290.out","add_all__U2298.in1"],
          ["add_all__U2299.in0","add_all__U2298.out"],
          ["mul_d2__U2292.out","add_all__U2299.in1"],
          ["add_all__U2300.in0","add_all__U2299.out"],
          ["mul_d3__U2294.out","add_all__U2300.in1"],
          ["add_all__U2301.in0","add_all__U2300.out"],
          ["mul_d4__U2296.out","add_all__U2301.in1"],
          ["add_all__U2302.in0","add_all__U2301.out"],
          ["const_term_U2297.out","add_all__U2302.in1"],
          ["self.out","add_all__U2302.out"],
          ["mul_d0__U2288.in0","coeff_0_U2287.out"],
          ["mul_d1__U2290.in0","coeff_1_U2289.out"],
          ["mul_d2__U2292.in0","coeff_2_U2291.out"],
          ["mul_d3__U2294.in0","coeff_3_U2293.out"],
          ["mul_d4__U2296.in0","coeff_4_U2295.out"],
          ["self.d.0","mul_d0__U2288.in1"],
          ["self.d.1","mul_d1__U2290.in1"],
          ["self.d.2","mul_d2__U2292.in1"],
          ["self.d.3","mul_d3__U2294.in1"],
          ["self.d.4","mul_d4__U2296.in1"]
        ]
      },
      "aff__U2304":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2308":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2306.out","add_all__U2316.in0"],
          ["mul_d1__U2308.out","add_all__U2316.in1"],
          ["add_all__U2317.in0","add_all__U2316.out"],
          ["mul_d2__U2310.out","add_all__U2317.in1"],
          ["add_all__U2318.in0","add_all__U2317.out"],
          ["mul_d3__U2312.out","add_all__U2318.in1"],
          ["add_all__U2319.in0","add_all__U2318.out"],
          ["mul_d4__U2314.out","add_all__U2319.in1"],
          ["add_all__U2320.in0","add_all__U2319.out"],
          ["const_term_U2315.out","add_all__U2320.in1"],
          ["self.out","add_all__U2320.out"],
          ["mul_d0__U2306.in0","coeff_0_U2305.out"],
          ["mul_d1__U2308.in0","coeff_1_U2307.out"],
          ["mul_d2__U2310.in0","coeff_2_U2309.out"],
          ["mul_d3__U2312.in0","coeff_3_U2311.out"],
          ["mul_d4__U2314.in0","coeff_4_U2313.out"],
          ["self.d.0","mul_d0__U2306.in1"],
          ["self.d.1","mul_d1__U2308.in1"],
          ["self.d.2","mul_d2__U2310.in1"],
          ["self.d.3","mul_d3__U2312.in1"],
          ["self.d.4","mul_d4__U2314.in1"]
        ]
      },
      "aff__U2322":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2324.out","add_all__U2334.in0"],
          ["mul_d1__U2326.out","add_all__U2334.in1"],
          ["add_all__U2335.in0","add_all__U2334.out"],
          ["mul_d2__U2328.out","add_all__U2335.in1"],
          ["add_all__U2336.in0","add_all__U2335.out"],
          ["mul_d3__U2330.out","add_all__U2336.in1"],
          ["add_all__U2337.in0","add_all__U2336.out"],
          ["mul_d4__U2332.out","add_all__U2337.in1"],
          ["add_all__U2338.in0","add_all__U2337.out"],
          ["const_term_U2333.out","add_all__U2338.in1"],
          ["self.out","add_all__U2338.out"],
          ["mul_d0__U2324.in0","coeff_0_U2323.out"],
          ["mul_d1__U2326.in0","coeff_1_U2325.out"],
          ["mul_d2__U2328.in0","coeff_2_U2327.out"],
          ["mul_d3__U2330.in0","coeff_3_U2329.out"],
          ["mul_d4__U2332.in0","coeff_4_U2331.out"],
          ["self.d.0","mul_d0__U2324.in1"],
          ["self.d.1","mul_d1__U2326.in1"],
          ["self.d.2","mul_d2__U2328.in1"],
          ["self.d.3","mul_d3__U2330.in1"],
          ["self.d.4","mul_d4__U2332.in1"]
        ]
      },
      "aff__U2340":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2342.out","add_all__U2352.in0"],
          ["mul_d1__U2344.out","add_all__U2352.in1"],
          ["add_all__U2353.in0","add_all__U2352.out"],
          ["mul_d2__U2346.out","add_all__U2353.in1"],
          ["add_all__U2354.in0","add_all__U2353.out"],
          ["mul_d3__U2348.out","add_all__U2354.in1"],
          ["add_all__U2355.in0","add_all__U2354.out"],
          ["mul_d4__U2350.out","add_all__U2355.in1"],
          ["add_all__U2356.in0","add_all__U2355.out"],
          ["const_term_U2351.out","add_all__U2356.in1"],
          ["self.out","add_all__U2356.out"],
          ["mul_d0__U2342.in0","coeff_0_U2341.out"],
          ["mul_d1__U2344.in0","coeff_1_U2343.out"],
          ["mul_d2__U2346.in0","coeff_2_U2345.out"],
          ["mul_d3__U2348.in0","coeff_3_U2347.out"],
          ["mul_d4__U2350.in0","coeff_4_U2349.out"],
          ["self.d.0","mul_d0__U2342.in1"],
          ["self.d.1","mul_d1__U2344.in1"],
          ["self.d.2","mul_d2__U2346.in1"],
          ["self.d.3","mul_d3__U2348.in1"],
          ["self.d.4","mul_d4__U2350.in1"]
        ]
      },
      "aff__U2358":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2371":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2372":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2373":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2368":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2360.out","add_all__U2370.in0"],
          ["mul_d1__U2362.out","add_all__U2370.in1"],
          ["add_all__U2371.in0","add_all__U2370.out"],
          ["mul_d2__U2364.out","add_all__U2371.in1"],
          ["add_all__U2372.in0","add_all__U2371.out"],
          ["mul_d3__U2366.out","add_all__U2372.in1"],
          ["add_all__U2373.in0","add_all__U2372.out"],
          ["mul_d4__U2368.out","add_all__U2373.in1"],
          ["add_all__U2374.in0","add_all__U2373.out"],
          ["const_term_U2369.out","add_all__U2374.in1"],
          ["self.out","add_all__U2374.out"],
          ["mul_d0__U2360.in0","coeff_0_U2359.out"],
          ["mul_d1__U2362.in0","coeff_1_U2361.out"],
          ["mul_d2__U2364.in0","coeff_2_U2363.out"],
          ["mul_d3__U2366.in0","coeff_3_U2365.out"],
          ["mul_d4__U2368.in0","coeff_4_U2367.out"],
          ["self.d.0","mul_d0__U2360.in1"],
          ["self.d.1","mul_d1__U2362.in1"],
          ["self.d.2","mul_d2__U2364.in1"],
          ["self.d.3","mul_d3__U2366.in1"],
          ["self.d.4","mul_d4__U2368.in1"]
        ]
      },
      "aff__U2376":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2378.out","add_all__U2388.in0"],
          ["mul_d1__U2380.out","add_all__U2388.in1"],
          ["add_all__U2389.in0","add_all__U2388.out"],
          ["mul_d2__U2382.out","add_all__U2389.in1"],
          ["add_all__U2390.in0","add_all__U2389.out"],
          ["mul_d3__U2384.out","add_all__U2390.in1"],
          ["add_all__U2391.in0","add_all__U2390.out"],
          ["mul_d4__U2386.out","add_all__U2391.in1"],
          ["add_all__U2392.in0","add_all__U2391.out"],
          ["const_term_U2387.out","add_all__U2392.in1"],
          ["self.out","add_all__U2392.out"],
          ["mul_d0__U2378.in0","coeff_0_U2377.out"],
          ["mul_d1__U2380.in0","coeff_1_U2379.out"],
          ["mul_d2__U2382.in0","coeff_2_U2381.out"],
          ["mul_d3__U2384.in0","coeff_3_U2383.out"],
          ["mul_d4__U2386.in0","coeff_4_U2385.out"],
          ["self.d.0","mul_d0__U2378.in1"],
          ["self.d.1","mul_d1__U2380.in1"],
          ["self.d.2","mul_d2__U2382.in1"],
          ["self.d.3","mul_d3__U2384.in1"],
          ["self.d.4","mul_d4__U2386.in1"]
        ]
      },
      "aff__U2394":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2396.out","add_all__U2406.in0"],
          ["mul_d1__U2398.out","add_all__U2406.in1"],
          ["add_all__U2407.in0","add_all__U2406.out"],
          ["mul_d2__U2400.out","add_all__U2407.in1"],
          ["add_all__U2408.in0","add_all__U2407.out"],
          ["mul_d3__U2402.out","add_all__U2408.in1"],
          ["add_all__U2409.in0","add_all__U2408.out"],
          ["mul_d4__U2404.out","add_all__U2409.in1"],
          ["add_all__U2410.in0","add_all__U2409.out"],
          ["const_term_U2405.out","add_all__U2410.in1"],
          ["self.out","add_all__U2410.out"],
          ["mul_d0__U2396.in0","coeff_0_U2395.out"],
          ["mul_d1__U2398.in0","coeff_1_U2397.out"],
          ["mul_d2__U2400.in0","coeff_2_U2399.out"],
          ["mul_d3__U2402.in0","coeff_3_U2401.out"],
          ["mul_d4__U2404.in0","coeff_4_U2403.out"],
          ["self.d.0","mul_d0__U2396.in1"],
          ["self.d.1","mul_d1__U2398.in1"],
          ["self.d.2","mul_d2__U2400.in1"],
          ["self.d.3","mul_d3__U2402.in1"],
          ["self.d.4","mul_d4__U2404.in1"]
        ]
      },
      "aff__U24":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U33":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U26.out","add_all__U32.in0"],
          ["mul_d1__U28.out","add_all__U32.in1"],
          ["add_all__U33.in0","add_all__U32.out"],
          ["mul_d2__U30.out","add_all__U33.in1"],
          ["add_all__U34.in0","add_all__U33.out"],
          ["const_term_U31.out","add_all__U34.in1"],
          ["self.out","add_all__U34.out"],
          ["mul_d0__U26.in0","coeff_0_U25.out"],
          ["mul_d1__U28.in0","coeff_1_U27.out"],
          ["mul_d2__U30.in0","coeff_2_U29.out"],
          ["self.d.0","mul_d0__U26.in1"],
          ["self.d.1","mul_d1__U28.in1"],
          ["self.d.2","mul_d2__U30.in1"]
        ]
      },
      "aff__U2412":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2414.out","add_all__U2424.in0"],
          ["mul_d1__U2416.out","add_all__U2424.in1"],
          ["add_all__U2425.in0","add_all__U2424.out"],
          ["mul_d2__U2418.out","add_all__U2425.in1"],
          ["add_all__U2426.in0","add_all__U2425.out"],
          ["mul_d3__U2420.out","add_all__U2426.in1"],
          ["add_all__U2427.in0","add_all__U2426.out"],
          ["mul_d4__U2422.out","add_all__U2427.in1"],
          ["add_all__U2428.in0","add_all__U2427.out"],
          ["const_term_U2423.out","add_all__U2428.in1"],
          ["self.out","add_all__U2428.out"],
          ["mul_d0__U2414.in0","coeff_0_U2413.out"],
          ["mul_d1__U2416.in0","coeff_1_U2415.out"],
          ["mul_d2__U2418.in0","coeff_2_U2417.out"],
          ["mul_d3__U2420.in0","coeff_3_U2419.out"],
          ["mul_d4__U2422.in0","coeff_4_U2421.out"],
          ["self.d.0","mul_d0__U2414.in1"],
          ["self.d.1","mul_d1__U2416.in1"],
          ["self.d.2","mul_d2__U2418.in1"],
          ["self.d.3","mul_d3__U2420.in1"],
          ["self.d.4","mul_d4__U2422.in1"]
        ]
      },
      "aff__U2430":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2432.out","add_all__U2442.in0"],
          ["mul_d1__U2434.out","add_all__U2442.in1"],
          ["add_all__U2443.in0","add_all__U2442.out"],
          ["mul_d2__U2436.out","add_all__U2443.in1"],
          ["add_all__U2444.in0","add_all__U2443.out"],
          ["mul_d3__U2438.out","add_all__U2444.in1"],
          ["add_all__U2445.in0","add_all__U2444.out"],
          ["mul_d4__U2440.out","add_all__U2445.in1"],
          ["add_all__U2446.in0","add_all__U2445.out"],
          ["const_term_U2441.out","add_all__U2446.in1"],
          ["self.out","add_all__U2446.out"],
          ["mul_d0__U2432.in0","coeff_0_U2431.out"],
          ["mul_d1__U2434.in0","coeff_1_U2433.out"],
          ["mul_d2__U2436.in0","coeff_2_U2435.out"],
          ["mul_d3__U2438.in0","coeff_3_U2437.out"],
          ["mul_d4__U2440.in0","coeff_4_U2439.out"],
          ["self.d.0","mul_d0__U2432.in1"],
          ["self.d.1","mul_d1__U2434.in1"],
          ["self.d.2","mul_d2__U2436.in1"],
          ["self.d.3","mul_d3__U2438.in1"],
          ["self.d.4","mul_d4__U2440.in1"]
        ]
      },
      "aff__U244":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U246.out","add_all__U252.in0"],
          ["mul_d1__U248.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d2__U250.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["const_term_U251.out","add_all__U254.in1"],
          ["self.out","add_all__U254.out"],
          ["mul_d0__U246.in0","coeff_0_U245.out"],
          ["mul_d1__U248.in0","coeff_1_U247.out"],
          ["mul_d2__U250.in0","coeff_2_U249.out"],
          ["self.d.0","mul_d0__U246.in1"],
          ["self.d.1","mul_d1__U248.in1"],
          ["self.d.2","mul_d2__U250.in1"]
        ]
      },
      "aff__U2448":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2449":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2450.out","add_all__U2460.in0"],
          ["mul_d1__U2452.out","add_all__U2460.in1"],
          ["add_all__U2461.in0","add_all__U2460.out"],
          ["mul_d2__U2454.out","add_all__U2461.in1"],
          ["add_all__U2462.in0","add_all__U2461.out"],
          ["mul_d3__U2456.out","add_all__U2462.in1"],
          ["add_all__U2463.in0","add_all__U2462.out"],
          ["mul_d4__U2458.out","add_all__U2463.in1"],
          ["add_all__U2464.in0","add_all__U2463.out"],
          ["const_term_U2459.out","add_all__U2464.in1"],
          ["self.out","add_all__U2464.out"],
          ["mul_d0__U2450.in0","coeff_0_U2449.out"],
          ["mul_d1__U2452.in0","coeff_1_U2451.out"],
          ["mul_d2__U2454.in0","coeff_2_U2453.out"],
          ["mul_d3__U2456.in0","coeff_3_U2455.out"],
          ["mul_d4__U2458.in0","coeff_4_U2457.out"],
          ["self.d.0","mul_d0__U2450.in1"],
          ["self.d.1","mul_d1__U2452.in1"],
          ["self.d.2","mul_d2__U2454.in1"],
          ["self.d.3","mul_d3__U2456.in1"],
          ["self.d.4","mul_d4__U2458.in1"]
        ]
      },
      "aff__U2466":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2478":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2477":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2468.out","add_all__U2478.in0"],
          ["mul_d1__U2470.out","add_all__U2478.in1"],
          ["add_all__U2479.in0","add_all__U2478.out"],
          ["mul_d2__U2472.out","add_all__U2479.in1"],
          ["add_all__U2480.in0","add_all__U2479.out"],
          ["mul_d3__U2474.out","add_all__U2480.in1"],
          ["add_all__U2481.in0","add_all__U2480.out"],
          ["mul_d4__U2476.out","add_all__U2481.in1"],
          ["add_all__U2482.in0","add_all__U2481.out"],
          ["const_term_U2477.out","add_all__U2482.in1"],
          ["self.out","add_all__U2482.out"],
          ["mul_d0__U2468.in0","coeff_0_U2467.out"],
          ["mul_d1__U2470.in0","coeff_1_U2469.out"],
          ["mul_d2__U2472.in0","coeff_2_U2471.out"],
          ["mul_d3__U2474.in0","coeff_3_U2473.out"],
          ["mul_d4__U2476.in0","coeff_4_U2475.out"],
          ["self.d.0","mul_d0__U2468.in1"],
          ["self.d.1","mul_d1__U2470.in1"],
          ["self.d.2","mul_d2__U2472.in1"],
          ["self.d.3","mul_d3__U2474.in1"],
          ["self.d.4","mul_d4__U2476.in1"]
        ]
      },
      "aff__U2484":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2489":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2488":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2486.out","add_all__U2496.in0"],
          ["mul_d1__U2488.out","add_all__U2496.in1"],
          ["add_all__U2497.in0","add_all__U2496.out"],
          ["mul_d2__U2490.out","add_all__U2497.in1"],
          ["add_all__U2498.in0","add_all__U2497.out"],
          ["mul_d3__U2492.out","add_all__U2498.in1"],
          ["add_all__U2499.in0","add_all__U2498.out"],
          ["mul_d4__U2494.out","add_all__U2499.in1"],
          ["add_all__U2500.in0","add_all__U2499.out"],
          ["const_term_U2495.out","add_all__U2500.in1"],
          ["self.out","add_all__U2500.out"],
          ["mul_d0__U2486.in0","coeff_0_U2485.out"],
          ["mul_d1__U2488.in0","coeff_1_U2487.out"],
          ["mul_d2__U2490.in0","coeff_2_U2489.out"],
          ["mul_d3__U2492.in0","coeff_3_U2491.out"],
          ["mul_d4__U2494.in0","coeff_4_U2493.out"],
          ["self.d.0","mul_d0__U2486.in1"],
          ["self.d.1","mul_d1__U2488.in1"],
          ["self.d.2","mul_d2__U2490.in1"],
          ["self.d.3","mul_d3__U2492.in1"],
          ["self.d.4","mul_d4__U2494.in1"]
        ]
      },
      "aff__U2502":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2514":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2505":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2509":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2508":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2510":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2504.out","add_all__U2514.in0"],
          ["mul_d1__U2506.out","add_all__U2514.in1"],
          ["add_all__U2515.in0","add_all__U2514.out"],
          ["mul_d2__U2508.out","add_all__U2515.in1"],
          ["add_all__U2516.in0","add_all__U2515.out"],
          ["mul_d3__U2510.out","add_all__U2516.in1"],
          ["add_all__U2517.in0","add_all__U2516.out"],
          ["mul_d4__U2512.out","add_all__U2517.in1"],
          ["add_all__U2518.in0","add_all__U2517.out"],
          ["const_term_U2513.out","add_all__U2518.in1"],
          ["self.out","add_all__U2518.out"],
          ["mul_d0__U2504.in0","coeff_0_U2503.out"],
          ["mul_d1__U2506.in0","coeff_1_U2505.out"],
          ["mul_d2__U2508.in0","coeff_2_U2507.out"],
          ["mul_d3__U2510.in0","coeff_3_U2509.out"],
          ["mul_d4__U2512.in0","coeff_4_U2511.out"],
          ["self.d.0","mul_d0__U2504.in1"],
          ["self.d.1","mul_d1__U2506.in1"],
          ["self.d.2","mul_d2__U2508.in1"],
          ["self.d.3","mul_d3__U2510.in1"],
          ["self.d.4","mul_d4__U2512.in1"]
        ]
      },
      "aff__U2520":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2531":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2522.out","add_all__U2532.in0"],
          ["mul_d1__U2524.out","add_all__U2532.in1"],
          ["add_all__U2533.in0","add_all__U2532.out"],
          ["mul_d2__U2526.out","add_all__U2533.in1"],
          ["add_all__U2534.in0","add_all__U2533.out"],
          ["mul_d3__U2528.out","add_all__U2534.in1"],
          ["add_all__U2535.in0","add_all__U2534.out"],
          ["mul_d4__U2530.out","add_all__U2535.in1"],
          ["add_all__U2536.in0","add_all__U2535.out"],
          ["const_term_U2531.out","add_all__U2536.in1"],
          ["self.out","add_all__U2536.out"],
          ["mul_d0__U2522.in0","coeff_0_U2521.out"],
          ["mul_d1__U2524.in0","coeff_1_U2523.out"],
          ["mul_d2__U2526.in0","coeff_2_U2525.out"],
          ["mul_d3__U2528.in0","coeff_3_U2527.out"],
          ["mul_d4__U2530.in0","coeff_4_U2529.out"],
          ["self.d.0","mul_d0__U2522.in1"],
          ["self.d.1","mul_d1__U2524.in1"],
          ["self.d.2","mul_d2__U2526.in1"],
          ["self.d.3","mul_d3__U2528.in1"],
          ["self.d.4","mul_d4__U2530.in1"]
        ]
      },
      "aff__U2538":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2545":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2544":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2540.out","add_all__U2550.in0"],
          ["mul_d1__U2542.out","add_all__U2550.in1"],
          ["add_all__U2551.in0","add_all__U2550.out"],
          ["mul_d2__U2544.out","add_all__U2551.in1"],
          ["add_all__U2552.in0","add_all__U2551.out"],
          ["mul_d3__U2546.out","add_all__U2552.in1"],
          ["add_all__U2553.in0","add_all__U2552.out"],
          ["mul_d4__U2548.out","add_all__U2553.in1"],
          ["add_all__U2554.in0","add_all__U2553.out"],
          ["const_term_U2549.out","add_all__U2554.in1"],
          ["self.out","add_all__U2554.out"],
          ["mul_d0__U2540.in0","coeff_0_U2539.out"],
          ["mul_d1__U2542.in0","coeff_1_U2541.out"],
          ["mul_d2__U2544.in0","coeff_2_U2543.out"],
          ["mul_d3__U2546.in0","coeff_3_U2545.out"],
          ["mul_d4__U2548.in0","coeff_4_U2547.out"],
          ["self.d.0","mul_d0__U2540.in1"],
          ["self.d.1","mul_d1__U2542.in1"],
          ["self.d.2","mul_d2__U2544.in1"],
          ["self.d.3","mul_d3__U2546.in1"],
          ["self.d.4","mul_d4__U2548.in1"]
        ]
      },
      "aff__U2556":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2568":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2563":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2564":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2558.out","add_all__U2568.in0"],
          ["mul_d1__U2560.out","add_all__U2568.in1"],
          ["add_all__U2569.in0","add_all__U2568.out"],
          ["mul_d2__U2562.out","add_all__U2569.in1"],
          ["add_all__U2570.in0","add_all__U2569.out"],
          ["mul_d3__U2564.out","add_all__U2570.in1"],
          ["add_all__U2571.in0","add_all__U2570.out"],
          ["mul_d4__U2566.out","add_all__U2571.in1"],
          ["add_all__U2572.in0","add_all__U2571.out"],
          ["const_term_U2567.out","add_all__U2572.in1"],
          ["self.out","add_all__U2572.out"],
          ["mul_d0__U2558.in0","coeff_0_U2557.out"],
          ["mul_d1__U2560.in0","coeff_1_U2559.out"],
          ["mul_d2__U2562.in0","coeff_2_U2561.out"],
          ["mul_d3__U2564.in0","coeff_3_U2563.out"],
          ["mul_d4__U2566.in0","coeff_4_U2565.out"],
          ["self.d.0","mul_d0__U2558.in1"],
          ["self.d.1","mul_d1__U2560.in1"],
          ["self.d.2","mul_d2__U2562.in1"],
          ["self.d.3","mul_d3__U2564.in1"],
          ["self.d.4","mul_d4__U2566.in1"]
        ]
      },
      "aff__U2574":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2588":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2575":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2576.out","add_all__U2586.in0"],
          ["mul_d1__U2578.out","add_all__U2586.in1"],
          ["add_all__U2587.in0","add_all__U2586.out"],
          ["mul_d2__U2580.out","add_all__U2587.in1"],
          ["add_all__U2588.in0","add_all__U2587.out"],
          ["mul_d3__U2582.out","add_all__U2588.in1"],
          ["add_all__U2589.in0","add_all__U2588.out"],
          ["mul_d4__U2584.out","add_all__U2589.in1"],
          ["add_all__U2590.in0","add_all__U2589.out"],
          ["const_term_U2585.out","add_all__U2590.in1"],
          ["self.out","add_all__U2590.out"],
          ["mul_d0__U2576.in0","coeff_0_U2575.out"],
          ["mul_d1__U2578.in0","coeff_1_U2577.out"],
          ["mul_d2__U2580.in0","coeff_2_U2579.out"],
          ["mul_d3__U2582.in0","coeff_3_U2581.out"],
          ["mul_d4__U2584.in0","coeff_4_U2583.out"],
          ["self.d.0","mul_d0__U2576.in1"],
          ["self.d.1","mul_d1__U2578.in1"],
          ["self.d.2","mul_d2__U2580.in1"],
          ["self.d.3","mul_d3__U2582.in1"],
          ["self.d.4","mul_d4__U2584.in1"]
        ]
      },
      "aff__U2592":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2594.out","add_all__U2604.in0"],
          ["mul_d1__U2596.out","add_all__U2604.in1"],
          ["add_all__U2605.in0","add_all__U2604.out"],
          ["mul_d2__U2598.out","add_all__U2605.in1"],
          ["add_all__U2606.in0","add_all__U2605.out"],
          ["mul_d3__U2600.out","add_all__U2606.in1"],
          ["add_all__U2607.in0","add_all__U2606.out"],
          ["mul_d4__U2602.out","add_all__U2607.in1"],
          ["add_all__U2608.in0","add_all__U2607.out"],
          ["const_term_U2603.out","add_all__U2608.in1"],
          ["self.out","add_all__U2608.out"],
          ["mul_d0__U2594.in0","coeff_0_U2593.out"],
          ["mul_d1__U2596.in0","coeff_1_U2595.out"],
          ["mul_d2__U2598.in0","coeff_2_U2597.out"],
          ["mul_d3__U2600.in0","coeff_3_U2599.out"],
          ["mul_d4__U2602.in0","coeff_4_U2601.out"],
          ["self.d.0","mul_d0__U2594.in1"],
          ["self.d.1","mul_d1__U2596.in1"],
          ["self.d.2","mul_d2__U2598.in1"],
          ["self.d.3","mul_d3__U2600.in1"],
          ["self.d.4","mul_d4__U2602.in1"]
        ]
      },
      "aff__U2610":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2624":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2611":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2620":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2612.out","add_all__U2622.in0"],
          ["mul_d1__U2614.out","add_all__U2622.in1"],
          ["add_all__U2623.in0","add_all__U2622.out"],
          ["mul_d2__U2616.out","add_all__U2623.in1"],
          ["add_all__U2624.in0","add_all__U2623.out"],
          ["mul_d3__U2618.out","add_all__U2624.in1"],
          ["add_all__U2625.in0","add_all__U2624.out"],
          ["mul_d4__U2620.out","add_all__U2625.in1"],
          ["add_all__U2626.in0","add_all__U2625.out"],
          ["const_term_U2621.out","add_all__U2626.in1"],
          ["self.out","add_all__U2626.out"],
          ["mul_d0__U2612.in0","coeff_0_U2611.out"],
          ["mul_d1__U2614.in0","coeff_1_U2613.out"],
          ["mul_d2__U2616.in0","coeff_2_U2615.out"],
          ["mul_d3__U2618.in0","coeff_3_U2617.out"],
          ["mul_d4__U2620.in0","coeff_4_U2619.out"],
          ["self.d.0","mul_d0__U2612.in1"],
          ["self.d.1","mul_d1__U2614.in1"],
          ["self.d.2","mul_d2__U2616.in1"],
          ["self.d.3","mul_d3__U2618.in1"],
          ["self.d.4","mul_d4__U2620.in1"]
        ]
      },
      "aff__U2628":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2637":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2639":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2638":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2630.out","add_all__U2640.in0"],
          ["mul_d1__U2632.out","add_all__U2640.in1"],
          ["add_all__U2641.in0","add_all__U2640.out"],
          ["mul_d2__U2634.out","add_all__U2641.in1"],
          ["add_all__U2642.in0","add_all__U2641.out"],
          ["mul_d3__U2636.out","add_all__U2642.in1"],
          ["add_all__U2643.in0","add_all__U2642.out"],
          ["mul_d4__U2638.out","add_all__U2643.in1"],
          ["add_all__U2644.in0","add_all__U2643.out"],
          ["const_term_U2639.out","add_all__U2644.in1"],
          ["self.out","add_all__U2644.out"],
          ["mul_d0__U2630.in0","coeff_0_U2629.out"],
          ["mul_d1__U2632.in0","coeff_1_U2631.out"],
          ["mul_d2__U2634.in0","coeff_2_U2633.out"],
          ["mul_d3__U2636.in0","coeff_3_U2635.out"],
          ["mul_d4__U2638.in0","coeff_4_U2637.out"],
          ["self.d.0","mul_d0__U2630.in1"],
          ["self.d.1","mul_d1__U2632.in1"],
          ["self.d.2","mul_d2__U2634.in1"],
          ["self.d.3","mul_d3__U2636.in1"],
          ["self.d.4","mul_d4__U2638.in1"]
        ]
      },
      "aff__U2646":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2658":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2647":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2653":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2655":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2650":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2654":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2648.out","add_all__U2658.in0"],
          ["mul_d1__U2650.out","add_all__U2658.in1"],
          ["add_all__U2659.in0","add_all__U2658.out"],
          ["mul_d2__U2652.out","add_all__U2659.in1"],
          ["add_all__U2660.in0","add_all__U2659.out"],
          ["mul_d3__U2654.out","add_all__U2660.in1"],
          ["add_all__U2661.in0","add_all__U2660.out"],
          ["mul_d4__U2656.out","add_all__U2661.in1"],
          ["add_all__U2662.in0","add_all__U2661.out"],
          ["const_term_U2657.out","add_all__U2662.in1"],
          ["self.out","add_all__U2662.out"],
          ["mul_d0__U2648.in0","coeff_0_U2647.out"],
          ["mul_d1__U2650.in0","coeff_1_U2649.out"],
          ["mul_d2__U2652.in0","coeff_2_U2651.out"],
          ["mul_d3__U2654.in0","coeff_3_U2653.out"],
          ["mul_d4__U2656.in0","coeff_4_U2655.out"],
          ["self.d.0","mul_d0__U2648.in1"],
          ["self.d.1","mul_d1__U2650.in1"],
          ["self.d.2","mul_d2__U2652.in1"],
          ["self.d.3","mul_d3__U2654.in1"],
          ["self.d.4","mul_d4__U2656.in1"]
        ]
      },
      "aff__U2664":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2676":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2665":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2672":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2666.out","add_all__U2676.in0"],
          ["mul_d1__U2668.out","add_all__U2676.in1"],
          ["add_all__U2677.in0","add_all__U2676.out"],
          ["mul_d2__U2670.out","add_all__U2677.in1"],
          ["add_all__U2678.in0","add_all__U2677.out"],
          ["mul_d3__U2672.out","add_all__U2678.in1"],
          ["add_all__U2679.in0","add_all__U2678.out"],
          ["mul_d4__U2674.out","add_all__U2679.in1"],
          ["add_all__U2680.in0","add_all__U2679.out"],
          ["const_term_U2675.out","add_all__U2680.in1"],
          ["self.out","add_all__U2680.out"],
          ["mul_d0__U2666.in0","coeff_0_U2665.out"],
          ["mul_d1__U2668.in0","coeff_1_U2667.out"],
          ["mul_d2__U2670.in0","coeff_2_U2669.out"],
          ["mul_d3__U2672.in0","coeff_3_U2671.out"],
          ["mul_d4__U2674.in0","coeff_4_U2673.out"],
          ["self.d.0","mul_d0__U2666.in1"],
          ["self.d.1","mul_d1__U2668.in1"],
          ["self.d.2","mul_d2__U2670.in1"],
          ["self.d.3","mul_d3__U2672.in1"],
          ["self.d.4","mul_d4__U2674.in1"]
        ]
      },
      "aff__U267":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U269.out","add_all__U275.in0"],
          ["mul_d1__U271.out","add_all__U275.in1"],
          ["add_all__U276.in0","add_all__U275.out"],
          ["mul_d2__U273.out","add_all__U276.in1"],
          ["add_all__U277.in0","add_all__U276.out"],
          ["const_term_U274.out","add_all__U277.in1"],
          ["self.out","add_all__U277.out"],
          ["mul_d0__U269.in0","coeff_0_U268.out"],
          ["mul_d1__U271.in0","coeff_1_U270.out"],
          ["mul_d2__U273.in0","coeff_2_U272.out"],
          ["self.d.0","mul_d0__U269.in1"],
          ["self.d.1","mul_d1__U271.in1"],
          ["self.d.2","mul_d2__U273.in1"]
        ]
      },
      "aff__U2682":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2698":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2686":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2684.out","add_all__U2694.in0"],
          ["mul_d1__U2686.out","add_all__U2694.in1"],
          ["add_all__U2695.in0","add_all__U2694.out"],
          ["mul_d2__U2688.out","add_all__U2695.in1"],
          ["add_all__U2696.in0","add_all__U2695.out"],
          ["mul_d3__U2690.out","add_all__U2696.in1"],
          ["add_all__U2697.in0","add_all__U2696.out"],
          ["mul_d4__U2692.out","add_all__U2697.in1"],
          ["add_all__U2698.in0","add_all__U2697.out"],
          ["const_term_U2693.out","add_all__U2698.in1"],
          ["self.out","add_all__U2698.out"],
          ["mul_d0__U2684.in0","coeff_0_U2683.out"],
          ["mul_d1__U2686.in0","coeff_1_U2685.out"],
          ["mul_d2__U2688.in0","coeff_2_U2687.out"],
          ["mul_d3__U2690.in0","coeff_3_U2689.out"],
          ["mul_d4__U2692.in0","coeff_4_U2691.out"],
          ["self.d.0","mul_d0__U2684.in1"],
          ["self.d.1","mul_d1__U2686.in1"],
          ["self.d.2","mul_d2__U2688.in1"],
          ["self.d.3","mul_d3__U2690.in1"],
          ["self.d.4","mul_d4__U2692.in1"]
        ]
      },
      "aff__U2700":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2712":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2713":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2714":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2711":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2706":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2702.out","add_all__U2712.in0"],
          ["mul_d1__U2704.out","add_all__U2712.in1"],
          ["add_all__U2713.in0","add_all__U2712.out"],
          ["mul_d2__U2706.out","add_all__U2713.in1"],
          ["add_all__U2714.in0","add_all__U2713.out"],
          ["mul_d3__U2708.out","add_all__U2714.in1"],
          ["add_all__U2715.in0","add_all__U2714.out"],
          ["mul_d4__U2710.out","add_all__U2715.in1"],
          ["add_all__U2716.in0","add_all__U2715.out"],
          ["const_term_U2711.out","add_all__U2716.in1"],
          ["self.out","add_all__U2716.out"],
          ["mul_d0__U2702.in0","coeff_0_U2701.out"],
          ["mul_d1__U2704.in0","coeff_1_U2703.out"],
          ["mul_d2__U2706.in0","coeff_2_U2705.out"],
          ["mul_d3__U2708.in0","coeff_3_U2707.out"],
          ["mul_d4__U2710.in0","coeff_4_U2709.out"],
          ["self.d.0","mul_d0__U2702.in1"],
          ["self.d.1","mul_d1__U2704.in1"],
          ["self.d.2","mul_d2__U2706.in1"],
          ["self.d.3","mul_d3__U2708.in1"],
          ["self.d.4","mul_d4__U2710.in1"]
        ]
      },
      "aff__U2718":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2727":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2729":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2726":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2728":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2720.out","add_all__U2730.in0"],
          ["mul_d1__U2722.out","add_all__U2730.in1"],
          ["add_all__U2731.in0","add_all__U2730.out"],
          ["mul_d2__U2724.out","add_all__U2731.in1"],
          ["add_all__U2732.in0","add_all__U2731.out"],
          ["mul_d3__U2726.out","add_all__U2732.in1"],
          ["add_all__U2733.in0","add_all__U2732.out"],
          ["mul_d4__U2728.out","add_all__U2733.in1"],
          ["add_all__U2734.in0","add_all__U2733.out"],
          ["const_term_U2729.out","add_all__U2734.in1"],
          ["self.out","add_all__U2734.out"],
          ["mul_d0__U2720.in0","coeff_0_U2719.out"],
          ["mul_d1__U2722.in0","coeff_1_U2721.out"],
          ["mul_d2__U2724.in0","coeff_2_U2723.out"],
          ["mul_d3__U2726.in0","coeff_3_U2725.out"],
          ["mul_d4__U2728.in0","coeff_4_U2727.out"],
          ["self.d.0","mul_d0__U2720.in1"],
          ["self.d.1","mul_d1__U2722.in1"],
          ["self.d.2","mul_d2__U2724.in1"],
          ["self.d.3","mul_d3__U2726.in1"],
          ["self.d.4","mul_d4__U2728.in1"]
        ]
      },
      "aff__U2736":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2742":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2738.out","add_all__U2748.in0"],
          ["mul_d1__U2740.out","add_all__U2748.in1"],
          ["add_all__U2749.in0","add_all__U2748.out"],
          ["mul_d2__U2742.out","add_all__U2749.in1"],
          ["add_all__U2750.in0","add_all__U2749.out"],
          ["mul_d3__U2744.out","add_all__U2750.in1"],
          ["add_all__U2751.in0","add_all__U2750.out"],
          ["mul_d4__U2746.out","add_all__U2751.in1"],
          ["add_all__U2752.in0","add_all__U2751.out"],
          ["const_term_U2747.out","add_all__U2752.in1"],
          ["self.out","add_all__U2752.out"],
          ["mul_d0__U2738.in0","coeff_0_U2737.out"],
          ["mul_d1__U2740.in0","coeff_1_U2739.out"],
          ["mul_d2__U2742.in0","coeff_2_U2741.out"],
          ["mul_d3__U2744.in0","coeff_3_U2743.out"],
          ["mul_d4__U2746.in0","coeff_4_U2745.out"],
          ["self.d.0","mul_d0__U2738.in1"],
          ["self.d.1","mul_d1__U2740.in1"],
          ["self.d.2","mul_d2__U2742.in1"],
          ["self.d.3","mul_d3__U2744.in1"],
          ["self.d.4","mul_d4__U2746.in1"]
        ]
      },
      "aff__U2754":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2757":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2759":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2756.out","add_all__U2766.in0"],
          ["mul_d1__U2758.out","add_all__U2766.in1"],
          ["add_all__U2767.in0","add_all__U2766.out"],
          ["mul_d2__U2760.out","add_all__U2767.in1"],
          ["add_all__U2768.in0","add_all__U2767.out"],
          ["mul_d3__U2762.out","add_all__U2768.in1"],
          ["add_all__U2769.in0","add_all__U2768.out"],
          ["mul_d4__U2764.out","add_all__U2769.in1"],
          ["add_all__U2770.in0","add_all__U2769.out"],
          ["const_term_U2765.out","add_all__U2770.in1"],
          ["self.out","add_all__U2770.out"],
          ["mul_d0__U2756.in0","coeff_0_U2755.out"],
          ["mul_d1__U2758.in0","coeff_1_U2757.out"],
          ["mul_d2__U2760.in0","coeff_2_U2759.out"],
          ["mul_d3__U2762.in0","coeff_3_U2761.out"],
          ["mul_d4__U2764.in0","coeff_4_U2763.out"],
          ["self.d.0","mul_d0__U2756.in1"],
          ["self.d.1","mul_d1__U2758.in1"],
          ["self.d.2","mul_d2__U2760.in1"],
          ["self.d.3","mul_d3__U2762.in1"],
          ["self.d.4","mul_d4__U2764.in1"]
        ]
      },
      "aff__U2772":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2773":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2779":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2782":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2774.out","add_all__U2784.in0"],
          ["mul_d1__U2776.out","add_all__U2784.in1"],
          ["add_all__U2785.in0","add_all__U2784.out"],
          ["mul_d2__U2778.out","add_all__U2785.in1"],
          ["add_all__U2786.in0","add_all__U2785.out"],
          ["mul_d3__U2780.out","add_all__U2786.in1"],
          ["add_all__U2787.in0","add_all__U2786.out"],
          ["mul_d4__U2782.out","add_all__U2787.in1"],
          ["add_all__U2788.in0","add_all__U2787.out"],
          ["const_term_U2783.out","add_all__U2788.in1"],
          ["self.out","add_all__U2788.out"],
          ["mul_d0__U2774.in0","coeff_0_U2773.out"],
          ["mul_d1__U2776.in0","coeff_1_U2775.out"],
          ["mul_d2__U2778.in0","coeff_2_U2777.out"],
          ["mul_d3__U2780.in0","coeff_3_U2779.out"],
          ["mul_d4__U2782.in0","coeff_4_U2781.out"],
          ["self.d.0","mul_d0__U2774.in1"],
          ["self.d.1","mul_d1__U2776.in1"],
          ["self.d.2","mul_d2__U2778.in1"],
          ["self.d.3","mul_d3__U2780.in1"],
          ["self.d.4","mul_d4__U2782.in1"]
        ]
      },
      "aff__U2790":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2797":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2801":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2792.out","add_all__U2802.in0"],
          ["mul_d1__U2794.out","add_all__U2802.in1"],
          ["add_all__U2803.in0","add_all__U2802.out"],
          ["mul_d2__U2796.out","add_all__U2803.in1"],
          ["add_all__U2804.in0","add_all__U2803.out"],
          ["mul_d3__U2798.out","add_all__U2804.in1"],
          ["add_all__U2805.in0","add_all__U2804.out"],
          ["mul_d4__U2800.out","add_all__U2805.in1"],
          ["add_all__U2806.in0","add_all__U2805.out"],
          ["const_term_U2801.out","add_all__U2806.in1"],
          ["self.out","add_all__U2806.out"],
          ["mul_d0__U2792.in0","coeff_0_U2791.out"],
          ["mul_d1__U2794.in0","coeff_1_U2793.out"],
          ["mul_d2__U2796.in0","coeff_2_U2795.out"],
          ["mul_d3__U2798.in0","coeff_3_U2797.out"],
          ["mul_d4__U2800.in0","coeff_4_U2799.out"],
          ["self.d.0","mul_d0__U2792.in1"],
          ["self.d.1","mul_d1__U2794.in1"],
          ["self.d.2","mul_d2__U2796.in1"],
          ["self.d.3","mul_d3__U2798.in1"],
          ["self.d.4","mul_d4__U2800.in1"]
        ]
      },
      "aff__U2808":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2824":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2809":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2816":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2818":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2810.out","add_all__U2820.in0"],
          ["mul_d1__U2812.out","add_all__U2820.in1"],
          ["add_all__U2821.in0","add_all__U2820.out"],
          ["mul_d2__U2814.out","add_all__U2821.in1"],
          ["add_all__U2822.in0","add_all__U2821.out"],
          ["mul_d3__U2816.out","add_all__U2822.in1"],
          ["add_all__U2823.in0","add_all__U2822.out"],
          ["mul_d4__U2818.out","add_all__U2823.in1"],
          ["add_all__U2824.in0","add_all__U2823.out"],
          ["const_term_U2819.out","add_all__U2824.in1"],
          ["self.out","add_all__U2824.out"],
          ["mul_d0__U2810.in0","coeff_0_U2809.out"],
          ["mul_d1__U2812.in0","coeff_1_U2811.out"],
          ["mul_d2__U2814.in0","coeff_2_U2813.out"],
          ["mul_d3__U2816.in0","coeff_3_U2815.out"],
          ["mul_d4__U2818.in0","coeff_4_U2817.out"],
          ["self.d.0","mul_d0__U2810.in1"],
          ["self.d.1","mul_d1__U2812.in1"],
          ["self.d.2","mul_d2__U2814.in1"],
          ["self.d.3","mul_d3__U2816.in1"],
          ["self.d.4","mul_d4__U2818.in1"]
        ]
      },
      "aff__U2826":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2831":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2837":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2836":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2828.out","add_all__U2838.in0"],
          ["mul_d1__U2830.out","add_all__U2838.in1"],
          ["add_all__U2839.in0","add_all__U2838.out"],
          ["mul_d2__U2832.out","add_all__U2839.in1"],
          ["add_all__U2840.in0","add_all__U2839.out"],
          ["mul_d3__U2834.out","add_all__U2840.in1"],
          ["add_all__U2841.in0","add_all__U2840.out"],
          ["mul_d4__U2836.out","add_all__U2841.in1"],
          ["add_all__U2842.in0","add_all__U2841.out"],
          ["const_term_U2837.out","add_all__U2842.in1"],
          ["self.out","add_all__U2842.out"],
          ["mul_d0__U2828.in0","coeff_0_U2827.out"],
          ["mul_d1__U2830.in0","coeff_1_U2829.out"],
          ["mul_d2__U2832.in0","coeff_2_U2831.out"],
          ["mul_d3__U2834.in0","coeff_3_U2833.out"],
          ["mul_d4__U2836.in0","coeff_4_U2835.out"],
          ["self.d.0","mul_d0__U2828.in1"],
          ["self.d.1","mul_d1__U2830.in1"],
          ["self.d.2","mul_d2__U2832.in1"],
          ["self.d.3","mul_d3__U2834.in1"],
          ["self.d.4","mul_d4__U2836.in1"]
        ]
      },
      "aff__U2844":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2845":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2847":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2849":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2846.out","add_all__U2856.in0"],
          ["mul_d1__U2848.out","add_all__U2856.in1"],
          ["add_all__U2857.in0","add_all__U2856.out"],
          ["mul_d2__U2850.out","add_all__U2857.in1"],
          ["add_all__U2858.in0","add_all__U2857.out"],
          ["mul_d3__U2852.out","add_all__U2858.in1"],
          ["add_all__U2859.in0","add_all__U2858.out"],
          ["mul_d4__U2854.out","add_all__U2859.in1"],
          ["add_all__U2860.in0","add_all__U2859.out"],
          ["const_term_U2855.out","add_all__U2860.in1"],
          ["self.out","add_all__U2860.out"],
          ["mul_d0__U2846.in0","coeff_0_U2845.out"],
          ["mul_d1__U2848.in0","coeff_1_U2847.out"],
          ["mul_d2__U2850.in0","coeff_2_U2849.out"],
          ["mul_d3__U2852.in0","coeff_3_U2851.out"],
          ["mul_d4__U2854.in0","coeff_4_U2853.out"],
          ["self.d.0","mul_d0__U2846.in1"],
          ["self.d.1","mul_d1__U2848.in1"],
          ["self.d.2","mul_d2__U2850.in1"],
          ["self.d.3","mul_d3__U2852.in1"],
          ["self.d.4","mul_d4__U2854.in1"]
        ]
      },
      "aff__U2862":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2874":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2875":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2876":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2865":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2871":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2864.out","add_all__U2874.in0"],
          ["mul_d1__U2866.out","add_all__U2874.in1"],
          ["add_all__U2875.in0","add_all__U2874.out"],
          ["mul_d2__U2868.out","add_all__U2875.in1"],
          ["add_all__U2876.in0","add_all__U2875.out"],
          ["mul_d3__U2870.out","add_all__U2876.in1"],
          ["add_all__U2877.in0","add_all__U2876.out"],
          ["mul_d4__U2872.out","add_all__U2877.in1"],
          ["add_all__U2878.in0","add_all__U2877.out"],
          ["const_term_U2873.out","add_all__U2878.in1"],
          ["self.out","add_all__U2878.out"],
          ["mul_d0__U2864.in0","coeff_0_U2863.out"],
          ["mul_d1__U2866.in0","coeff_1_U2865.out"],
          ["mul_d2__U2868.in0","coeff_2_U2867.out"],
          ["mul_d3__U2870.in0","coeff_3_U2869.out"],
          ["mul_d4__U2872.in0","coeff_4_U2871.out"],
          ["self.d.0","mul_d0__U2864.in1"],
          ["self.d.1","mul_d1__U2866.in1"],
          ["self.d.2","mul_d2__U2868.in1"],
          ["self.d.3","mul_d3__U2870.in1"],
          ["self.d.4","mul_d4__U2872.in1"]
        ]
      },
      "aff__U2880":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2887":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2890":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2882.out","add_all__U2892.in0"],
          ["mul_d1__U2884.out","add_all__U2892.in1"],
          ["add_all__U2893.in0","add_all__U2892.out"],
          ["mul_d2__U2886.out","add_all__U2893.in1"],
          ["add_all__U2894.in0","add_all__U2893.out"],
          ["mul_d3__U2888.out","add_all__U2894.in1"],
          ["add_all__U2895.in0","add_all__U2894.out"],
          ["mul_d4__U2890.out","add_all__U2895.in1"],
          ["add_all__U2896.in0","add_all__U2895.out"],
          ["const_term_U2891.out","add_all__U2896.in1"],
          ["self.out","add_all__U2896.out"],
          ["mul_d0__U2882.in0","coeff_0_U2881.out"],
          ["mul_d1__U2884.in0","coeff_1_U2883.out"],
          ["mul_d2__U2886.in0","coeff_2_U2885.out"],
          ["mul_d3__U2888.in0","coeff_3_U2887.out"],
          ["mul_d4__U2890.in0","coeff_4_U2889.out"],
          ["self.d.0","mul_d0__U2882.in1"],
          ["self.d.1","mul_d1__U2884.in1"],
          ["self.d.2","mul_d2__U2886.in1"],
          ["self.d.3","mul_d3__U2888.in1"],
          ["self.d.4","mul_d4__U2890.in1"]
        ]
      },
      "aff__U2898":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2910":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2911":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2912":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2914":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2901":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2905":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2902":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2904":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2906":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2900.out","add_all__U2910.in0"],
          ["mul_d1__U2902.out","add_all__U2910.in1"],
          ["add_all__U2911.in0","add_all__U2910.out"],
          ["mul_d2__U2904.out","add_all__U2911.in1"],
          ["add_all__U2912.in0","add_all__U2911.out"],
          ["mul_d3__U2906.out","add_all__U2912.in1"],
          ["add_all__U2913.in0","add_all__U2912.out"],
          ["mul_d4__U2908.out","add_all__U2913.in1"],
          ["add_all__U2914.in0","add_all__U2913.out"],
          ["const_term_U2909.out","add_all__U2914.in1"],
          ["self.out","add_all__U2914.out"],
          ["mul_d0__U2900.in0","coeff_0_U2899.out"],
          ["mul_d1__U2902.in0","coeff_1_U2901.out"],
          ["mul_d2__U2904.in0","coeff_2_U2903.out"],
          ["mul_d3__U2906.in0","coeff_3_U2905.out"],
          ["mul_d4__U2908.in0","coeff_4_U2907.out"],
          ["self.d.0","mul_d0__U2900.in1"],
          ["self.d.1","mul_d1__U2902.in1"],
          ["self.d.2","mul_d2__U2904.in1"],
          ["self.d.3","mul_d3__U2906.in1"],
          ["self.d.4","mul_d4__U2908.in1"]
        ]
      },
      "aff__U290":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U292.out","add_all__U298.in0"],
          ["mul_d1__U294.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["mul_d2__U296.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["const_term_U297.out","add_all__U300.in1"],
          ["self.out","add_all__U300.out"],
          ["mul_d0__U292.in0","coeff_0_U291.out"],
          ["mul_d1__U294.in0","coeff_1_U293.out"],
          ["mul_d2__U296.in0","coeff_2_U295.out"],
          ["self.d.0","mul_d0__U292.in1"],
          ["self.d.1","mul_d1__U294.in1"],
          ["self.d.2","mul_d2__U296.in1"]
        ]
      },
      "aff__U2916":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2917":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2923":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2925":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2918":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2918.out","add_all__U2928.in0"],
          ["mul_d1__U2920.out","add_all__U2928.in1"],
          ["add_all__U2929.in0","add_all__U2928.out"],
          ["mul_d2__U2922.out","add_all__U2929.in1"],
          ["add_all__U2930.in0","add_all__U2929.out"],
          ["mul_d3__U2924.out","add_all__U2930.in1"],
          ["add_all__U2931.in0","add_all__U2930.out"],
          ["mul_d4__U2926.out","add_all__U2931.in1"],
          ["add_all__U2932.in0","add_all__U2931.out"],
          ["const_term_U2927.out","add_all__U2932.in1"],
          ["self.out","add_all__U2932.out"],
          ["mul_d0__U2918.in0","coeff_0_U2917.out"],
          ["mul_d1__U2920.in0","coeff_1_U2919.out"],
          ["mul_d2__U2922.in0","coeff_2_U2921.out"],
          ["mul_d3__U2924.in0","coeff_3_U2923.out"],
          ["mul_d4__U2926.in0","coeff_4_U2925.out"],
          ["self.d.0","mul_d0__U2918.in1"],
          ["self.d.1","mul_d1__U2920.in1"],
          ["self.d.2","mul_d2__U2922.in1"],
          ["self.d.3","mul_d3__U2924.in1"],
          ["self.d.4","mul_d4__U2926.in1"]
        ]
      },
      "aff__U2934":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2935":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2939":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2936":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2938":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2940":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2936.out","add_all__U2946.in0"],
          ["mul_d1__U2938.out","add_all__U2946.in1"],
          ["add_all__U2947.in0","add_all__U2946.out"],
          ["mul_d2__U2940.out","add_all__U2947.in1"],
          ["add_all__U2948.in0","add_all__U2947.out"],
          ["mul_d3__U2942.out","add_all__U2948.in1"],
          ["add_all__U2949.in0","add_all__U2948.out"],
          ["mul_d4__U2944.out","add_all__U2949.in1"],
          ["add_all__U2950.in0","add_all__U2949.out"],
          ["const_term_U2945.out","add_all__U2950.in1"],
          ["self.out","add_all__U2950.out"],
          ["mul_d0__U2936.in0","coeff_0_U2935.out"],
          ["mul_d1__U2938.in0","coeff_1_U2937.out"],
          ["mul_d2__U2940.in0","coeff_2_U2939.out"],
          ["mul_d3__U2942.in0","coeff_3_U2941.out"],
          ["mul_d4__U2944.in0","coeff_4_U2943.out"],
          ["self.d.0","mul_d0__U2936.in1"],
          ["self.d.1","mul_d1__U2938.in1"],
          ["self.d.2","mul_d2__U2940.in1"],
          ["self.d.3","mul_d3__U2942.in1"],
          ["self.d.4","mul_d4__U2944.in1"]
        ]
      },
      "aff__U2952":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2953":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2955":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2957":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2959":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2961":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2954.out","add_all__U2964.in0"],
          ["mul_d1__U2956.out","add_all__U2964.in1"],
          ["add_all__U2965.in0","add_all__U2964.out"],
          ["mul_d2__U2958.out","add_all__U2965.in1"],
          ["add_all__U2966.in0","add_all__U2965.out"],
          ["mul_d3__U2960.out","add_all__U2966.in1"],
          ["add_all__U2967.in0","add_all__U2966.out"],
          ["mul_d4__U2962.out","add_all__U2967.in1"],
          ["add_all__U2968.in0","add_all__U2967.out"],
          ["const_term_U2963.out","add_all__U2968.in1"],
          ["self.out","add_all__U2968.out"],
          ["mul_d0__U2954.in0","coeff_0_U2953.out"],
          ["mul_d1__U2956.in0","coeff_1_U2955.out"],
          ["mul_d2__U2958.in0","coeff_2_U2957.out"],
          ["mul_d3__U2960.in0","coeff_3_U2959.out"],
          ["mul_d4__U2962.in0","coeff_4_U2961.out"],
          ["self.d.0","mul_d0__U2954.in1"],
          ["self.d.1","mul_d1__U2956.in1"],
          ["self.d.2","mul_d2__U2958.in1"],
          ["self.d.3","mul_d3__U2960.in1"],
          ["self.d.4","mul_d4__U2962.in1"]
        ]
      },
      "aff__U2970":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2977":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2981":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2980":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2972.out","add_all__U2982.in0"],
          ["mul_d1__U2974.out","add_all__U2982.in1"],
          ["add_all__U2983.in0","add_all__U2982.out"],
          ["mul_d2__U2976.out","add_all__U2983.in1"],
          ["add_all__U2984.in0","add_all__U2983.out"],
          ["mul_d3__U2978.out","add_all__U2984.in1"],
          ["add_all__U2985.in0","add_all__U2984.out"],
          ["mul_d4__U2980.out","add_all__U2985.in1"],
          ["add_all__U2986.in0","add_all__U2985.out"],
          ["const_term_U2981.out","add_all__U2986.in1"],
          ["self.out","add_all__U2986.out"],
          ["mul_d0__U2972.in0","coeff_0_U2971.out"],
          ["mul_d1__U2974.in0","coeff_1_U2973.out"],
          ["mul_d2__U2976.in0","coeff_2_U2975.out"],
          ["mul_d3__U2978.in0","coeff_3_U2977.out"],
          ["mul_d4__U2980.in0","coeff_4_U2979.out"],
          ["self.d.0","mul_d0__U2972.in1"],
          ["self.d.1","mul_d1__U2974.in1"],
          ["self.d.2","mul_d2__U2976.in1"],
          ["self.d.3","mul_d3__U2978.in1"],
          ["self.d.4","mul_d4__U2980.in1"]
        ]
      },
      "aff__U2988":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2989":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2991":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U2993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U2995":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2990.out","add_all__U3000.in0"],
          ["mul_d1__U2992.out","add_all__U3000.in1"],
          ["add_all__U3001.in0","add_all__U3000.out"],
          ["mul_d2__U2994.out","add_all__U3001.in1"],
          ["add_all__U3002.in0","add_all__U3001.out"],
          ["mul_d3__U2996.out","add_all__U3002.in1"],
          ["add_all__U3003.in0","add_all__U3002.out"],
          ["mul_d4__U2998.out","add_all__U3003.in1"],
          ["add_all__U3004.in0","add_all__U3003.out"],
          ["const_term_U2999.out","add_all__U3004.in1"],
          ["self.out","add_all__U3004.out"],
          ["mul_d0__U2990.in0","coeff_0_U2989.out"],
          ["mul_d1__U2992.in0","coeff_1_U2991.out"],
          ["mul_d2__U2994.in0","coeff_2_U2993.out"],
          ["mul_d3__U2996.in0","coeff_3_U2995.out"],
          ["mul_d4__U2998.in0","coeff_4_U2997.out"],
          ["self.d.0","mul_d0__U2990.in1"],
          ["self.d.1","mul_d1__U2992.in1"],
          ["self.d.2","mul_d2__U2994.in1"],
          ["self.d.3","mul_d3__U2996.in1"],
          ["self.d.4","mul_d4__U2998.in1"]
        ]
      },
      "aff__U3006":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3018":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3011":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3013":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3017":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3008.out","add_all__U3018.in0"],
          ["mul_d1__U3010.out","add_all__U3018.in1"],
          ["add_all__U3019.in0","add_all__U3018.out"],
          ["mul_d2__U3012.out","add_all__U3019.in1"],
          ["add_all__U3020.in0","add_all__U3019.out"],
          ["mul_d3__U3014.out","add_all__U3020.in1"],
          ["add_all__U3021.in0","add_all__U3020.out"],
          ["mul_d4__U3016.out","add_all__U3021.in1"],
          ["add_all__U3022.in0","add_all__U3021.out"],
          ["const_term_U3017.out","add_all__U3022.in1"],
          ["self.out","add_all__U3022.out"],
          ["mul_d0__U3008.in0","coeff_0_U3007.out"],
          ["mul_d1__U3010.in0","coeff_1_U3009.out"],
          ["mul_d2__U3012.in0","coeff_2_U3011.out"],
          ["mul_d3__U3014.in0","coeff_3_U3013.out"],
          ["mul_d4__U3016.in0","coeff_4_U3015.out"],
          ["self.d.0","mul_d0__U3008.in1"],
          ["self.d.1","mul_d1__U3010.in1"],
          ["self.d.2","mul_d2__U3012.in1"],
          ["self.d.3","mul_d3__U3014.in1"],
          ["self.d.4","mul_d4__U3016.in1"]
        ]
      },
      "aff__U3024":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3038":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3025":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3028":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3030":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3026.out","add_all__U3036.in0"],
          ["mul_d1__U3028.out","add_all__U3036.in1"],
          ["add_all__U3037.in0","add_all__U3036.out"],
          ["mul_d2__U3030.out","add_all__U3037.in1"],
          ["add_all__U3038.in0","add_all__U3037.out"],
          ["mul_d3__U3032.out","add_all__U3038.in1"],
          ["add_all__U3039.in0","add_all__U3038.out"],
          ["mul_d4__U3034.out","add_all__U3039.in1"],
          ["add_all__U3040.in0","add_all__U3039.out"],
          ["const_term_U3035.out","add_all__U3040.in1"],
          ["self.out","add_all__U3040.out"],
          ["mul_d0__U3026.in0","coeff_0_U3025.out"],
          ["mul_d1__U3028.in0","coeff_1_U3027.out"],
          ["mul_d2__U3030.in0","coeff_2_U3029.out"],
          ["mul_d3__U3032.in0","coeff_3_U3031.out"],
          ["mul_d4__U3034.in0","coeff_4_U3033.out"],
          ["self.d.0","mul_d0__U3026.in1"],
          ["self.d.1","mul_d1__U3028.in1"],
          ["self.d.2","mul_d2__U3030.in1"],
          ["self.d.3","mul_d3__U3032.in1"],
          ["self.d.4","mul_d4__U3034.in1"]
        ]
      },
      "aff__U3042":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3054":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3055":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3056":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3048":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3050":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3052":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3044.out","add_all__U3054.in0"],
          ["mul_d1__U3046.out","add_all__U3054.in1"],
          ["add_all__U3055.in0","add_all__U3054.out"],
          ["mul_d2__U3048.out","add_all__U3055.in1"],
          ["add_all__U3056.in0","add_all__U3055.out"],
          ["mul_d3__U3050.out","add_all__U3056.in1"],
          ["add_all__U3057.in0","add_all__U3056.out"],
          ["mul_d4__U3052.out","add_all__U3057.in1"],
          ["add_all__U3058.in0","add_all__U3057.out"],
          ["const_term_U3053.out","add_all__U3058.in1"],
          ["self.out","add_all__U3058.out"],
          ["mul_d0__U3044.in0","coeff_0_U3043.out"],
          ["mul_d1__U3046.in0","coeff_1_U3045.out"],
          ["mul_d2__U3048.in0","coeff_2_U3047.out"],
          ["mul_d3__U3050.in0","coeff_3_U3049.out"],
          ["mul_d4__U3052.in0","coeff_4_U3051.out"],
          ["self.d.0","mul_d0__U3044.in1"],
          ["self.d.1","mul_d1__U3046.in1"],
          ["self.d.2","mul_d2__U3048.in1"],
          ["self.d.3","mul_d3__U3050.in1"],
          ["self.d.4","mul_d4__U3052.in1"]
        ]
      },
      "aff__U3060":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3074":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3076":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3066":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3068":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3070":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3062.out","add_all__U3072.in0"],
          ["mul_d1__U3064.out","add_all__U3072.in1"],
          ["add_all__U3073.in0","add_all__U3072.out"],
          ["mul_d2__U3066.out","add_all__U3073.in1"],
          ["add_all__U3074.in0","add_all__U3073.out"],
          ["mul_d3__U3068.out","add_all__U3074.in1"],
          ["add_all__U3075.in0","add_all__U3074.out"],
          ["mul_d4__U3070.out","add_all__U3075.in1"],
          ["add_all__U3076.in0","add_all__U3075.out"],
          ["const_term_U3071.out","add_all__U3076.in1"],
          ["self.out","add_all__U3076.out"],
          ["mul_d0__U3062.in0","coeff_0_U3061.out"],
          ["mul_d1__U3064.in0","coeff_1_U3063.out"],
          ["mul_d2__U3066.in0","coeff_2_U3065.out"],
          ["mul_d3__U3068.in0","coeff_3_U3067.out"],
          ["mul_d4__U3070.in0","coeff_4_U3069.out"],
          ["self.d.0","mul_d0__U3062.in1"],
          ["self.d.1","mul_d1__U3064.in1"],
          ["self.d.2","mul_d2__U3066.in1"],
          ["self.d.3","mul_d3__U3068.in1"],
          ["self.d.4","mul_d4__U3070.in1"]
        ]
      },
      "aff__U3078":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3082":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3080.out","add_all__U3090.in0"],
          ["mul_d1__U3082.out","add_all__U3090.in1"],
          ["add_all__U3091.in0","add_all__U3090.out"],
          ["mul_d2__U3084.out","add_all__U3091.in1"],
          ["add_all__U3092.in0","add_all__U3091.out"],
          ["mul_d3__U3086.out","add_all__U3092.in1"],
          ["add_all__U3093.in0","add_all__U3092.out"],
          ["mul_d4__U3088.out","add_all__U3093.in1"],
          ["add_all__U3094.in0","add_all__U3093.out"],
          ["const_term_U3089.out","add_all__U3094.in1"],
          ["self.out","add_all__U3094.out"],
          ["mul_d0__U3080.in0","coeff_0_U3079.out"],
          ["mul_d1__U3082.in0","coeff_1_U3081.out"],
          ["mul_d2__U3084.in0","coeff_2_U3083.out"],
          ["mul_d3__U3086.in0","coeff_3_U3085.out"],
          ["mul_d4__U3088.in0","coeff_4_U3087.out"],
          ["self.d.0","mul_d0__U3080.in1"],
          ["self.d.1","mul_d1__U3082.in1"],
          ["self.d.2","mul_d2__U3084.in1"],
          ["self.d.3","mul_d3__U3086.in1"],
          ["self.d.4","mul_d4__U3088.in1"]
        ]
      },
      "aff__U3096":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3098.out","add_all__U3108.in0"],
          ["mul_d1__U3100.out","add_all__U3108.in1"],
          ["add_all__U3109.in0","add_all__U3108.out"],
          ["mul_d2__U3102.out","add_all__U3109.in1"],
          ["add_all__U3110.in0","add_all__U3109.out"],
          ["mul_d3__U3104.out","add_all__U3110.in1"],
          ["add_all__U3111.in0","add_all__U3110.out"],
          ["mul_d4__U3106.out","add_all__U3111.in1"],
          ["add_all__U3112.in0","add_all__U3111.out"],
          ["const_term_U3107.out","add_all__U3112.in1"],
          ["self.out","add_all__U3112.out"],
          ["mul_d0__U3098.in0","coeff_0_U3097.out"],
          ["mul_d1__U3100.in0","coeff_1_U3099.out"],
          ["mul_d2__U3102.in0","coeff_2_U3101.out"],
          ["mul_d3__U3104.in0","coeff_3_U3103.out"],
          ["mul_d4__U3106.in0","coeff_4_U3105.out"],
          ["self.d.0","mul_d0__U3098.in1"],
          ["self.d.1","mul_d1__U3100.in1"],
          ["self.d.2","mul_d2__U3102.in1"],
          ["self.d.3","mul_d3__U3104.in1"],
          ["self.d.4","mul_d4__U3106.in1"]
        ]
      },
      "aff__U3114":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3116.out","add_all__U3126.in0"],
          ["mul_d1__U3118.out","add_all__U3126.in1"],
          ["add_all__U3127.in0","add_all__U3126.out"],
          ["mul_d2__U3120.out","add_all__U3127.in1"],
          ["add_all__U3128.in0","add_all__U3127.out"],
          ["mul_d3__U3122.out","add_all__U3128.in1"],
          ["add_all__U3129.in0","add_all__U3128.out"],
          ["mul_d4__U3124.out","add_all__U3129.in1"],
          ["add_all__U3130.in0","add_all__U3129.out"],
          ["const_term_U3125.out","add_all__U3130.in1"],
          ["self.out","add_all__U3130.out"],
          ["mul_d0__U3116.in0","coeff_0_U3115.out"],
          ["mul_d1__U3118.in0","coeff_1_U3117.out"],
          ["mul_d2__U3120.in0","coeff_2_U3119.out"],
          ["mul_d3__U3122.in0","coeff_3_U3121.out"],
          ["mul_d4__U3124.in0","coeff_4_U3123.out"],
          ["self.d.0","mul_d0__U3116.in1"],
          ["self.d.1","mul_d1__U3118.in1"],
          ["self.d.2","mul_d2__U3120.in1"],
          ["self.d.3","mul_d3__U3122.in1"],
          ["self.d.4","mul_d4__U3124.in1"]
        ]
      },
      "aff__U313":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U315.out","add_all__U321.in0"],
          ["mul_d1__U317.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["mul_d2__U319.out","add_all__U322.in1"],
          ["add_all__U323.in0","add_all__U322.out"],
          ["const_term_U320.out","add_all__U323.in1"],
          ["self.out","add_all__U323.out"],
          ["mul_d0__U315.in0","coeff_0_U314.out"],
          ["mul_d1__U317.in0","coeff_1_U316.out"],
          ["mul_d2__U319.in0","coeff_2_U318.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U317.in1"],
          ["self.d.2","mul_d2__U319.in1"]
        ]
      },
      "aff__U3132":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3134.out","add_all__U3144.in0"],
          ["mul_d1__U3136.out","add_all__U3144.in1"],
          ["add_all__U3145.in0","add_all__U3144.out"],
          ["mul_d2__U3138.out","add_all__U3145.in1"],
          ["add_all__U3146.in0","add_all__U3145.out"],
          ["mul_d3__U3140.out","add_all__U3146.in1"],
          ["add_all__U3147.in0","add_all__U3146.out"],
          ["mul_d4__U3142.out","add_all__U3147.in1"],
          ["add_all__U3148.in0","add_all__U3147.out"],
          ["const_term_U3143.out","add_all__U3148.in1"],
          ["self.out","add_all__U3148.out"],
          ["mul_d0__U3134.in0","coeff_0_U3133.out"],
          ["mul_d1__U3136.in0","coeff_1_U3135.out"],
          ["mul_d2__U3138.in0","coeff_2_U3137.out"],
          ["mul_d3__U3140.in0","coeff_3_U3139.out"],
          ["mul_d4__U3142.in0","coeff_4_U3141.out"],
          ["self.d.0","mul_d0__U3134.in1"],
          ["self.d.1","mul_d1__U3136.in1"],
          ["self.d.2","mul_d2__U3138.in1"],
          ["self.d.3","mul_d3__U3140.in1"],
          ["self.d.4","mul_d4__U3142.in1"]
        ]
      },
      "aff__U3150":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3166":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3152.out","add_all__U3162.in0"],
          ["mul_d1__U3154.out","add_all__U3162.in1"],
          ["add_all__U3163.in0","add_all__U3162.out"],
          ["mul_d2__U3156.out","add_all__U3163.in1"],
          ["add_all__U3164.in0","add_all__U3163.out"],
          ["mul_d3__U3158.out","add_all__U3164.in1"],
          ["add_all__U3165.in0","add_all__U3164.out"],
          ["mul_d4__U3160.out","add_all__U3165.in1"],
          ["add_all__U3166.in0","add_all__U3165.out"],
          ["const_term_U3161.out","add_all__U3166.in1"],
          ["self.out","add_all__U3166.out"],
          ["mul_d0__U3152.in0","coeff_0_U3151.out"],
          ["mul_d1__U3154.in0","coeff_1_U3153.out"],
          ["mul_d2__U3156.in0","coeff_2_U3155.out"],
          ["mul_d3__U3158.in0","coeff_3_U3157.out"],
          ["mul_d4__U3160.in0","coeff_4_U3159.out"],
          ["self.d.0","mul_d0__U3152.in1"],
          ["self.d.1","mul_d1__U3154.in1"],
          ["self.d.2","mul_d2__U3156.in1"],
          ["self.d.3","mul_d3__U3158.in1"],
          ["self.d.4","mul_d4__U3160.in1"]
        ]
      },
      "aff__U3168":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3170.out","add_all__U3180.in0"],
          ["mul_d1__U3172.out","add_all__U3180.in1"],
          ["add_all__U3181.in0","add_all__U3180.out"],
          ["mul_d2__U3174.out","add_all__U3181.in1"],
          ["add_all__U3182.in0","add_all__U3181.out"],
          ["mul_d3__U3176.out","add_all__U3182.in1"],
          ["add_all__U3183.in0","add_all__U3182.out"],
          ["mul_d4__U3178.out","add_all__U3183.in1"],
          ["add_all__U3184.in0","add_all__U3183.out"],
          ["const_term_U3179.out","add_all__U3184.in1"],
          ["self.out","add_all__U3184.out"],
          ["mul_d0__U3170.in0","coeff_0_U3169.out"],
          ["mul_d1__U3172.in0","coeff_1_U3171.out"],
          ["mul_d2__U3174.in0","coeff_2_U3173.out"],
          ["mul_d3__U3176.in0","coeff_3_U3175.out"],
          ["mul_d4__U3178.in0","coeff_4_U3177.out"],
          ["self.d.0","mul_d0__U3170.in1"],
          ["self.d.1","mul_d1__U3172.in1"],
          ["self.d.2","mul_d2__U3174.in1"],
          ["self.d.3","mul_d3__U3176.in1"],
          ["self.d.4","mul_d4__U3178.in1"]
        ]
      },
      "aff__U3186":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3188.out","add_all__U3198.in0"],
          ["mul_d1__U3190.out","add_all__U3198.in1"],
          ["add_all__U3199.in0","add_all__U3198.out"],
          ["mul_d2__U3192.out","add_all__U3199.in1"],
          ["add_all__U3200.in0","add_all__U3199.out"],
          ["mul_d3__U3194.out","add_all__U3200.in1"],
          ["add_all__U3201.in0","add_all__U3200.out"],
          ["mul_d4__U3196.out","add_all__U3201.in1"],
          ["add_all__U3202.in0","add_all__U3201.out"],
          ["const_term_U3197.out","add_all__U3202.in1"],
          ["self.out","add_all__U3202.out"],
          ["mul_d0__U3188.in0","coeff_0_U3187.out"],
          ["mul_d1__U3190.in0","coeff_1_U3189.out"],
          ["mul_d2__U3192.in0","coeff_2_U3191.out"],
          ["mul_d3__U3194.in0","coeff_3_U3193.out"],
          ["mul_d4__U3196.in0","coeff_4_U3195.out"],
          ["self.d.0","mul_d0__U3188.in1"],
          ["self.d.1","mul_d1__U3190.in1"],
          ["self.d.2","mul_d2__U3192.in1"],
          ["self.d.3","mul_d3__U3194.in1"],
          ["self.d.4","mul_d4__U3196.in1"]
        ]
      },
      "aff__U3204":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3218":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3207":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3206.out","add_all__U3216.in0"],
          ["mul_d1__U3208.out","add_all__U3216.in1"],
          ["add_all__U3217.in0","add_all__U3216.out"],
          ["mul_d2__U3210.out","add_all__U3217.in1"],
          ["add_all__U3218.in0","add_all__U3217.out"],
          ["mul_d3__U3212.out","add_all__U3218.in1"],
          ["add_all__U3219.in0","add_all__U3218.out"],
          ["mul_d4__U3214.out","add_all__U3219.in1"],
          ["add_all__U3220.in0","add_all__U3219.out"],
          ["const_term_U3215.out","add_all__U3220.in1"],
          ["self.out","add_all__U3220.out"],
          ["mul_d0__U3206.in0","coeff_0_U3205.out"],
          ["mul_d1__U3208.in0","coeff_1_U3207.out"],
          ["mul_d2__U3210.in0","coeff_2_U3209.out"],
          ["mul_d3__U3212.in0","coeff_3_U3211.out"],
          ["mul_d4__U3214.in0","coeff_4_U3213.out"],
          ["self.d.0","mul_d0__U3206.in1"],
          ["self.d.1","mul_d1__U3208.in1"],
          ["self.d.2","mul_d2__U3210.in1"],
          ["self.d.3","mul_d3__U3212.in1"],
          ["self.d.4","mul_d4__U3214.in1"]
        ]
      },
      "aff__U3222":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3224.out","add_all__U3234.in0"],
          ["mul_d1__U3226.out","add_all__U3234.in1"],
          ["add_all__U3235.in0","add_all__U3234.out"],
          ["mul_d2__U3228.out","add_all__U3235.in1"],
          ["add_all__U3236.in0","add_all__U3235.out"],
          ["mul_d3__U3230.out","add_all__U3236.in1"],
          ["add_all__U3237.in0","add_all__U3236.out"],
          ["mul_d4__U3232.out","add_all__U3237.in1"],
          ["add_all__U3238.in0","add_all__U3237.out"],
          ["const_term_U3233.out","add_all__U3238.in1"],
          ["self.out","add_all__U3238.out"],
          ["mul_d0__U3224.in0","coeff_0_U3223.out"],
          ["mul_d1__U3226.in0","coeff_1_U3225.out"],
          ["mul_d2__U3228.in0","coeff_2_U3227.out"],
          ["mul_d3__U3230.in0","coeff_3_U3229.out"],
          ["mul_d4__U3232.in0","coeff_4_U3231.out"],
          ["self.d.0","mul_d0__U3224.in1"],
          ["self.d.1","mul_d1__U3226.in1"],
          ["self.d.2","mul_d2__U3228.in1"],
          ["self.d.3","mul_d3__U3230.in1"],
          ["self.d.4","mul_d4__U3232.in1"]
        ]
      },
      "aff__U3240":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3242.out","add_all__U3252.in0"],
          ["mul_d1__U3244.out","add_all__U3252.in1"],
          ["add_all__U3253.in0","add_all__U3252.out"],
          ["mul_d2__U3246.out","add_all__U3253.in1"],
          ["add_all__U3254.in0","add_all__U3253.out"],
          ["mul_d3__U3248.out","add_all__U3254.in1"],
          ["add_all__U3255.in0","add_all__U3254.out"],
          ["mul_d4__U3250.out","add_all__U3255.in1"],
          ["add_all__U3256.in0","add_all__U3255.out"],
          ["const_term_U3251.out","add_all__U3256.in1"],
          ["self.out","add_all__U3256.out"],
          ["mul_d0__U3242.in0","coeff_0_U3241.out"],
          ["mul_d1__U3244.in0","coeff_1_U3243.out"],
          ["mul_d2__U3246.in0","coeff_2_U3245.out"],
          ["mul_d3__U3248.in0","coeff_3_U3247.out"],
          ["mul_d4__U3250.in0","coeff_4_U3249.out"],
          ["self.d.0","mul_d0__U3242.in1"],
          ["self.d.1","mul_d1__U3244.in1"],
          ["self.d.2","mul_d2__U3246.in1"],
          ["self.d.3","mul_d3__U3248.in1"],
          ["self.d.4","mul_d4__U3250.in1"]
        ]
      },
      "aff__U3258":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3260.out","add_all__U3270.in0"],
          ["mul_d1__U3262.out","add_all__U3270.in1"],
          ["add_all__U3271.in0","add_all__U3270.out"],
          ["mul_d2__U3264.out","add_all__U3271.in1"],
          ["add_all__U3272.in0","add_all__U3271.out"],
          ["mul_d3__U3266.out","add_all__U3272.in1"],
          ["add_all__U3273.in0","add_all__U3272.out"],
          ["mul_d4__U3268.out","add_all__U3273.in1"],
          ["add_all__U3274.in0","add_all__U3273.out"],
          ["const_term_U3269.out","add_all__U3274.in1"],
          ["self.out","add_all__U3274.out"],
          ["mul_d0__U3260.in0","coeff_0_U3259.out"],
          ["mul_d1__U3262.in0","coeff_1_U3261.out"],
          ["mul_d2__U3264.in0","coeff_2_U3263.out"],
          ["mul_d3__U3266.in0","coeff_3_U3265.out"],
          ["mul_d4__U3268.in0","coeff_4_U3267.out"],
          ["self.d.0","mul_d0__U3260.in1"],
          ["self.d.1","mul_d1__U3262.in1"],
          ["self.d.2","mul_d2__U3264.in1"],
          ["self.d.3","mul_d3__U3266.in1"],
          ["self.d.4","mul_d4__U3268.in1"]
        ]
      },
      "aff__U3276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3278.out","add_all__U3288.in0"],
          ["mul_d1__U3280.out","add_all__U3288.in1"],
          ["add_all__U3289.in0","add_all__U3288.out"],
          ["mul_d2__U3282.out","add_all__U3289.in1"],
          ["add_all__U3290.in0","add_all__U3289.out"],
          ["mul_d3__U3284.out","add_all__U3290.in1"],
          ["add_all__U3291.in0","add_all__U3290.out"],
          ["mul_d4__U3286.out","add_all__U3291.in1"],
          ["add_all__U3292.in0","add_all__U3291.out"],
          ["const_term_U3287.out","add_all__U3292.in1"],
          ["self.out","add_all__U3292.out"],
          ["mul_d0__U3278.in0","coeff_0_U3277.out"],
          ["mul_d1__U3280.in0","coeff_1_U3279.out"],
          ["mul_d2__U3282.in0","coeff_2_U3281.out"],
          ["mul_d3__U3284.in0","coeff_3_U3283.out"],
          ["mul_d4__U3286.in0","coeff_4_U3285.out"],
          ["self.d.0","mul_d0__U3278.in1"],
          ["self.d.1","mul_d1__U3280.in1"],
          ["self.d.2","mul_d2__U3282.in1"],
          ["self.d.3","mul_d3__U3284.in1"],
          ["self.d.4","mul_d4__U3286.in1"]
        ]
      },
      "aff__U3294":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_2_U3299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U3301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U3296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3296.out","add_all__U3306.in0"],
          ["mul_d1__U3298.out","add_all__U3306.in1"],
          ["add_all__U3307.in0","add_all__U3306.out"],
          ["mul_d2__U3300.out","add_all__U3307.in1"],
          ["add_all__U3308.in0","add_all__U3307.out"],
          ["mul_d3__U3302.out","add_all__U3308.in1"],
          ["add_all__U3309.in0","add_all__U3308.out"],
          ["mul_d4__U3304.out","add_all__U3309.in1"],
          ["add_all__U3310.in0","add_all__U3309.out"],
          ["const_term_U3305.out","add_all__U3310.in1"],
          ["self.out","add_all__U3310.out"],
          ["mul_d0__U3296.in0","coeff_0_U3295.out"],
          ["mul_d1__U3298.in0","coeff_1_U3297.out"],
          ["mul_d2__U3300.in0","coeff_2_U3299.out"],
          ["mul_d3__U3302.in0","coeff_3_U3301.out"],
          ["mul_d4__U3304.in0","coeff_4_U3303.out"],
          ["self.d.0","mul_d0__U3296.in1"],
          ["self.d.1","mul_d1__U3298.in1"],
          ["self.d.2","mul_d2__U3300.in1"],
          ["self.d.3","mul_d3__U3302.in1"],
          ["self.d.4","mul_d4__U3304.in1"]
        ]
      },
      "aff__U336":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U338.out","add_all__U344.in0"],
          ["mul_d1__U340.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["mul_d2__U342.out","add_all__U345.in1"],
          ["add_all__U346.in0","add_all__U345.out"],
          ["const_term_U343.out","add_all__U346.in1"],
          ["self.out","add_all__U346.out"],
          ["mul_d0__U338.in0","coeff_0_U337.out"],
          ["mul_d1__U340.in0","coeff_1_U339.out"],
          ["mul_d2__U342.in0","coeff_2_U341.out"],
          ["self.d.0","mul_d0__U338.in1"],
          ["self.d.1","mul_d1__U340.in1"],
          ["self.d.2","mul_d2__U342.in1"]
        ]
      },
      "aff__U359":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U361.out","add_all__U367.in0"],
          ["mul_d1__U363.out","add_all__U367.in1"],
          ["add_all__U368.in0","add_all__U367.out"],
          ["mul_d2__U365.out","add_all__U368.in1"],
          ["add_all__U369.in0","add_all__U368.out"],
          ["const_term_U366.out","add_all__U369.in1"],
          ["self.out","add_all__U369.out"],
          ["mul_d0__U361.in0","coeff_0_U360.out"],
          ["mul_d1__U363.in0","coeff_1_U362.out"],
          ["mul_d2__U365.in0","coeff_2_U364.out"],
          ["self.d.0","mul_d0__U361.in1"],
          ["self.d.1","mul_d1__U363.in1"],
          ["self.d.2","mul_d2__U365.in1"]
        ]
      },
      "aff__U382":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U384.out","add_all__U390.in0"],
          ["mul_d1__U386.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["mul_d2__U388.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["const_term_U389.out","add_all__U392.in1"],
          ["self.out","add_all__U392.out"],
          ["mul_d0__U384.in0","coeff_0_U383.out"],
          ["mul_d1__U386.in0","coeff_1_U385.out"],
          ["mul_d2__U388.in0","coeff_2_U387.out"],
          ["self.d.0","mul_d0__U384.in1"],
          ["self.d.1","mul_d1__U386.in1"],
          ["self.d.2","mul_d2__U388.in1"]
        ]
      },
      "aff__U405":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U407.out","add_all__U417.in0"],
          ["mul_d1__U409.out","add_all__U417.in1"],
          ["add_all__U418.in0","add_all__U417.out"],
          ["mul_d2__U411.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["mul_d3__U413.out","add_all__U419.in1"],
          ["add_all__U420.in0","add_all__U419.out"],
          ["mul_d4__U415.out","add_all__U420.in1"],
          ["add_all__U421.in0","add_all__U420.out"],
          ["const_term_U416.out","add_all__U421.in1"],
          ["self.out","add_all__U421.out"],
          ["mul_d0__U407.in0","coeff_0_U406.out"],
          ["mul_d1__U409.in0","coeff_1_U408.out"],
          ["mul_d2__U411.in0","coeff_2_U410.out"],
          ["mul_d3__U413.in0","coeff_3_U412.out"],
          ["mul_d4__U415.in0","coeff_4_U414.out"],
          ["self.d.0","mul_d0__U407.in1"],
          ["self.d.1","mul_d1__U409.in1"],
          ["self.d.2","mul_d2__U411.in1"],
          ["self.d.3","mul_d3__U413.in1"],
          ["self.d.4","mul_d4__U415.in1"]
        ]
      },
      "aff__U457":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U459.out","add_all__U469.in0"],
          ["mul_d1__U461.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["mul_d2__U463.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["mul_d3__U465.out","add_all__U471.in1"],
          ["add_all__U472.in0","add_all__U471.out"],
          ["mul_d4__U467.out","add_all__U472.in1"],
          ["add_all__U473.in0","add_all__U472.out"],
          ["const_term_U468.out","add_all__U473.in1"],
          ["self.out","add_all__U473.out"],
          ["mul_d0__U459.in0","coeff_0_U458.out"],
          ["mul_d1__U461.in0","coeff_1_U460.out"],
          ["mul_d2__U463.in0","coeff_2_U462.out"],
          ["mul_d3__U465.in0","coeff_3_U464.out"],
          ["mul_d4__U467.in0","coeff_4_U466.out"],
          ["self.d.0","mul_d0__U459.in1"],
          ["self.d.1","mul_d1__U461.in1"],
          ["self.d.2","mul_d2__U463.in1"],
          ["self.d.3","mul_d3__U465.in1"],
          ["self.d.4","mul_d4__U467.in1"]
        ]
      },
      "aff__U47":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U57":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U49.out","add_all__U55.in0"],
          ["mul_d1__U51.out","add_all__U55.in1"],
          ["add_all__U56.in0","add_all__U55.out"],
          ["mul_d2__U53.out","add_all__U56.in1"],
          ["add_all__U57.in0","add_all__U56.out"],
          ["const_term_U54.out","add_all__U57.in1"],
          ["self.out","add_all__U57.out"],
          ["mul_d0__U49.in0","coeff_0_U48.out"],
          ["mul_d1__U51.in0","coeff_1_U50.out"],
          ["mul_d2__U53.in0","coeff_2_U52.out"],
          ["self.d.0","mul_d0__U49.in1"],
          ["self.d.1","mul_d1__U51.in1"],
          ["self.d.2","mul_d2__U53.in1"]
        ]
      },
      "aff__U509":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U511.out","add_all__U521.in0"],
          ["mul_d1__U513.out","add_all__U521.in1"],
          ["add_all__U522.in0","add_all__U521.out"],
          ["mul_d2__U515.out","add_all__U522.in1"],
          ["add_all__U523.in0","add_all__U522.out"],
          ["mul_d3__U517.out","add_all__U523.in1"],
          ["add_all__U524.in0","add_all__U523.out"],
          ["mul_d4__U519.out","add_all__U524.in1"],
          ["add_all__U525.in0","add_all__U524.out"],
          ["const_term_U520.out","add_all__U525.in1"],
          ["self.out","add_all__U525.out"],
          ["mul_d0__U511.in0","coeff_0_U510.out"],
          ["mul_d1__U513.in0","coeff_1_U512.out"],
          ["mul_d2__U515.in0","coeff_2_U514.out"],
          ["mul_d3__U517.in0","coeff_3_U516.out"],
          ["mul_d4__U519.in0","coeff_4_U518.out"],
          ["self.d.0","mul_d0__U511.in1"],
          ["self.d.1","mul_d1__U513.in1"],
          ["self.d.2","mul_d2__U515.in1"],
          ["self.d.3","mul_d3__U517.in1"],
          ["self.d.4","mul_d4__U519.in1"]
        ]
      },
      "aff__U561":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U563.out","add_all__U573.in0"],
          ["mul_d1__U565.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d2__U567.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d3__U569.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["mul_d4__U571.out","add_all__U576.in1"],
          ["add_all__U577.in0","add_all__U576.out"],
          ["const_term_U572.out","add_all__U577.in1"],
          ["self.out","add_all__U577.out"],
          ["mul_d0__U563.in0","coeff_0_U562.out"],
          ["mul_d1__U565.in0","coeff_1_U564.out"],
          ["mul_d2__U567.in0","coeff_2_U566.out"],
          ["mul_d3__U569.in0","coeff_3_U568.out"],
          ["mul_d4__U571.in0","coeff_4_U570.out"],
          ["self.d.0","mul_d0__U563.in1"],
          ["self.d.1","mul_d1__U565.in1"],
          ["self.d.2","mul_d2__U567.in1"],
          ["self.d.3","mul_d3__U569.in1"],
          ["self.d.4","mul_d4__U571.in1"]
        ]
      },
      "aff__U613":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U615.out","add_all__U625.in0"],
          ["mul_d1__U617.out","add_all__U625.in1"],
          ["add_all__U626.in0","add_all__U625.out"],
          ["mul_d2__U619.out","add_all__U626.in1"],
          ["add_all__U627.in0","add_all__U626.out"],
          ["mul_d3__U621.out","add_all__U627.in1"],
          ["add_all__U628.in0","add_all__U627.out"],
          ["mul_d4__U623.out","add_all__U628.in1"],
          ["add_all__U629.in0","add_all__U628.out"],
          ["const_term_U624.out","add_all__U629.in1"],
          ["self.out","add_all__U629.out"],
          ["mul_d0__U615.in0","coeff_0_U614.out"],
          ["mul_d1__U617.in0","coeff_1_U616.out"],
          ["mul_d2__U619.in0","coeff_2_U618.out"],
          ["mul_d3__U621.in0","coeff_3_U620.out"],
          ["mul_d4__U623.in0","coeff_4_U622.out"],
          ["self.d.0","mul_d0__U615.in1"],
          ["self.d.1","mul_d1__U617.in1"],
          ["self.d.2","mul_d2__U619.in1"],
          ["self.d.3","mul_d3__U621.in1"],
          ["self.d.4","mul_d4__U623.in1"]
        ]
      },
      "aff__U665":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U667.out","add_all__U677.in0"],
          ["mul_d1__U669.out","add_all__U677.in1"],
          ["add_all__U678.in0","add_all__U677.out"],
          ["mul_d2__U671.out","add_all__U678.in1"],
          ["add_all__U679.in0","add_all__U678.out"],
          ["mul_d3__U673.out","add_all__U679.in1"],
          ["add_all__U680.in0","add_all__U679.out"],
          ["mul_d4__U675.out","add_all__U680.in1"],
          ["add_all__U681.in0","add_all__U680.out"],
          ["const_term_U676.out","add_all__U681.in1"],
          ["self.out","add_all__U681.out"],
          ["mul_d0__U667.in0","coeff_0_U666.out"],
          ["mul_d1__U669.in0","coeff_1_U668.out"],
          ["mul_d2__U671.in0","coeff_2_U670.out"],
          ["mul_d3__U673.in0","coeff_3_U672.out"],
          ["mul_d4__U675.in0","coeff_4_U674.out"],
          ["self.d.0","mul_d0__U667.in1"],
          ["self.d.1","mul_d1__U669.in1"],
          ["self.d.2","mul_d2__U671.in1"],
          ["self.d.3","mul_d3__U673.in1"],
          ["self.d.4","mul_d4__U675.in1"]
        ]
      },
      "aff__U70":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U72.out","add_all__U78.in0"],
          ["mul_d1__U74.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["mul_d2__U76.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["const_term_U77.out","add_all__U80.in1"],
          ["self.out","add_all__U80.out"],
          ["mul_d0__U72.in0","coeff_0_U71.out"],
          ["mul_d1__U74.in0","coeff_1_U73.out"],
          ["mul_d2__U76.in0","coeff_2_U75.out"],
          ["self.d.0","mul_d0__U72.in1"],
          ["self.d.1","mul_d1__U74.in1"],
          ["self.d.2","mul_d2__U76.in1"]
        ]
      },
      "aff__U717":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U719.out","add_all__U729.in0"],
          ["mul_d1__U721.out","add_all__U729.in1"],
          ["add_all__U730.in0","add_all__U729.out"],
          ["mul_d2__U723.out","add_all__U730.in1"],
          ["add_all__U731.in0","add_all__U730.out"],
          ["mul_d3__U725.out","add_all__U731.in1"],
          ["add_all__U732.in0","add_all__U731.out"],
          ["mul_d4__U727.out","add_all__U732.in1"],
          ["add_all__U733.in0","add_all__U732.out"],
          ["const_term_U728.out","add_all__U733.in1"],
          ["self.out","add_all__U733.out"],
          ["mul_d0__U719.in0","coeff_0_U718.out"],
          ["mul_d1__U721.in0","coeff_1_U720.out"],
          ["mul_d2__U723.in0","coeff_2_U722.out"],
          ["mul_d3__U725.in0","coeff_3_U724.out"],
          ["mul_d4__U727.in0","coeff_4_U726.out"],
          ["self.d.0","mul_d0__U719.in1"],
          ["self.d.1","mul_d1__U721.in1"],
          ["self.d.2","mul_d2__U723.in1"],
          ["self.d.3","mul_d3__U725.in1"],
          ["self.d.4","mul_d4__U727.in1"]
        ]
      },
      "aff__U769":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0984"]}
          },
          "coeff_2_U774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h032c"]}
          },
          "coeff_3_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "coeff_4_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0385"]}
          },
          "mul_d0__U771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U771.out","add_all__U781.in0"],
          ["mul_d1__U773.out","add_all__U781.in1"],
          ["add_all__U782.in0","add_all__U781.out"],
          ["mul_d2__U775.out","add_all__U782.in1"],
          ["add_all__U783.in0","add_all__U782.out"],
          ["mul_d3__U777.out","add_all__U783.in1"],
          ["add_all__U784.in0","add_all__U783.out"],
          ["mul_d4__U779.out","add_all__U784.in1"],
          ["add_all__U785.in0","add_all__U784.out"],
          ["const_term_U780.out","add_all__U785.in1"],
          ["self.out","add_all__U785.out"],
          ["mul_d0__U771.in0","coeff_0_U770.out"],
          ["mul_d1__U773.in0","coeff_1_U772.out"],
          ["mul_d2__U775.in0","coeff_2_U774.out"],
          ["mul_d3__U777.in0","coeff_3_U776.out"],
          ["mul_d4__U779.in0","coeff_4_U778.out"],
          ["self.d.0","mul_d0__U771.in1"],
          ["self.d.1","mul_d1__U773.in1"],
          ["self.d.2","mul_d2__U775.in1"],
          ["self.d.3","mul_d3__U777.in1"],
          ["self.d.4","mul_d4__U779.in1"]
        ]
      },
      "aff__U821":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U830":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U831":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U824":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U823.out","add_all__U829.in0"],
          ["mul_d1__U825.out","add_all__U829.in1"],
          ["add_all__U830.in0","add_all__U829.out"],
          ["mul_d2__U827.out","add_all__U830.in1"],
          ["add_all__U831.in0","add_all__U830.out"],
          ["const_term_U828.out","add_all__U831.in1"],
          ["self.out","add_all__U831.out"],
          ["mul_d0__U823.in0","coeff_0_U822.out"],
          ["mul_d1__U825.in0","coeff_1_U824.out"],
          ["mul_d2__U827.in0","coeff_2_U826.out"],
          ["self.d.0","mul_d0__U823.in1"],
          ["self.d.1","mul_d1__U825.in1"],
          ["self.d.2","mul_d2__U827.in1"]
        ]
      },
      "aff__U856":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U857":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U861":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U862":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U858.out","add_all__U864.in0"],
          ["mul_d1__U860.out","add_all__U864.in1"],
          ["add_all__U865.in0","add_all__U864.out"],
          ["mul_d2__U862.out","add_all__U865.in1"],
          ["add_all__U866.in0","add_all__U865.out"],
          ["const_term_U863.out","add_all__U866.in1"],
          ["self.out","add_all__U866.out"],
          ["mul_d0__U858.in0","coeff_0_U857.out"],
          ["mul_d1__U860.in0","coeff_1_U859.out"],
          ["mul_d2__U862.in0","coeff_2_U861.out"],
          ["self.d.0","mul_d0__U858.in1"],
          ["self.d.1","mul_d1__U860.in1"],
          ["self.d.2","mul_d2__U862.in1"]
        ]
      },
      "aff__U891":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U893.out","add_all__U899.in0"],
          ["mul_d1__U895.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d2__U897.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["const_term_U898.out","add_all__U901.in1"],
          ["self.out","add_all__U901.out"],
          ["mul_d0__U893.in0","coeff_0_U892.out"],
          ["mul_d1__U895.in0","coeff_1_U894.out"],
          ["mul_d2__U897.in0","coeff_2_U896.out"],
          ["self.d.0","mul_d0__U893.in1"],
          ["self.d.1","mul_d1__U895.in1"],
          ["self.d.2","mul_d2__U897.in1"]
        ]
      },
      "aff__U926":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U929":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U931":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U933":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U928.out","add_all__U934.in0"],
          ["mul_d1__U930.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["mul_d2__U932.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["const_term_U933.out","add_all__U936.in1"],
          ["self.out","add_all__U936.out"],
          ["mul_d0__U928.in0","coeff_0_U927.out"],
          ["mul_d1__U930.in0","coeff_1_U929.out"],
          ["mul_d2__U932.in0","coeff_2_U931.out"],
          ["self.d.0","mul_d0__U928.in1"],
          ["self.d.1","mul_d1__U930.in1"],
          ["self.d.2","mul_d2__U932.in1"]
        ]
      },
      "aff__U93":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U96":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_2_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U95":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U97":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U95.out","add_all__U101.in0"],
          ["mul_d1__U97.out","add_all__U101.in1"],
          ["add_all__U102.in0","add_all__U101.out"],
          ["mul_d2__U99.out","add_all__U102.in1"],
          ["add_all__U103.in0","add_all__U102.out"],
          ["const_term_U100.out","add_all__U103.in1"],
          ["self.out","add_all__U103.out"],
          ["mul_d0__U95.in0","coeff_0_U94.out"],
          ["mul_d1__U97.in0","coeff_1_U96.out"],
          ["mul_d2__U99.in0","coeff_2_U98.out"],
          ["self.d.0","mul_d0__U95.in1"],
          ["self.d.1","mul_d1__U97.in1"],
          ["self.d.2","mul_d2__U99.in1"]
        ]
      },
      "aff__U961":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U963.out","add_all__U969.in0"],
          ["mul_d1__U965.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d2__U967.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["const_term_U968.out","add_all__U971.in1"],
          ["self.out","add_all__U971.out"],
          ["mul_d0__U963.in0","coeff_0_U962.out"],
          ["mul_d1__U965.in0","coeff_1_U964.out"],
          ["mul_d2__U967.in0","coeff_2_U966.out"],
          ["self.d.0","mul_d0__U963.in1"],
          ["self.d.1","mul_d1__U965.in1"],
          ["self.d.2","mul_d2__U967.in1"]
        ]
      },
      "aff__U996":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U997":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "coeff_2_U1001":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2011"]}
          },
          "mul_d0__U998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U998.out","add_all__U1004.in0"],
          ["mul_d1__U1000.out","add_all__U1004.in1"],
          ["add_all__U1005.in0","add_all__U1004.out"],
          ["mul_d2__U1002.out","add_all__U1005.in1"],
          ["add_all__U1006.in0","add_all__U1005.out"],
          ["const_term_U1003.out","add_all__U1006.in1"],
          ["self.out","add_all__U1006.out"],
          ["mul_d0__U998.in0","coeff_0_U997.out"],
          ["mul_d1__U1000.in0","coeff_1_U999.out"],
          ["mul_d2__U1002.in0","coeff_2_U1001.out"],
          ["self.d.0","mul_d0__U998.in1"],
          ["self.d.1","mul_d1__U1000.in1"],
          ["self.d.2","mul_d2__U1002.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1030":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1031"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1044":{
            "modref":"corebit.and"
          },
          "d_0_am__U1045":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1046":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1042.out"],
          ["d_1_inc.in1","_U1042.out"],
          ["d_2_inc.in1","_U1042.out"],
          ["inc_time.in1","_U1042.out"],
          ["cmp_time.in1","_U1043.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1044.in0"],
          ["d_1_at_max.out","d_0_am__U1044.in1"],
          ["d_0_am__U1045.in0","d_0_am__U1044.out"],
          ["d_2_at_max.out","d_0_am__U1045.in1"],
          ["d_0_next_value.sel","d_0_am__U1045.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1046.in0"],
          ["d_2_at_max.out","d_1_am__U1046.in1"],
          ["d_1_next_value.sel","d_1_am__U1046.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1065":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1066"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1079":{
            "modref":"corebit.and"
          },
          "d_0_am__U1080":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1081":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1077.out"],
          ["d_1_inc.in1","_U1077.out"],
          ["d_2_inc.in1","_U1077.out"],
          ["inc_time.in1","_U1077.out"],
          ["cmp_time.in1","_U1078.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1079.in0"],
          ["d_1_at_max.out","d_0_am__U1079.in1"],
          ["d_0_am__U1080.in0","d_0_am__U1079.out"],
          ["d_2_at_max.out","d_0_am__U1080.in1"],
          ["d_0_next_value.sel","d_0_am__U1080.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1081.in0"],
          ["d_2_at_max.out","d_1_am__U1081.in1"],
          ["d_1_next_value.sel","d_1_am__U1081.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U115":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U116"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U129":{
            "modref":"corebit.and"
          },
          "d_0_am__U130":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U131":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U127.out"],
          ["d_1_inc.in1","_U127.out"],
          ["d_2_inc.in1","_U127.out"],
          ["inc_time.in1","_U127.out"],
          ["cmp_time.in1","_U128.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U129.in0"],
          ["d_1_at_max.out","d_0_am__U129.in1"],
          ["d_0_am__U130.in0","d_0_am__U129.out"],
          ["d_2_at_max.out","d_0_am__U130.in1"],
          ["d_0_next_value.sel","d_0_am__U130.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U131.in0"],
          ["d_2_at_max.out","d_1_am__U131.in1"],
          ["d_1_next_value.sel","d_1_am__U131.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U139"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U152":{
            "modref":"corebit.and"
          },
          "d_0_am__U153":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U154":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U150.out"],
          ["d_1_inc.in1","_U150.out"],
          ["d_2_inc.in1","_U150.out"],
          ["inc_time.in1","_U150.out"],
          ["cmp_time.in1","_U151.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U152.in0"],
          ["d_1_at_max.out","d_0_am__U152.in1"],
          ["d_0_am__U153.in0","d_0_am__U152.out"],
          ["d_2_at_max.out","d_0_am__U153.in1"],
          ["d_0_next_value.sel","d_0_am__U153.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U154.in0"],
          ["d_2_at_max.out","d_1_am__U154.in1"],
          ["d_1_next_value.sel","d_1_am__U154.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U161":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U162"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U175":{
            "modref":"corebit.and"
          },
          "d_0_am__U176":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U177":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U173.out"],
          ["d_1_inc.in1","_U173.out"],
          ["d_2_inc.in1","_U173.out"],
          ["inc_time.in1","_U173.out"],
          ["cmp_time.in1","_U174.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U175.in0"],
          ["d_1_at_max.out","d_0_am__U175.in1"],
          ["d_0_am__U176.in0","d_0_am__U175.out"],
          ["d_2_at_max.out","d_0_am__U176.in1"],
          ["d_0_next_value.sel","d_0_am__U176.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U177.in0"],
          ["d_2_at_max.out","d_1_am__U177.in1"],
          ["d_1_next_value.sel","d_1_am__U177.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U184":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U185"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U204":{
            "modref":"corebit.and"
          },
          "d_0_am__U205":{
            "modref":"corebit.and"
          },
          "d_0_am__U206":{
            "modref":"corebit.and"
          },
          "d_0_am__U207":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U208":{
            "modref":"corebit.and"
          },
          "d_1_am__U209":{
            "modref":"corebit.and"
          },
          "d_1_am__U210":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U211":{
            "modref":"corebit.and"
          },
          "d_2_am__U212":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U213":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U202.out"],
          ["d_1_inc.in1","_U202.out"],
          ["d_2_inc.in1","_U202.out"],
          ["d_3_inc.in1","_U202.out"],
          ["d_4_inc.in1","_U202.out"],
          ["inc_time.in1","_U202.out"],
          ["cmp_time.in1","_U203.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U204.in0"],
          ["d_1_at_max.out","d_0_am__U204.in1"],
          ["d_0_am__U205.in0","d_0_am__U204.out"],
          ["d_2_at_max.out","d_0_am__U205.in1"],
          ["d_0_am__U206.in0","d_0_am__U205.out"],
          ["d_3_at_max.out","d_0_am__U206.in1"],
          ["d_0_am__U207.in0","d_0_am__U206.out"],
          ["d_4_at_max.out","d_0_am__U207.in1"],
          ["d_0_next_value.sel","d_0_am__U207.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U208.in0"],
          ["d_2_at_max.out","d_1_am__U208.in1"],
          ["d_1_am__U209.in0","d_1_am__U208.out"],
          ["d_3_at_max.out","d_1_am__U209.in1"],
          ["d_1_am__U210.in0","d_1_am__U209.out"],
          ["d_4_at_max.out","d_1_am__U210.in1"],
          ["d_1_next_value.sel","d_1_am__U210.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U211.in0"],
          ["d_3_at_max.out","d_2_am__U211.in1"],
          ["d_2_am__U212.in0","d_2_am__U211.out"],
          ["d_4_at_max.out","d_2_am__U212.in1"],
          ["d_2_next_value.sel","d_2_am__U212.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U213.in0"],
          ["d_4_at_max.out","d_3_am__U213.in1"],
          ["d_3_next_value.sel","d_3_am__U213.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U220":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U221"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U234":{
            "modref":"corebit.and"
          },
          "d_0_am__U235":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U236":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U232.out"],
          ["d_1_inc.in1","_U232.out"],
          ["d_2_inc.in1","_U232.out"],
          ["inc_time.in1","_U232.out"],
          ["cmp_time.in1","_U233.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U234.in0"],
          ["d_1_at_max.out","d_0_am__U234.in1"],
          ["d_0_am__U235.in0","d_0_am__U234.out"],
          ["d_2_at_max.out","d_0_am__U235.in1"],
          ["d_0_next_value.sel","d_0_am__U235.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U236.in0"],
          ["d_2_at_max.out","d_1_am__U236.in1"],
          ["d_1_next_value.sel","d_1_am__U236.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U24"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U37":{
            "modref":"corebit.and"
          },
          "d_0_am__U38":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U39":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U35.out"],
          ["d_1_inc.in1","_U35.out"],
          ["d_2_inc.in1","_U35.out"],
          ["inc_time.in1","_U35.out"],
          ["cmp_time.in1","_U36.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U37.in0"],
          ["d_1_at_max.out","d_0_am__U37.in1"],
          ["d_0_am__U38.in0","d_0_am__U37.out"],
          ["d_2_at_max.out","d_0_am__U38.in1"],
          ["d_0_next_value.sel","d_0_am__U38.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U39.in0"],
          ["d_2_at_max.out","d_1_am__U39.in1"],
          ["d_1_next_value.sel","d_1_am__U39.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U243":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U244"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U257":{
            "modref":"corebit.and"
          },
          "d_0_am__U258":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U259":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U255.out"],
          ["d_1_inc.in1","_U255.out"],
          ["d_2_inc.in1","_U255.out"],
          ["inc_time.in1","_U255.out"],
          ["cmp_time.in1","_U256.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U257.in0"],
          ["d_1_at_max.out","d_0_am__U257.in1"],
          ["d_0_am__U258.in0","d_0_am__U257.out"],
          ["d_2_at_max.out","d_0_am__U258.in1"],
          ["d_0_next_value.sel","d_0_am__U258.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U259.in0"],
          ["d_2_at_max.out","d_1_am__U259.in1"],
          ["d_1_next_value.sel","d_1_am__U259.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U266":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U267"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U280":{
            "modref":"corebit.and"
          },
          "d_0_am__U281":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U282":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U278.out"],
          ["d_1_inc.in1","_U278.out"],
          ["d_2_inc.in1","_U278.out"],
          ["inc_time.in1","_U278.out"],
          ["cmp_time.in1","_U279.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U280.in0"],
          ["d_1_at_max.out","d_0_am__U280.in1"],
          ["d_0_am__U281.in0","d_0_am__U280.out"],
          ["d_2_at_max.out","d_0_am__U281.in1"],
          ["d_0_next_value.sel","d_0_am__U281.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U282.in0"],
          ["d_2_at_max.out","d_1_am__U282.in1"],
          ["d_1_next_value.sel","d_1_am__U282.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U289":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U290"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U303":{
            "modref":"corebit.and"
          },
          "d_0_am__U304":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U305":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U301.out"],
          ["d_1_inc.in1","_U301.out"],
          ["d_2_inc.in1","_U301.out"],
          ["inc_time.in1","_U301.out"],
          ["cmp_time.in1","_U302.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U303.in0"],
          ["d_1_at_max.out","d_0_am__U303.in1"],
          ["d_0_am__U304.in0","d_0_am__U303.out"],
          ["d_2_at_max.out","d_0_am__U304.in1"],
          ["d_0_next_value.sel","d_0_am__U304.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U305.in0"],
          ["d_2_at_max.out","d_1_am__U305.in1"],
          ["d_1_next_value.sel","d_1_am__U305.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U313"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U326":{
            "modref":"corebit.and"
          },
          "d_0_am__U327":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U328":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U324.out"],
          ["d_1_inc.in1","_U324.out"],
          ["d_2_inc.in1","_U324.out"],
          ["inc_time.in1","_U324.out"],
          ["cmp_time.in1","_U325.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U326.in0"],
          ["d_1_at_max.out","d_0_am__U326.in1"],
          ["d_0_am__U327.in0","d_0_am__U326.out"],
          ["d_2_at_max.out","d_0_am__U327.in1"],
          ["d_0_next_value.sel","d_0_am__U327.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U328.in0"],
          ["d_2_at_max.out","d_1_am__U328.in1"],
          ["d_1_next_value.sel","d_1_am__U328.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U335":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U336"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U349":{
            "modref":"corebit.and"
          },
          "d_0_am__U350":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U351":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U347.out"],
          ["d_1_inc.in1","_U347.out"],
          ["d_2_inc.in1","_U347.out"],
          ["inc_time.in1","_U347.out"],
          ["cmp_time.in1","_U348.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U349.in0"],
          ["d_1_at_max.out","d_0_am__U349.in1"],
          ["d_0_am__U350.in0","d_0_am__U349.out"],
          ["d_2_at_max.out","d_0_am__U350.in1"],
          ["d_0_next_value.sel","d_0_am__U350.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U351.in0"],
          ["d_2_at_max.out","d_1_am__U351.in1"],
          ["d_1_next_value.sel","d_1_am__U351.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U358":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U359"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U372":{
            "modref":"corebit.and"
          },
          "d_0_am__U373":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U374":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U370.out"],
          ["d_1_inc.in1","_U370.out"],
          ["d_2_inc.in1","_U370.out"],
          ["inc_time.in1","_U370.out"],
          ["cmp_time.in1","_U371.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U372.in0"],
          ["d_1_at_max.out","d_0_am__U372.in1"],
          ["d_0_am__U373.in0","d_0_am__U372.out"],
          ["d_2_at_max.out","d_0_am__U373.in1"],
          ["d_0_next_value.sel","d_0_am__U373.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U374.in0"],
          ["d_2_at_max.out","d_1_am__U374.in1"],
          ["d_1_next_value.sel","d_1_am__U374.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U381":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U382"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U395":{
            "modref":"corebit.and"
          },
          "d_0_am__U396":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U397":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U393.out"],
          ["d_1_inc.in1","_U393.out"],
          ["d_2_inc.in1","_U393.out"],
          ["inc_time.in1","_U393.out"],
          ["cmp_time.in1","_U394.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U395.in0"],
          ["d_1_at_max.out","d_0_am__U395.in1"],
          ["d_0_am__U396.in0","d_0_am__U395.out"],
          ["d_2_at_max.out","d_0_am__U396.in1"],
          ["d_0_next_value.sel","d_0_am__U396.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U397.in0"],
          ["d_2_at_max.out","d_1_am__U397.in1"],
          ["d_1_next_value.sel","d_1_am__U397.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U404":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U405"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U424":{
            "modref":"corebit.and"
          },
          "d_0_am__U425":{
            "modref":"corebit.and"
          },
          "d_0_am__U426":{
            "modref":"corebit.and"
          },
          "d_0_am__U427":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U428":{
            "modref":"corebit.and"
          },
          "d_1_am__U429":{
            "modref":"corebit.and"
          },
          "d_1_am__U430":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U431":{
            "modref":"corebit.and"
          },
          "d_2_am__U432":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U433":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U422.out"],
          ["d_1_inc.in1","_U422.out"],
          ["d_2_inc.in1","_U422.out"],
          ["d_3_inc.in1","_U422.out"],
          ["d_4_inc.in1","_U422.out"],
          ["inc_time.in1","_U422.out"],
          ["cmp_time.in1","_U423.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U424.in0"],
          ["d_1_at_max.out","d_0_am__U424.in1"],
          ["d_0_am__U425.in0","d_0_am__U424.out"],
          ["d_2_at_max.out","d_0_am__U425.in1"],
          ["d_0_am__U426.in0","d_0_am__U425.out"],
          ["d_3_at_max.out","d_0_am__U426.in1"],
          ["d_0_am__U427.in0","d_0_am__U426.out"],
          ["d_4_at_max.out","d_0_am__U427.in1"],
          ["d_0_next_value.sel","d_0_am__U427.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U428.in0"],
          ["d_2_at_max.out","d_1_am__U428.in1"],
          ["d_1_am__U429.in0","d_1_am__U428.out"],
          ["d_3_at_max.out","d_1_am__U429.in1"],
          ["d_1_am__U430.in0","d_1_am__U429.out"],
          ["d_4_at_max.out","d_1_am__U430.in1"],
          ["d_1_next_value.sel","d_1_am__U430.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U431.in0"],
          ["d_3_at_max.out","d_2_am__U431.in1"],
          ["d_2_am__U432.in0","d_2_am__U431.out"],
          ["d_4_at_max.out","d_2_am__U432.in1"],
          ["d_2_next_value.sel","d_2_am__U432.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U433.in0"],
          ["d_4_at_max.out","d_3_am__U433.in1"],
          ["d_3_next_value.sel","d_3_am__U433.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U456":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U457"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U476":{
            "modref":"corebit.and"
          },
          "d_0_am__U477":{
            "modref":"corebit.and"
          },
          "d_0_am__U478":{
            "modref":"corebit.and"
          },
          "d_0_am__U479":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U480":{
            "modref":"corebit.and"
          },
          "d_1_am__U481":{
            "modref":"corebit.and"
          },
          "d_1_am__U482":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U483":{
            "modref":"corebit.and"
          },
          "d_2_am__U484":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U485":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U474.out"],
          ["d_1_inc.in1","_U474.out"],
          ["d_2_inc.in1","_U474.out"],
          ["d_3_inc.in1","_U474.out"],
          ["d_4_inc.in1","_U474.out"],
          ["inc_time.in1","_U474.out"],
          ["cmp_time.in1","_U475.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U476.in0"],
          ["d_1_at_max.out","d_0_am__U476.in1"],
          ["d_0_am__U477.in0","d_0_am__U476.out"],
          ["d_2_at_max.out","d_0_am__U477.in1"],
          ["d_0_am__U478.in0","d_0_am__U477.out"],
          ["d_3_at_max.out","d_0_am__U478.in1"],
          ["d_0_am__U479.in0","d_0_am__U478.out"],
          ["d_4_at_max.out","d_0_am__U479.in1"],
          ["d_0_next_value.sel","d_0_am__U479.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U480.in0"],
          ["d_2_at_max.out","d_1_am__U480.in1"],
          ["d_1_am__U481.in0","d_1_am__U480.out"],
          ["d_3_at_max.out","d_1_am__U481.in1"],
          ["d_1_am__U482.in0","d_1_am__U481.out"],
          ["d_4_at_max.out","d_1_am__U482.in1"],
          ["d_1_next_value.sel","d_1_am__U482.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U483.in0"],
          ["d_3_at_max.out","d_2_am__U483.in1"],
          ["d_2_am__U484.in0","d_2_am__U483.out"],
          ["d_4_at_max.out","d_2_am__U484.in1"],
          ["d_2_next_value.sel","d_2_am__U484.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U485.in0"],
          ["d_4_at_max.out","d_3_am__U485.in1"],
          ["d_3_next_value.sel","d_3_am__U485.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U47"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U60":{
            "modref":"corebit.and"
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U62":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U58.out"],
          ["d_1_inc.in1","_U58.out"],
          ["d_2_inc.in1","_U58.out"],
          ["inc_time.in1","_U58.out"],
          ["cmp_time.in1","_U59.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U60.in0"],
          ["d_1_at_max.out","d_0_am__U60.in1"],
          ["d_0_am__U61.in0","d_0_am__U60.out"],
          ["d_2_at_max.out","d_0_am__U61.in1"],
          ["d_0_next_value.sel","d_0_am__U61.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U62.in0"],
          ["d_2_at_max.out","d_1_am__U62.in1"],
          ["d_1_next_value.sel","d_1_am__U62.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U508":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U509"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U528":{
            "modref":"corebit.and"
          },
          "d_0_am__U529":{
            "modref":"corebit.and"
          },
          "d_0_am__U530":{
            "modref":"corebit.and"
          },
          "d_0_am__U531":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U532":{
            "modref":"corebit.and"
          },
          "d_1_am__U533":{
            "modref":"corebit.and"
          },
          "d_1_am__U534":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U535":{
            "modref":"corebit.and"
          },
          "d_2_am__U536":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U537":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U526.out"],
          ["d_1_inc.in1","_U526.out"],
          ["d_2_inc.in1","_U526.out"],
          ["d_3_inc.in1","_U526.out"],
          ["d_4_inc.in1","_U526.out"],
          ["inc_time.in1","_U526.out"],
          ["cmp_time.in1","_U527.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U528.in0"],
          ["d_1_at_max.out","d_0_am__U528.in1"],
          ["d_0_am__U529.in0","d_0_am__U528.out"],
          ["d_2_at_max.out","d_0_am__U529.in1"],
          ["d_0_am__U530.in0","d_0_am__U529.out"],
          ["d_3_at_max.out","d_0_am__U530.in1"],
          ["d_0_am__U531.in0","d_0_am__U530.out"],
          ["d_4_at_max.out","d_0_am__U531.in1"],
          ["d_0_next_value.sel","d_0_am__U531.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U532.in0"],
          ["d_2_at_max.out","d_1_am__U532.in1"],
          ["d_1_am__U533.in0","d_1_am__U532.out"],
          ["d_3_at_max.out","d_1_am__U533.in1"],
          ["d_1_am__U534.in0","d_1_am__U533.out"],
          ["d_4_at_max.out","d_1_am__U534.in1"],
          ["d_1_next_value.sel","d_1_am__U534.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U535.in0"],
          ["d_3_at_max.out","d_2_am__U535.in1"],
          ["d_2_am__U536.in0","d_2_am__U535.out"],
          ["d_4_at_max.out","d_2_am__U536.in1"],
          ["d_2_next_value.sel","d_2_am__U536.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U537.in0"],
          ["d_4_at_max.out","d_3_am__U537.in1"],
          ["d_3_next_value.sel","d_3_am__U537.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U560":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U561"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U580":{
            "modref":"corebit.and"
          },
          "d_0_am__U581":{
            "modref":"corebit.and"
          },
          "d_0_am__U582":{
            "modref":"corebit.and"
          },
          "d_0_am__U583":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U584":{
            "modref":"corebit.and"
          },
          "d_1_am__U585":{
            "modref":"corebit.and"
          },
          "d_1_am__U586":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U587":{
            "modref":"corebit.and"
          },
          "d_2_am__U588":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U589":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U578.out"],
          ["d_1_inc.in1","_U578.out"],
          ["d_2_inc.in1","_U578.out"],
          ["d_3_inc.in1","_U578.out"],
          ["d_4_inc.in1","_U578.out"],
          ["inc_time.in1","_U578.out"],
          ["cmp_time.in1","_U579.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U580.in0"],
          ["d_1_at_max.out","d_0_am__U580.in1"],
          ["d_0_am__U581.in0","d_0_am__U580.out"],
          ["d_2_at_max.out","d_0_am__U581.in1"],
          ["d_0_am__U582.in0","d_0_am__U581.out"],
          ["d_3_at_max.out","d_0_am__U582.in1"],
          ["d_0_am__U583.in0","d_0_am__U582.out"],
          ["d_4_at_max.out","d_0_am__U583.in1"],
          ["d_0_next_value.sel","d_0_am__U583.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U584.in0"],
          ["d_2_at_max.out","d_1_am__U584.in1"],
          ["d_1_am__U585.in0","d_1_am__U584.out"],
          ["d_3_at_max.out","d_1_am__U585.in1"],
          ["d_1_am__U586.in0","d_1_am__U585.out"],
          ["d_4_at_max.out","d_1_am__U586.in1"],
          ["d_1_next_value.sel","d_1_am__U586.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U587.in0"],
          ["d_3_at_max.out","d_2_am__U587.in1"],
          ["d_2_am__U588.in0","d_2_am__U587.out"],
          ["d_4_at_max.out","d_2_am__U588.in1"],
          ["d_2_next_value.sel","d_2_am__U588.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U589.in0"],
          ["d_4_at_max.out","d_3_am__U589.in1"],
          ["d_3_next_value.sel","d_3_am__U589.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U612":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U631":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U613"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U632":{
            "modref":"corebit.and"
          },
          "d_0_am__U633":{
            "modref":"corebit.and"
          },
          "d_0_am__U634":{
            "modref":"corebit.and"
          },
          "d_0_am__U635":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U636":{
            "modref":"corebit.and"
          },
          "d_1_am__U637":{
            "modref":"corebit.and"
          },
          "d_1_am__U638":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U639":{
            "modref":"corebit.and"
          },
          "d_2_am__U640":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U641":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U630.out"],
          ["d_1_inc.in1","_U630.out"],
          ["d_2_inc.in1","_U630.out"],
          ["d_3_inc.in1","_U630.out"],
          ["d_4_inc.in1","_U630.out"],
          ["inc_time.in1","_U630.out"],
          ["cmp_time.in1","_U631.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U632.in0"],
          ["d_1_at_max.out","d_0_am__U632.in1"],
          ["d_0_am__U633.in0","d_0_am__U632.out"],
          ["d_2_at_max.out","d_0_am__U633.in1"],
          ["d_0_am__U634.in0","d_0_am__U633.out"],
          ["d_3_at_max.out","d_0_am__U634.in1"],
          ["d_0_am__U635.in0","d_0_am__U634.out"],
          ["d_4_at_max.out","d_0_am__U635.in1"],
          ["d_0_next_value.sel","d_0_am__U635.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U636.in0"],
          ["d_2_at_max.out","d_1_am__U636.in1"],
          ["d_1_am__U637.in0","d_1_am__U636.out"],
          ["d_3_at_max.out","d_1_am__U637.in1"],
          ["d_1_am__U638.in0","d_1_am__U637.out"],
          ["d_4_at_max.out","d_1_am__U638.in1"],
          ["d_1_next_value.sel","d_1_am__U638.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U639.in0"],
          ["d_3_at_max.out","d_2_am__U639.in1"],
          ["d_2_am__U640.in0","d_2_am__U639.out"],
          ["d_4_at_max.out","d_2_am__U640.in1"],
          ["d_2_next_value.sel","d_2_am__U640.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U641.in0"],
          ["d_4_at_max.out","d_3_am__U641.in1"],
          ["d_3_next_value.sel","d_3_am__U641.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U664":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U665"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U684":{
            "modref":"corebit.and"
          },
          "d_0_am__U685":{
            "modref":"corebit.and"
          },
          "d_0_am__U686":{
            "modref":"corebit.and"
          },
          "d_0_am__U687":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U688":{
            "modref":"corebit.and"
          },
          "d_1_am__U689":{
            "modref":"corebit.and"
          },
          "d_1_am__U690":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U691":{
            "modref":"corebit.and"
          },
          "d_2_am__U692":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U693":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U682.out"],
          ["d_1_inc.in1","_U682.out"],
          ["d_2_inc.in1","_U682.out"],
          ["d_3_inc.in1","_U682.out"],
          ["d_4_inc.in1","_U682.out"],
          ["inc_time.in1","_U682.out"],
          ["cmp_time.in1","_U683.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U684.in0"],
          ["d_1_at_max.out","d_0_am__U684.in1"],
          ["d_0_am__U685.in0","d_0_am__U684.out"],
          ["d_2_at_max.out","d_0_am__U685.in1"],
          ["d_0_am__U686.in0","d_0_am__U685.out"],
          ["d_3_at_max.out","d_0_am__U686.in1"],
          ["d_0_am__U687.in0","d_0_am__U686.out"],
          ["d_4_at_max.out","d_0_am__U687.in1"],
          ["d_0_next_value.sel","d_0_am__U687.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U688.in0"],
          ["d_2_at_max.out","d_1_am__U688.in1"],
          ["d_1_am__U689.in0","d_1_am__U688.out"],
          ["d_3_at_max.out","d_1_am__U689.in1"],
          ["d_1_am__U690.in0","d_1_am__U689.out"],
          ["d_4_at_max.out","d_1_am__U690.in1"],
          ["d_1_next_value.sel","d_1_am__U690.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U691.in0"],
          ["d_3_at_max.out","d_2_am__U691.in1"],
          ["d_2_am__U692.in0","d_2_am__U691.out"],
          ["d_4_at_max.out","d_2_am__U692.in1"],
          ["d_2_next_value.sel","d_2_am__U692.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U693.in0"],
          ["d_4_at_max.out","d_3_am__U693.in1"],
          ["d_3_next_value.sel","d_3_am__U693.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U69":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U70"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U83":{
            "modref":"corebit.and"
          },
          "d_0_am__U84":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U85":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U81.out"],
          ["d_1_inc.in1","_U81.out"],
          ["d_2_inc.in1","_U81.out"],
          ["inc_time.in1","_U81.out"],
          ["cmp_time.in1","_U82.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U83.in0"],
          ["d_1_at_max.out","d_0_am__U83.in1"],
          ["d_0_am__U84.in0","d_0_am__U83.out"],
          ["d_2_at_max.out","d_0_am__U84.in1"],
          ["d_0_next_value.sel","d_0_am__U84.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U85.in0"],
          ["d_2_at_max.out","d_1_am__U85.in1"],
          ["d_1_next_value.sel","d_1_am__U85.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U716":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U717"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U736":{
            "modref":"corebit.and"
          },
          "d_0_am__U737":{
            "modref":"corebit.and"
          },
          "d_0_am__U738":{
            "modref":"corebit.and"
          },
          "d_0_am__U739":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U740":{
            "modref":"corebit.and"
          },
          "d_1_am__U741":{
            "modref":"corebit.and"
          },
          "d_1_am__U742":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U743":{
            "modref":"corebit.and"
          },
          "d_2_am__U744":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U745":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U734.out"],
          ["d_1_inc.in1","_U734.out"],
          ["d_2_inc.in1","_U734.out"],
          ["d_3_inc.in1","_U734.out"],
          ["d_4_inc.in1","_U734.out"],
          ["inc_time.in1","_U734.out"],
          ["cmp_time.in1","_U735.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U736.in0"],
          ["d_1_at_max.out","d_0_am__U736.in1"],
          ["d_0_am__U737.in0","d_0_am__U736.out"],
          ["d_2_at_max.out","d_0_am__U737.in1"],
          ["d_0_am__U738.in0","d_0_am__U737.out"],
          ["d_3_at_max.out","d_0_am__U738.in1"],
          ["d_0_am__U739.in0","d_0_am__U738.out"],
          ["d_4_at_max.out","d_0_am__U739.in1"],
          ["d_0_next_value.sel","d_0_am__U739.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U740.in0"],
          ["d_2_at_max.out","d_1_am__U740.in1"],
          ["d_1_am__U741.in0","d_1_am__U740.out"],
          ["d_3_at_max.out","d_1_am__U741.in1"],
          ["d_1_am__U742.in0","d_1_am__U741.out"],
          ["d_4_at_max.out","d_1_am__U742.in1"],
          ["d_1_next_value.sel","d_1_am__U742.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U743.in0"],
          ["d_3_at_max.out","d_2_am__U743.in1"],
          ["d_2_am__U744.in0","d_2_am__U743.out"],
          ["d_4_at_max.out","d_2_am__U744.in1"],
          ["d_2_next_value.sel","d_2_am__U744.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U745.in0"],
          ["d_4_at_max.out","d_3_am__U745.in1"],
          ["d_3_next_value.sel","d_3_am__U745.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U768":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U769"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U788":{
            "modref":"corebit.and"
          },
          "d_0_am__U789":{
            "modref":"corebit.and"
          },
          "d_0_am__U790":{
            "modref":"corebit.and"
          },
          "d_0_am__U791":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U792":{
            "modref":"corebit.and"
          },
          "d_1_am__U793":{
            "modref":"corebit.and"
          },
          "d_1_am__U794":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U795":{
            "modref":"corebit.and"
          },
          "d_2_am__U796":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U797":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U786.out"],
          ["d_1_inc.in1","_U786.out"],
          ["d_2_inc.in1","_U786.out"],
          ["d_3_inc.in1","_U786.out"],
          ["d_4_inc.in1","_U786.out"],
          ["inc_time.in1","_U786.out"],
          ["cmp_time.in1","_U787.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U788.in0"],
          ["d_1_at_max.out","d_0_am__U788.in1"],
          ["d_0_am__U789.in0","d_0_am__U788.out"],
          ["d_2_at_max.out","d_0_am__U789.in1"],
          ["d_0_am__U790.in0","d_0_am__U789.out"],
          ["d_3_at_max.out","d_0_am__U790.in1"],
          ["d_0_am__U791.in0","d_0_am__U790.out"],
          ["d_4_at_max.out","d_0_am__U791.in1"],
          ["d_0_next_value.sel","d_0_am__U791.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U792.in0"],
          ["d_2_at_max.out","d_1_am__U792.in1"],
          ["d_1_am__U793.in0","d_1_am__U792.out"],
          ["d_3_at_max.out","d_1_am__U793.in1"],
          ["d_1_am__U794.in0","d_1_am__U793.out"],
          ["d_4_at_max.out","d_1_am__U794.in1"],
          ["d_1_next_value.sel","d_1_am__U794.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U795.in0"],
          ["d_3_at_max.out","d_2_am__U795.in1"],
          ["d_2_am__U796.in0","d_2_am__U795.out"],
          ["d_4_at_max.out","d_2_am__U796.in1"],
          ["d_2_next_value.sel","d_2_am__U796.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U797.in0"],
          ["d_4_at_max.out","d_3_am__U797.in1"],
          ["d_3_next_value.sel","d_3_am__U797.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U820":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U833":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U821"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U834":{
            "modref":"corebit.and"
          },
          "d_0_am__U835":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U836":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U832.out"],
          ["d_1_inc.in1","_U832.out"],
          ["d_2_inc.in1","_U832.out"],
          ["inc_time.in1","_U832.out"],
          ["cmp_time.in1","_U833.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U834.in0"],
          ["d_1_at_max.out","d_0_am__U834.in1"],
          ["d_0_am__U835.in0","d_0_am__U834.out"],
          ["d_2_at_max.out","d_0_am__U835.in1"],
          ["d_0_next_value.sel","d_0_am__U835.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U836.in0"],
          ["d_2_at_max.out","d_1_am__U836.in1"],
          ["d_1_next_value.sel","d_1_am__U836.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U855":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U856"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U869":{
            "modref":"corebit.and"
          },
          "d_0_am__U870":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U871":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U867.out"],
          ["d_1_inc.in1","_U867.out"],
          ["d_2_inc.in1","_U867.out"],
          ["inc_time.in1","_U867.out"],
          ["cmp_time.in1","_U868.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U869.in0"],
          ["d_1_at_max.out","d_0_am__U869.in1"],
          ["d_0_am__U870.in0","d_0_am__U869.out"],
          ["d_2_at_max.out","d_0_am__U870.in1"],
          ["d_0_next_value.sel","d_0_am__U870.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U871.in0"],
          ["d_2_at_max.out","d_1_am__U871.in1"],
          ["d_1_next_value.sel","d_1_am__U871.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U890":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U891"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U904":{
            "modref":"corebit.and"
          },
          "d_0_am__U905":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U906":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U902.out"],
          ["d_1_inc.in1","_U902.out"],
          ["d_2_inc.in1","_U902.out"],
          ["inc_time.in1","_U902.out"],
          ["cmp_time.in1","_U903.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U904.in0"],
          ["d_1_at_max.out","d_0_am__U904.in1"],
          ["d_0_am__U905.in0","d_0_am__U904.out"],
          ["d_2_at_max.out","d_0_am__U905.in1"],
          ["d_0_next_value.sel","d_0_am__U905.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U906.in0"],
          ["d_2_at_max.out","d_1_am__U906.in1"],
          ["d_1_next_value.sel","d_1_am__U906.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U93"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U106":{
            "modref":"corebit.and"
          },
          "d_0_am__U107":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U108":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U104.out"],
          ["d_1_inc.in1","_U104.out"],
          ["d_2_inc.in1","_U104.out"],
          ["inc_time.in1","_U104.out"],
          ["cmp_time.in1","_U105.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U106.in0"],
          ["d_1_at_max.out","d_0_am__U106.in1"],
          ["d_0_am__U107.in0","d_0_am__U106.out"],
          ["d_2_at_max.out","d_0_am__U107.in1"],
          ["d_0_next_value.sel","d_0_am__U107.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U108.in0"],
          ["d_2_at_max.out","d_1_am__U108.in1"],
          ["d_1_next_value.sel","d_1_am__U108.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U925":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U926"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U939":{
            "modref":"corebit.and"
          },
          "d_0_am__U940":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U941":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U937.out"],
          ["d_1_inc.in1","_U937.out"],
          ["d_2_inc.in1","_U937.out"],
          ["inc_time.in1","_U937.out"],
          ["cmp_time.in1","_U938.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U939.in0"],
          ["d_1_at_max.out","d_0_am__U939.in1"],
          ["d_0_am__U940.in0","d_0_am__U939.out"],
          ["d_2_at_max.out","d_0_am__U940.in1"],
          ["d_0_next_value.sel","d_0_am__U940.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U941.in0"],
          ["d_2_at_max.out","d_1_am__U941.in1"],
          ["d_1_next_value.sel","d_1_am__U941.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U960":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U961"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U974":{
            "modref":"corebit.and"
          },
          "d_0_am__U975":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U976":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U972.out"],
          ["d_1_inc.in1","_U972.out"],
          ["d_2_inc.in1","_U972.out"],
          ["inc_time.in1","_U972.out"],
          ["cmp_time.in1","_U973.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U974.in0"],
          ["d_1_at_max.out","d_0_am__U974.in1"],
          ["d_0_am__U975.in0","d_0_am__U974.out"],
          ["d_2_at_max.out","d_0_am__U975.in1"],
          ["d_0_next_value.sel","d_0_am__U975.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U976.in0"],
          ["d_2_at_max.out","d_1_am__U976.in1"],
          ["d_1_next_value.sel","d_1_am__U976.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U995":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1007":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U996"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U1009":{
            "modref":"corebit.and"
          },
          "d_0_am__U1010":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U1011":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1007.out"],
          ["d_1_inc.in1","_U1007.out"],
          ["d_2_inc.in1","_U1007.out"],
          ["inc_time.in1","_U1007.out"],
          ["cmp_time.in1","_U1008.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U1009.in0"],
          ["d_1_at_max.out","d_0_am__U1009.in1"],
          ["d_0_am__U1010.in0","d_0_am__U1009.out"],
          ["d_2_at_max.out","d_0_am__U1010.in1"],
          ["d_0_next_value.sel","d_0_am__U1010.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1011.in0"],
          ["d_2_at_max.out","d_1_am__U1011.in1"],
          ["d_1_next_value.sel","d_1_am__U1011.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U1018":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1019":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1020":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1021":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1019.in"],
          ["self.out.0","_U1019.out"],
          ["self.in.1","_U1020.in"],
          ["self.out.1","_U1020.out"],
          ["self.in.2","_U1021.in"],
          ["self.out.2","_U1021.out"]
        ]
      },
      "array_delay_U1026":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1027":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1028":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1029":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1027.in"],
          ["self.out.0","_U1027.out"],
          ["self.in.1","_U1028.in"],
          ["self.out.1","_U1028.out"],
          ["self.in.2","_U1029.in"],
          ["self.out.2","_U1029.out"]
        ]
      },
      "array_delay_U1053":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1055":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1056":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1054.in"],
          ["self.out.0","_U1054.out"],
          ["self.in.1","_U1055.in"],
          ["self.out.1","_U1055.out"],
          ["self.in.2","_U1056.in"],
          ["self.out.2","_U1056.out"]
        ]
      },
      "array_delay_U1061":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1062":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1064":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1062.in"],
          ["self.out.0","_U1062.out"],
          ["self.in.1","_U1063.in"],
          ["self.out.1","_U1063.out"],
          ["self.in.2","_U1064.in"],
          ["self.out.2","_U1064.out"]
        ]
      },
      "array_delay_U1088":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1089":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1090":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1091":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1089.in"],
          ["self.out.0","_U1089.out"],
          ["self.in.1","_U1090.in"],
          ["self.out.1","_U1090.out"],
          ["self.in.2","_U1091.in"],
          ["self.out.2","_U1091.out"]
        ]
      },
      "array_delay_U1096":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1097":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1098":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1099":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U1097.in"],
          ["self.out.0","_U1097.out"],
          ["self.in.1","_U1098.in"],
          ["self.out.1","_U1098.out"],
          ["self.in.2","_U1099.in"],
          ["self.out.2","_U1099.out"]
        ]
      },
      "array_delay_U440":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U444":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U441.in"],
          ["self.out.0","_U441.out"],
          ["self.in.1","_U442.in"],
          ["self.out.1","_U442.out"],
          ["self.in.2","_U443.in"],
          ["self.out.2","_U443.out"],
          ["self.in.3","_U444.in"],
          ["self.out.3","_U444.out"],
          ["self.in.4","_U445.in"],
          ["self.out.4","_U445.out"]
        ]
      },
      "array_delay_U450":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U451.in"],
          ["self.out.0","_U451.out"],
          ["self.in.1","_U452.in"],
          ["self.out.1","_U452.out"],
          ["self.in.2","_U453.in"],
          ["self.out.2","_U453.out"],
          ["self.in.3","_U454.in"],
          ["self.out.3","_U454.out"],
          ["self.in.4","_U455.in"],
          ["self.out.4","_U455.out"]
        ]
      },
      "array_delay_U492":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U493.in"],
          ["self.out.0","_U493.out"],
          ["self.in.1","_U494.in"],
          ["self.out.1","_U494.out"],
          ["self.in.2","_U495.in"],
          ["self.out.2","_U495.out"],
          ["self.in.3","_U496.in"],
          ["self.out.3","_U496.out"],
          ["self.in.4","_U497.in"],
          ["self.out.4","_U497.out"]
        ]
      },
      "array_delay_U502":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U503.in"],
          ["self.out.0","_U503.out"],
          ["self.in.1","_U504.in"],
          ["self.out.1","_U504.out"],
          ["self.in.2","_U505.in"],
          ["self.out.2","_U505.out"],
          ["self.in.3","_U506.in"],
          ["self.out.3","_U506.out"],
          ["self.in.4","_U507.in"],
          ["self.out.4","_U507.out"]
        ]
      },
      "array_delay_U544":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U545.in"],
          ["self.out.0","_U545.out"],
          ["self.in.1","_U546.in"],
          ["self.out.1","_U546.out"],
          ["self.in.2","_U547.in"],
          ["self.out.2","_U547.out"],
          ["self.in.3","_U548.in"],
          ["self.out.3","_U548.out"],
          ["self.in.4","_U549.in"],
          ["self.out.4","_U549.out"]
        ]
      },
      "array_delay_U554":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U556":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U555.in"],
          ["self.out.0","_U555.out"],
          ["self.in.1","_U556.in"],
          ["self.out.1","_U556.out"],
          ["self.in.2","_U557.in"],
          ["self.out.2","_U557.out"],
          ["self.in.3","_U558.in"],
          ["self.out.3","_U558.out"],
          ["self.in.4","_U559.in"],
          ["self.out.4","_U559.out"]
        ]
      },
      "array_delay_U596":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U597.in"],
          ["self.out.0","_U597.out"],
          ["self.in.1","_U598.in"],
          ["self.out.1","_U598.out"],
          ["self.in.2","_U599.in"],
          ["self.out.2","_U599.out"],
          ["self.in.3","_U600.in"],
          ["self.out.3","_U600.out"],
          ["self.in.4","_U601.in"],
          ["self.out.4","_U601.out"]
        ]
      },
      "array_delay_U606":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U607.in"],
          ["self.out.0","_U607.out"],
          ["self.in.1","_U608.in"],
          ["self.out.1","_U608.out"],
          ["self.in.2","_U609.in"],
          ["self.out.2","_U609.out"],
          ["self.in.3","_U610.in"],
          ["self.out.3","_U610.out"],
          ["self.in.4","_U611.in"],
          ["self.out.4","_U611.out"]
        ]
      },
      "array_delay_U648":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U650":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U651":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U652":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U653":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U649.in"],
          ["self.out.0","_U649.out"],
          ["self.in.1","_U650.in"],
          ["self.out.1","_U650.out"],
          ["self.in.2","_U651.in"],
          ["self.out.2","_U651.out"],
          ["self.in.3","_U652.in"],
          ["self.out.3","_U652.out"],
          ["self.in.4","_U653.in"],
          ["self.out.4","_U653.out"]
        ]
      },
      "array_delay_U658":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U659":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U660":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U661":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U662":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U663":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U659.in"],
          ["self.out.0","_U659.out"],
          ["self.in.1","_U660.in"],
          ["self.out.1","_U660.out"],
          ["self.in.2","_U661.in"],
          ["self.out.2","_U661.out"],
          ["self.in.3","_U662.in"],
          ["self.out.3","_U662.out"],
          ["self.in.4","_U663.in"],
          ["self.out.4","_U663.out"]
        ]
      },
      "array_delay_U700":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U701":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U702":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U704":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U705":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U701.in"],
          ["self.out.0","_U701.out"],
          ["self.in.1","_U702.in"],
          ["self.out.1","_U702.out"],
          ["self.in.2","_U703.in"],
          ["self.out.2","_U703.out"],
          ["self.in.3","_U704.in"],
          ["self.out.3","_U704.out"],
          ["self.in.4","_U705.in"],
          ["self.out.4","_U705.out"]
        ]
      },
      "array_delay_U710":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U711":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U713":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U714":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U711.in"],
          ["self.out.0","_U711.out"],
          ["self.in.1","_U712.in"],
          ["self.out.1","_U712.out"],
          ["self.in.2","_U713.in"],
          ["self.out.2","_U713.out"],
          ["self.in.3","_U714.in"],
          ["self.out.3","_U714.out"],
          ["self.in.4","_U715.in"],
          ["self.out.4","_U715.out"]
        ]
      },
      "array_delay_U752":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U753":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U754":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U755":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U756":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U757":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U753.in"],
          ["self.out.0","_U753.out"],
          ["self.in.1","_U754.in"],
          ["self.out.1","_U754.out"],
          ["self.in.2","_U755.in"],
          ["self.out.2","_U755.out"],
          ["self.in.3","_U756.in"],
          ["self.out.3","_U756.out"],
          ["self.in.4","_U757.in"],
          ["self.out.4","_U757.out"]
        ]
      },
      "array_delay_U762":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U763":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U764":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U765":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U766":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U767":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U763.in"],
          ["self.out.0","_U763.out"],
          ["self.in.1","_U764.in"],
          ["self.out.1","_U764.out"],
          ["self.in.2","_U765.in"],
          ["self.out.2","_U765.out"],
          ["self.in.3","_U766.in"],
          ["self.out.3","_U766.out"],
          ["self.in.4","_U767.in"],
          ["self.out.4","_U767.out"]
        ]
      },
      "array_delay_U804":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U805":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U806":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U807":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U808":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U809":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U805.in"],
          ["self.out.0","_U805.out"],
          ["self.in.1","_U806.in"],
          ["self.out.1","_U806.out"],
          ["self.in.2","_U807.in"],
          ["self.out.2","_U807.out"],
          ["self.in.3","_U808.in"],
          ["self.out.3","_U808.out"],
          ["self.in.4","_U809.in"],
          ["self.out.4","_U809.out"]
        ]
      },
      "array_delay_U814":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U815":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U816":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U817":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U818":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U819":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U815.in"],
          ["self.out.0","_U815.out"],
          ["self.in.1","_U816.in"],
          ["self.out.1","_U816.out"],
          ["self.in.2","_U817.in"],
          ["self.out.2","_U817.out"],
          ["self.in.3","_U818.in"],
          ["self.out.3","_U818.out"],
          ["self.in.4","_U819.in"],
          ["self.out.4","_U819.out"]
        ]
      },
      "array_delay_U843":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U844":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U845":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U846":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U844.in"],
          ["self.out.0","_U844.out"],
          ["self.in.1","_U845.in"],
          ["self.out.1","_U845.out"],
          ["self.in.2","_U846.in"],
          ["self.out.2","_U846.out"]
        ]
      },
      "array_delay_U851":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U852":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U853":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U854":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U852.in"],
          ["self.out.0","_U852.out"],
          ["self.in.1","_U853.in"],
          ["self.out.1","_U853.out"],
          ["self.in.2","_U854.in"],
          ["self.out.2","_U854.out"]
        ]
      },
      "array_delay_U878":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U879":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U880":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U881":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U879.in"],
          ["self.out.0","_U879.out"],
          ["self.in.1","_U880.in"],
          ["self.out.1","_U880.out"],
          ["self.in.2","_U881.in"],
          ["self.out.2","_U881.out"]
        ]
      },
      "array_delay_U886":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U887":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U888":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U889":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U887.in"],
          ["self.out.0","_U887.out"],
          ["self.in.1","_U888.in"],
          ["self.out.1","_U888.out"],
          ["self.in.2","_U889.in"],
          ["self.out.2","_U889.out"]
        ]
      },
      "array_delay_U913":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U915":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U916":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U914.in"],
          ["self.out.0","_U914.out"],
          ["self.in.1","_U915.in"],
          ["self.out.1","_U915.out"],
          ["self.in.2","_U916.in"],
          ["self.out.2","_U916.out"]
        ]
      },
      "array_delay_U921":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U922":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U923":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U924":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U922.in"],
          ["self.out.0","_U922.out"],
          ["self.in.1","_U923.in"],
          ["self.out.1","_U923.out"],
          ["self.in.2","_U924.in"],
          ["self.out.2","_U924.out"]
        ]
      },
      "array_delay_U948":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U949":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U950":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U951":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U949.in"],
          ["self.out.0","_U949.out"],
          ["self.in.1","_U950.in"],
          ["self.out.1","_U950.out"],
          ["self.in.2","_U951.in"],
          ["self.out.2","_U951.out"]
        ]
      },
      "array_delay_U956":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U957":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U958":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U959":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U957.in"],
          ["self.out.0","_U957.out"],
          ["self.in.1","_U958.in"],
          ["self.out.1","_U958.out"],
          ["self.in.2","_U959.in"],
          ["self.out.2","_U959.out"]
        ]
      },
      "array_delay_U983":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U984":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U985":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U986":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U984.in"],
          ["self.out.0","_U984.out"],
          ["self.in.1","_U985.in"],
          ["self.out.1","_U985.out"],
          ["self.in.2","_U986.in"],
          ["self.out.2","_U986.out"]
        ]
      },
      "array_delay_U991":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U992":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U993":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U994":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.in.0","_U992.in"],
          ["self.out.0","_U992.out"],
          ["self.in.1","_U993.in"],
          ["self.out.1","_U993.out"],
          ["self.in.2","_U994.in"],
          ["self.out.2","_U994.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_10_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_10_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_11_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_12_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_13_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_14_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_15_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_8_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_9_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_3_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_4_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_4_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_5_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_5_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_6_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_6_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_7_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_7_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_10_167_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_11_149_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_12_131_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_13_113_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_14_95_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_15_77_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_8_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_9_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_2_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_3_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_4_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_5_5_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_6_3_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_7_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1125":{
            "modref":"global.aff__U1108"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1365":{
            "modref":"global.aff__U1348"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1143":{
            "modref":"global.aff__U1126"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1383":{
            "modref":"global.aff__U1366"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1161":{
            "modref":"global.aff__U1144"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1401":{
            "modref":"global.aff__U1384"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1179":{
            "modref":"global.aff__U1162"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1419":{
            "modref":"global.aff__U1402"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1197":{
            "modref":"global.aff__U1180"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1437":{
            "modref":"global.aff__U1420"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1215":{
            "modref":"global.aff__U1198"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1455":{
            "modref":"global.aff__U1438"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1227":{
            "modref":"global.aff__U1216"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1239":{
            "modref":"global.aff__U1228"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1251":{
            "modref":"global.aff__U1240"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1263":{
            "modref":"global.aff__U1252"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1275":{
            "modref":"global.aff__U1264"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1287":{
            "modref":"global.aff__U1276"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1299":{
            "modref":"global.aff__U1288"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1311":{
            "modref":"global.aff__U1300"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1329":{
            "modref":"global.aff__U1312"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1473":{
            "modref":"global.aff__U1456"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1347":{
            "modref":"global.aff__U1330"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1491":{
            "modref":"global.aff__U1474"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1503":{
            "modref":"global.aff__U1492"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1515":{
            "modref":"global.aff__U1504"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1527":{
            "modref":"global.aff__U1516"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1539":{
            "modref":"global.aff__U1528"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1551":{
            "modref":"global.aff__U1540"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1563":{
            "modref":"global.aff__U1552"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1575":{
            "modref":"global.aff__U1564"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1587":{
            "modref":"global.aff__U1576"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U1100.out"],
          ["bank_1.chain_data_in","_U1101.out"],
          ["bank_2.chain_data_in","_U1102.out"],
          ["bank_3.chain_data_in","_U1103.out"],
          ["bank_4.chain_data_in","_U1104.out"],
          ["bank_5.chain_data_in","_U1105.out"],
          ["bank_6.chain_data_in","_U1106.out"],
          ["bank_7.chain_data_in","_U1107.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_8_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_8_53_net.in","bank_0.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_15_net.in","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1473.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1503.out","bank_0.read_addr_1"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.ren_0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.wen_0"],
          ["self.op_hcompute_conv_stencil_8_write_wen","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1227.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1329.out","bank_0.write_addr_1"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_9_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_9_35_net.in","bank_1.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_13_net.in","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1491.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1515.out","bank_1.read_addr_1"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.ren_0"],
          ["self.op_hcompute_hw_output_stencil_1_read_ren","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_conv_stencil_1_write_wen","bank_1.wen_0"],
          ["self.op_hcompute_conv_stencil_9_write_wen","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1239.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1347.out","bank_1.write_addr_1"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_10_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_10_167_net.in","bank_2.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_11_net.in","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1365.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1527.out","bank_2.read_addr_1"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.op_hcompute_hw_output_stencil_2_read_ren","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_conv_stencil_10_write_wen","bank_2.wen_0"],
          ["self.op_hcompute_conv_stencil_2_write_wen","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1125.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1251.out","bank_2.write_addr_1"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_conv_stencil_11_write.0","bank_3.data_in_0"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_3.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_11_149_net.in","bank_3.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_9_net.in","bank_3.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1383.out","bank_3.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1539.out","bank_3.read_addr_1"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.ren_0"],
          ["self.op_hcompute_hw_output_stencil_3_read_ren","bank_3.ren_1"],
          ["self.rst_n","bank_3.rst_n"],
          ["self.op_hcompute_conv_stencil_11_write_wen","bank_3.wen_0"],
          ["self.op_hcompute_conv_stencil_3_write_wen","bank_3.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1143.out","bank_3.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1263.out","bank_3.write_addr_1"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_conv_stencil_12_write.0","bank_4.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_4.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_12_131_net.in","bank_4.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_7_net.in","bank_4.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1401.out","bank_4.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1551.out","bank_4.read_addr_1"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.ren_0"],
          ["self.op_hcompute_hw_output_stencil_4_read_ren","bank_4.ren_1"],
          ["self.rst_n","bank_4.rst_n"],
          ["self.op_hcompute_conv_stencil_12_write_wen","bank_4.wen_0"],
          ["self.op_hcompute_conv_stencil_4_write_wen","bank_4.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1161.out","bank_4.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1275.out","bank_4.write_addr_1"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_conv_stencil_13_write.0","bank_5.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_5.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_13_113_net.in","bank_5.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_5_net.in","bank_5.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1419.out","bank_5.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1563.out","bank_5.read_addr_1"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.ren_0"],
          ["self.op_hcompute_hw_output_stencil_5_read_ren","bank_5.ren_1"],
          ["self.rst_n","bank_5.rst_n"],
          ["self.op_hcompute_conv_stencil_13_write_wen","bank_5.wen_0"],
          ["self.op_hcompute_conv_stencil_5_write_wen","bank_5.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1179.out","bank_5.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1287.out","bank_5.write_addr_1"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_conv_stencil_14_write.0","bank_6.data_in_0"],
          ["self.op_hcompute_conv_stencil_6_write.0","bank_6.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_14_95_net.in","bank_6.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_3_net.in","bank_6.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1437.out","bank_6.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1575.out","bank_6.read_addr_1"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.ren_0"],
          ["self.op_hcompute_hw_output_stencil_6_read_ren","bank_6.ren_1"],
          ["self.rst_n","bank_6.rst_n"],
          ["self.op_hcompute_conv_stencil_14_write_wen","bank_6.wen_0"],
          ["self.op_hcompute_conv_stencil_6_write_wen","bank_6.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1197.out","bank_6.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1299.out","bank_6.write_addr_1"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_conv_stencil_15_write.0","bank_7.data_in_0"],
          ["self.op_hcompute_conv_stencil_7_write.0","bank_7.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_15_77_net.in","bank_7.data_out_0"],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_1_net.in","bank_7.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1455.out","bank_7.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1587.out","bank_7.read_addr_1"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.ren_0"],
          ["self.op_hcompute_hw_output_stencil_7_read_ren","bank_7.ren_1"],
          ["self.rst_n","bank_7.rst_n"],
          ["self.op_hcompute_conv_stencil_15_write_wen","bank_7.wen_0"],
          ["self.op_hcompute_conv_stencil_7_write_wen","bank_7.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1215.out","bank_7.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1311.out","bank_7.write_addr_1"],
          ["self.op_hcompute_conv_stencil_10_read.0","conv_stencil_op_hcompute_conv_stencil_10_167_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","conv_stencil_op_hcompute_conv_stencil_11_149_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","conv_stencil_op_hcompute_conv_stencil_12_131_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","conv_stencil_op_hcompute_conv_stencil_13_113_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","conv_stencil_op_hcompute_conv_stencil_14_95_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","conv_stencil_op_hcompute_conv_stencil_15_77_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","conv_stencil_op_hcompute_conv_stencil_8_53_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","conv_stencil_op_hcompute_conv_stencil_9_35_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_15_net.out"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_13_net.out"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","conv_stencil_op_hcompute_hw_output_stencil_2_11_net.out"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","conv_stencil_op_hcompute_hw_output_stencil_3_9_net.out"],
          ["self.op_hcompute_hw_output_stencil_4_read.0","conv_stencil_op_hcompute_hw_output_stencil_4_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_5_read.0","conv_stencil_op_hcompute_hw_output_stencil_5_5_net.out"],
          ["self.op_hcompute_hw_output_stencil_6_read.0","conv_stencil_op_hcompute_hw_output_stencil_6_3_net.out"],
          ["self.op_hcompute_hw_output_stencil_7_read.0","conv_stencil_op_hcompute_hw_output_stencil_7_1_net.out"],
          ["self.op_hcompute_conv_stencil_10_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1125.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1365.d"],
          ["self.op_hcompute_conv_stencil_11_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1143.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1383.d"],
          ["self.op_hcompute_conv_stencil_12_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1161.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1401.d"],
          ["self.op_hcompute_conv_stencil_13_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1179.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1419.d"],
          ["self.op_hcompute_conv_stencil_14_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1197.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1437.d"],
          ["self.op_hcompute_conv_stencil_15_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1215.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1455.d"],
          ["self.op_hcompute_conv_stencil_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1227.d"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1239.d"],
          ["self.op_hcompute_conv_stencil_2_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1251.d"],
          ["self.op_hcompute_conv_stencil_3_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1263.d"],
          ["self.op_hcompute_conv_stencil_4_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1275.d"],
          ["self.op_hcompute_conv_stencil_5_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1287.d"],
          ["self.op_hcompute_conv_stencil_6_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1299.d"],
          ["self.op_hcompute_conv_stencil_7_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1311.d"],
          ["self.op_hcompute_conv_stencil_8_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1329.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1473.d"],
          ["self.op_hcompute_conv_stencil_9_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1347.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1491.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1503.d"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1515.d"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1527.d"],
          ["self.op_hcompute_hw_output_stencil_3_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1539.d"],
          ["self.op_hcompute_hw_output_stencil_4_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1551.d"],
          ["self.op_hcompute_hw_output_stencil_5_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1563.d"],
          ["self.op_hcompute_hw_output_stencil_6_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1575.d"],
          ["self.op_hcompute_hw_output_stencil_7_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1587.d"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_10"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_10_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_11"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_11_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_12"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_12_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_13"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_13_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_14"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_14_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_15"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_15_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_6"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_6_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_7"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_7_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_8"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_8_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_9"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_9_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_4"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_5"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_6"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_7"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_6"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_6_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_7"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_7_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__679.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__682.out"]
        ]
      },
      "hcompute_conv_stencil_10":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_852_866_867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_853_864_865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_854_863_864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_855_862_863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_856_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_857_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_858_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_865_866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_866_867.in0"],
          ["add_conv_stencil_3_865_866.out","add_852_866_867.in1"],
          ["self.out_conv_stencil","add_852_866_867.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_853_864_865.in0"],
          ["add_854_863_864.out","add_853_864_865.in1"],
          ["add_conv_stencil_3_865_866.in1","add_853_864_865.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.out","add_854_863_864.in0"],
          ["add_855_862_863.out","add_854_863_864.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.out","add_855_862_863.in0"],
          ["add_856_861_862.out","add_855_862_863.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.out","add_856_861_862.in0"],
          ["add_857_860_861.out","add_856_861_862.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.out","add_857_860_861.in0"],
          ["add_858_859_860.out","add_857_860_861.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.out","add_858_859_860.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.out","add_858_859_860.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_865_866.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_854.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_855.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_856.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_857.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_858.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_859.in1"]
        ]
      },
      "hcompute_conv_stencil_11":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_919_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_920_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_921_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_922_929_930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_928_929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_927_928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_926_927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_4_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.out","add_919_933_934.in0"],
          ["add_conv_stencil_4_932_933.out","add_919_933_934.in1"],
          ["self.out_conv_stencil","add_919_933_934.out"],
          ["mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.out","add_920_931_932.in0"],
          ["add_921_930_931.out","add_920_931_932.in1"],
          ["add_conv_stencil_4_932_933.in1","add_920_931_932.out"],
          ["mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.out","add_921_930_931.in0"],
          ["add_922_929_930.out","add_921_930_931.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.out","add_922_929_930.in0"],
          ["add_923_928_929.out","add_922_929_930.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.out","add_923_928_929.in0"],
          ["add_924_927_928.out","add_923_928_929.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.out","add_924_927_928.in0"],
          ["add_925_926_927.out","add_924_927_928.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.out","add_925_926_927.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.out","add_925_926_927.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_4_932_933.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_919.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_920.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_921.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_922.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_923.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_924.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_925.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_926.in1"]
        ]
      },
      "hcompute_conv_stencil_12":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_986_1000_1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_987_998_999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_989_996_997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_995_996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_991_994_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_992_993_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_5_999_1000":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.out","add_986_1000_1001.in0"],
          ["add_conv_stencil_5_999_1000.out","add_986_1000_1001.in1"],
          ["self.out_conv_stencil","add_986_1000_1001.out"],
          ["mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.out","add_987_998_999.in0"],
          ["add_988_997_998.out","add_987_998_999.in1"],
          ["add_conv_stencil_5_999_1000.in1","add_987_998_999.out"],
          ["mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.out","add_988_997_998.in0"],
          ["add_989_996_997.out","add_988_997_998.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.out","add_989_996_997.in0"],
          ["add_990_995_996.out","add_989_996_997.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.out","add_990_995_996.in0"],
          ["add_991_994_995.out","add_990_995_996.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.out","add_991_994_995.in0"],
          ["add_992_993_994.out","add_991_994_995.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.out","add_992_993_994.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.out","add_992_993_994.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_5_999_1000.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_986.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_987.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_988.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_989.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_37_hw_input_global_wrapper_stencil_37_990.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_38_hw_input_global_wrapper_stencil_38_991.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_39_hw_input_global_wrapper_stencil_39_992.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_40_hw_input_global_wrapper_stencil_40_993.in1"]
        ]
      },
      "hcompute_conv_stencil_13":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1053_1067_1068":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1054_1065_1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1055_1064_1065":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1056_1063_1064":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1057_1062_1063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1058_1061_1062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1059_1060_1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_6_1066_1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.out","add_1053_1067_1068.in0"],
          ["add_conv_stencil_6_1066_1067.out","add_1053_1067_1068.in1"],
          ["self.out_conv_stencil","add_1053_1067_1068.out"],
          ["mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.out","add_1054_1065_1066.in0"],
          ["add_1055_1064_1065.out","add_1054_1065_1066.in1"],
          ["add_conv_stencil_6_1066_1067.in1","add_1054_1065_1066.out"],
          ["mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.out","add_1055_1064_1065.in0"],
          ["add_1056_1063_1064.out","add_1055_1064_1065.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.out","add_1056_1063_1064.in0"],
          ["add_1057_1062_1063.out","add_1056_1063_1064.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.out","add_1057_1062_1063.in0"],
          ["add_1058_1061_1062.out","add_1057_1062_1063.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.out","add_1058_1061_1062.in0"],
          ["add_1059_1060_1061.out","add_1058_1061_1062.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.out","add_1059_1060_1061.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.out","add_1059_1060_1061.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_6_1066_1067.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_41_hw_input_global_wrapper_stencil_41_1053.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_42_hw_input_global_wrapper_stencil_42_1054.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_43_hw_input_global_wrapper_stencil_43_1055.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_44_hw_input_global_wrapper_stencil_44_1056.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_45_hw_input_global_wrapper_stencil_45_1057.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_46_hw_input_global_wrapper_stencil_46_1058.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_47_hw_input_global_wrapper_stencil_47_1059.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_48_hw_input_global_wrapper_stencil_48_1060.in1"]
        ]
      },
      "hcompute_conv_stencil_14":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1134_1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1121_1132_1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1122_1131_1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1123_1130_1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1124_1129_1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1125_1128_1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1126_1127_1128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_7_1133_1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.out","add_1120_1134_1135.in0"],
          ["add_conv_stencil_7_1133_1134.out","add_1120_1134_1135.in1"],
          ["self.out_conv_stencil","add_1120_1134_1135.out"],
          ["mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.out","add_1121_1132_1133.in0"],
          ["add_1122_1131_1132.out","add_1121_1132_1133.in1"],
          ["add_conv_stencil_7_1133_1134.in1","add_1121_1132_1133.out"],
          ["mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.out","add_1122_1131_1132.in0"],
          ["add_1123_1130_1131.out","add_1122_1131_1132.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.out","add_1123_1130_1131.in0"],
          ["add_1124_1129_1130.out","add_1123_1130_1131.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.out","add_1124_1129_1130.in0"],
          ["add_1125_1128_1129.out","add_1124_1129_1130.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.out","add_1125_1128_1129.in0"],
          ["add_1126_1127_1128.out","add_1125_1128_1129.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.out","add_1126_1127_1128.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.out","add_1126_1127_1128.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_7_1133_1134.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_49_hw_input_global_wrapper_stencil_49_1120.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_50_hw_input_global_wrapper_stencil_50_1121.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_51_hw_input_global_wrapper_stencil_51_1122.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_52_hw_input_global_wrapper_stencil_52_1123.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_53_hw_input_global_wrapper_stencil_53_1124.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_54_hw_input_global_wrapper_stencil_54_1125.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_55_hw_input_global_wrapper_stencil_55_1126.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_56_hw_input_global_wrapper_stencil_56_1127.in1"]
        ]
      },
      "hcompute_conv_stencil_15":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1187_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1189_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1190_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1191_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1192_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1193_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_8_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.out","add_1187_1201_1202.in0"],
          ["add_conv_stencil_8_1200_1201.out","add_1187_1201_1202.in1"],
          ["self.out_conv_stencil","add_1187_1201_1202.out"],
          ["mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.out","add_1188_1199_1200.in0"],
          ["add_1189_1198_1199.out","add_1188_1199_1200.in1"],
          ["add_conv_stencil_8_1200_1201.in1","add_1188_1199_1200.out"],
          ["mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.out","add_1189_1198_1199.in0"],
          ["add_1190_1197_1198.out","add_1189_1198_1199.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.out","add_1190_1197_1198.in0"],
          ["add_1191_1196_1197.out","add_1190_1197_1198.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.out","add_1191_1196_1197.in0"],
          ["add_1192_1195_1196.out","add_1191_1196_1197.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.out","add_1192_1195_1196.in0"],
          ["add_1193_1194_1195.out","add_1192_1195_1196.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.out","add_1193_1194_1195.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.out","add_1193_1194_1195.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_8_1200_1201.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_57_hw_input_global_wrapper_stencil_57_1187.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_58_hw_input_global_wrapper_stencil_58_1188.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_59_hw_input_global_wrapper_stencil_59_1189.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_60_hw_input_global_wrapper_stencil_60_1190.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_61_hw_input_global_wrapper_stencil_61_1191.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_62_hw_input_global_wrapper_stencil_62_1192.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_63_hw_input_global_wrapper_stencil_63_1193.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_64_hw_input_global_wrapper_stencil_64_1194.in1"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__685.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__688.out"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__691":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__691.out"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__694.out"]
        ]
      },
      "hcompute_conv_stencil_6":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__697":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__697.out"]
        ]
      },
      "hcompute_conv_stencil_7":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__700":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__700.out"]
        ]
      },
      "hcompute_conv_stencil_8":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_718_732_733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_719_730_731":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_720_729_730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_721_728_729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_722_727_728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_723_726_727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_724_725_726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_731_732":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.out","add_718_732_733.in0"],
          ["add_conv_stencil_1_731_732.out","add_718_732_733.in1"],
          ["self.out_conv_stencil","add_718_732_733.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.out","add_719_730_731.in0"],
          ["add_720_729_730.out","add_719_730_731.in1"],
          ["add_conv_stencil_1_731_732.in1","add_719_730_731.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.out","add_720_729_730.in0"],
          ["add_721_728_729.out","add_720_729_730.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.out","add_721_728_729.in0"],
          ["add_722_727_728.out","add_721_728_729.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.out","add_722_727_728.in0"],
          ["add_723_726_727.out","add_722_727_728.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.out","add_723_726_727.in0"],
          ["add_724_725_726.out","add_723_726_727.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.out","add_724_725_726.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.out","add_724_725_726.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_731_732.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_718.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_719.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_720.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_721.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_722.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_723.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_724.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_725.in1"]
        ]
      },
      "hcompute_conv_stencil_9":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_785_799_800":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_786_797_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_796_797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_788_795_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_789_794_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_793_794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_792_793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_798_799":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.out","add_785_799_800.in0"],
          ["add_conv_stencil_2_798_799.out","add_785_799_800.in1"],
          ["self.out_conv_stencil","add_785_799_800.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.out","add_786_797_798.in0"],
          ["add_787_796_797.out","add_786_797_798.in1"],
          ["add_conv_stencil_2_798_799.in1","add_786_797_798.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.out","add_787_796_797.in0"],
          ["add_788_795_796.out","add_787_796_797.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.out","add_788_795_796.in0"],
          ["add_789_794_795.out","add_788_795_796.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.out","add_789_794_795.in0"],
          ["add_790_793_794.out","add_789_794_795.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.out","add_790_793_794.in0"],
          ["add_791_792_793.out","add_790_793_794.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.out","add_791_792_793.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.out","add_791_792_793.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_798_799.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_786.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_787.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_788.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_789.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_790.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_791.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_792.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_785.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_4":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_5":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_6":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_7":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1815":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U1933":{
            "modref":"global.aff__U1916"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U1951":{
            "modref":"global.aff__U1934"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U1969":{
            "modref":"global.aff__U1952"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U1987":{
            "modref":"global.aff__U1970"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2005":{
            "modref":"global.aff__U1988"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2023":{
            "modref":"global.aff__U2006"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2041":{
            "modref":"global.aff__U2024"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2059":{
            "modref":"global.aff__U2042"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U1831":{
            "modref":"global.aff__U1820"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U1843":{
            "modref":"global.aff__U1832"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U1855":{
            "modref":"global.aff__U1844"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U1867":{
            "modref":"global.aff__U1856"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U1879":{
            "modref":"global.aff__U1868"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U1891":{
            "modref":"global.aff__U1880"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U1903":{
            "modref":"global.aff__U1892"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U1915":{
            "modref":"global.aff__U1904"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "one_cst_U1589":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1593":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1597":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1601":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1605":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1609":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1613":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1617":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1621":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1625":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1629":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1633":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1637":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1641":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1645":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1649":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1653":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1657":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1661":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1665":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1669":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1673":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1677":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1681":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1685":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1689":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1693":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1697":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1701":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1705":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1709":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1713":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1717":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1721":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1725":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1729":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1733":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1737":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1741":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1745":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1749":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1753":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1757":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1761":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1765":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1769":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1773":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1777":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1781":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1785":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1789":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1793":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1797":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1801":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1805":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "one_cst_U1809":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "sr_end_U1590":{
            "modref":"global.sr_end_U1590_pt__U1591"
          },
          "sr_end_U1594":{
            "modref":"global.sr_end_U1594_pt__U1595"
          },
          "sr_end_U1598":{
            "modref":"global.sr_end_U1598_pt__U1599"
          },
          "sr_end_U1602":{
            "modref":"global.sr_end_U1602_pt__U1603"
          },
          "sr_end_U1606":{
            "modref":"global.sr_end_U1606_pt__U1607"
          },
          "sr_end_U1610":{
            "modref":"global.sr_end_U1610_pt__U1611"
          },
          "sr_end_U1614":{
            "modref":"global.sr_end_U1614_pt__U1615"
          },
          "sr_end_U1618":{
            "modref":"global.sr_end_U1618_pt__U1619"
          },
          "sr_end_U1622":{
            "modref":"global.sr_end_U1622_pt__U1623"
          },
          "sr_end_U1626":{
            "modref":"global.sr_end_U1626_pt__U1627"
          },
          "sr_end_U1630":{
            "modref":"global.sr_end_U1630_pt__U1631"
          },
          "sr_end_U1634":{
            "modref":"global.sr_end_U1634_pt__U1635"
          },
          "sr_end_U1638":{
            "modref":"global.sr_end_U1638_pt__U1639"
          },
          "sr_end_U1642":{
            "modref":"global.sr_end_U1642_pt__U1643"
          },
          "sr_end_U1646":{
            "modref":"global.sr_end_U1646_pt__U1647"
          },
          "sr_end_U1650":{
            "modref":"global.sr_end_U1650_pt__U1651"
          },
          "sr_end_U1654":{
            "modref":"global.sr_end_U1654_pt__U1655"
          },
          "sr_end_U1658":{
            "modref":"global.sr_end_U1658_pt__U1659"
          },
          "sr_end_U1662":{
            "modref":"global.sr_end_U1662_pt__U1663"
          },
          "sr_end_U1666":{
            "modref":"global.sr_end_U1666_pt__U1667"
          },
          "sr_end_U1670":{
            "modref":"global.sr_end_U1670_pt__U1671"
          },
          "sr_end_U1674":{
            "modref":"global.sr_end_U1674_pt__U1675"
          },
          "sr_end_U1678":{
            "modref":"global.sr_end_U1678_pt__U1679"
          },
          "sr_end_U1682":{
            "modref":"global.sr_end_U1682_pt__U1683"
          },
          "sr_end_U1686":{
            "modref":"global.sr_end_U1686_pt__U1687"
          },
          "sr_end_U1690":{
            "modref":"global.sr_end_U1690_pt__U1691"
          },
          "sr_end_U1694":{
            "modref":"global.sr_end_U1694_pt__U1695"
          },
          "sr_end_U1698":{
            "modref":"global.sr_end_U1698_pt__U1699"
          },
          "sr_end_U1702":{
            "modref":"global.sr_end_U1702_pt__U1703"
          },
          "sr_end_U1706":{
            "modref":"global.sr_end_U1706_pt__U1707"
          },
          "sr_end_U1710":{
            "modref":"global.sr_end_U1710_pt__U1711"
          },
          "sr_end_U1714":{
            "modref":"global.sr_end_U1714_pt__U1715"
          },
          "sr_end_U1718":{
            "modref":"global.sr_end_U1718_pt__U1719"
          },
          "sr_end_U1722":{
            "modref":"global.sr_end_U1722_pt__U1723"
          },
          "sr_end_U1726":{
            "modref":"global.sr_end_U1726_pt__U1727"
          },
          "sr_end_U1730":{
            "modref":"global.sr_end_U1730_pt__U1731"
          },
          "sr_end_U1734":{
            "modref":"global.sr_end_U1734_pt__U1735"
          },
          "sr_end_U1738":{
            "modref":"global.sr_end_U1738_pt__U1739"
          },
          "sr_end_U1742":{
            "modref":"global.sr_end_U1742_pt__U1743"
          },
          "sr_end_U1746":{
            "modref":"global.sr_end_U1746_pt__U1747"
          },
          "sr_end_U1750":{
            "modref":"global.sr_end_U1750_pt__U1751"
          },
          "sr_end_U1754":{
            "modref":"global.sr_end_U1754_pt__U1755"
          },
          "sr_end_U1758":{
            "modref":"global.sr_end_U1758_pt__U1759"
          },
          "sr_end_U1762":{
            "modref":"global.sr_end_U1762_pt__U1763"
          },
          "sr_end_U1766":{
            "modref":"global.sr_end_U1766_pt__U1767"
          },
          "sr_end_U1770":{
            "modref":"global.sr_end_U1770_pt__U1771"
          },
          "sr_end_U1774":{
            "modref":"global.sr_end_U1774_pt__U1775"
          },
          "sr_end_U1778":{
            "modref":"global.sr_end_U1778_pt__U1779"
          },
          "sr_end_U1782":{
            "modref":"global.sr_end_U1782_pt__U1783"
          },
          "sr_end_U1786":{
            "modref":"global.sr_end_U1786_pt__U1787"
          },
          "sr_end_U1790":{
            "modref":"global.sr_end_U1790_pt__U1791"
          },
          "sr_end_U1794":{
            "modref":"global.sr_end_U1794_pt__U1795"
          },
          "sr_end_U1798":{
            "modref":"global.sr_end_U1798_pt__U1799"
          },
          "sr_end_U1802":{
            "modref":"global.sr_end_U1802_pt__U1803"
          },
          "sr_end_U1806":{
            "modref":"global.sr_end_U1806_pt__U1807"
          },
          "sr_end_U1810":{
            "modref":"global.sr_end_U1810_pt__U1811"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "zero_cst_U1588":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1592":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1596":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1600":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1604":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1608":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1612":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1616":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1620":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1624":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1628":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1632":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1636":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1640":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1644":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1648":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1652":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1656":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1660":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1664":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1668":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1672":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1676":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1680":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1684":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1688":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1692":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1696":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1700":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1704":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1708":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1712":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1716":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1720":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1724":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1728":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1732":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1736":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1740":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1744":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1748":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1752":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1756":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1760":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1764":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1768":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1772":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1776":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1780":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1784":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1788":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1792":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1796":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1800":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1804":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst_U1808":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U1812.out"],
          ["bank_1.chain_data_in","_U1813.out"],
          ["bank_2.chain_data_in","_U1814.out"],
          ["bank_3.chain_data_in","_U1815.out"],
          ["bank_4.chain_data_in","_U1816.out"],
          ["bank_5.chain_data_in","_U1817.out"],
          ["bank_6.chain_data_in","_U1818.out"],
          ["bank_7.chain_data_in","_U1819.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U1933.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_wen","bank_0.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U1855.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U1951.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen","bank_1.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U1831.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U1969.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen","bank_2.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U1843.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U1987.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen","bank_3.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U1867.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2005.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen","bank_4.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U1879.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2023.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen","bank_5.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U1891.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2059.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen","bank_6.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U1903.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2041.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen","bank_7.wen_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U1915.out","bank_7.write_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1590.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1594.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1598.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1602.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1606.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1610.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["sr_end_U1614.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1618.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1622.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1626.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1630.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1634.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1638.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["sr_end_U1642.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1646.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1650.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1654.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1658.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1662.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1666.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["sr_end_U1670.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1674.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1678.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1682.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1686.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1690.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1694.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["sr_end_U1698.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1702.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1706.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1710.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1714.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1718.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1722.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["sr_end_U1726.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1730.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1734.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1738.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1742.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1746.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1750.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["sr_end_U1754.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1758.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1762.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1766.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1770.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1774.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1778.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["sr_end_U1782.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1786.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1790.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1794.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1798.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1802.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1806.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1810.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net.out"],
          ["sr_end_U1590.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net.out"],
          ["sr_end_U1618.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net.out"],
          ["sr_end_U1646.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net.out"],
          ["sr_end_U1674.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net.out"],
          ["sr_end_U1702.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net.out"],
          ["sr_end_U1730.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net.out"],
          ["sr_end_U1758.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net.out"],
          ["sr_end_U1786.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.in"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net.out"],
          ["sr_end_U1594.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net.out"],
          ["sr_end_U1622.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net.out"],
          ["sr_end_U1650.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net.out"],
          ["sr_end_U1678.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net.out"],
          ["sr_end_U1706.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net.out"],
          ["sr_end_U1734.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net.out"],
          ["sr_end_U1762.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net.out"],
          ["sr_end_U1790.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.in"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net.out"],
          ["sr_end_U1598.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net.out"],
          ["sr_end_U1626.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net.out"],
          ["sr_end_U1654.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net.out"],
          ["sr_end_U1682.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net.out"],
          ["sr_end_U1710.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net.out"],
          ["sr_end_U1738.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net.out"],
          ["sr_end_U1766.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net.out"],
          ["sr_end_U1794.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.in"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net.out"],
          ["sr_end_U1714.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net.out"],
          ["sr_end_U1742.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net.out"],
          ["sr_end_U1770.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net.out"],
          ["sr_end_U1798.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net.out"],
          ["sr_end_U1602.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net.out"],
          ["sr_end_U1630.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net.out"],
          ["sr_end_U1658.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net.out"],
          ["sr_end_U1686.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.in"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net.out"],
          ["sr_end_U1606.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net.out"],
          ["sr_end_U1634.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net.out"],
          ["sr_end_U1662.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net.out"],
          ["sr_end_U1690.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net.out"],
          ["sr_end_U1718.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net.out"],
          ["sr_end_U1746.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net.out"],
          ["sr_end_U1774.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net.out"],
          ["sr_end_U1802.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.in"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net.out"],
          ["sr_end_U1610.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net.out"],
          ["sr_end_U1638.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net.out"],
          ["sr_end_U1666.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net.out"],
          ["sr_end_U1694.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net.out"],
          ["sr_end_U1722.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net.out"],
          ["sr_end_U1750.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net.out"],
          ["sr_end_U1778.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net.out"],
          ["sr_end_U1806.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.in"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net.out"],
          ["sr_end_U1642.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net.out"],
          ["sr_end_U1670.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net.out"],
          ["sr_end_U1698.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net.out"],
          ["sr_end_U1726.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net.out"],
          ["sr_end_U1754.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net.out"],
          ["sr_end_U1782.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net.out"],
          ["sr_end_U1810.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net.out"],
          ["sr_end_U1614.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.in"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U1933.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U1951.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U1969.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U1987.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2005.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2023.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2041.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2059.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U1831.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U1843.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U1855.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U1867.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U1879.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U1891.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U1903.d"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U1915.d"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_10_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_11_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_11_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_12_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_12_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_13_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_13_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_14_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_14_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_15_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_15_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_8_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_8_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_9_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_9_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2073":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2075":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2079":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2081":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2085":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2087":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2089":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2091":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2094":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2095":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U2123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U3319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U3322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U3325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U3328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U3331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U3334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U3337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U3340":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U3343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U3346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U3349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U3352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U3355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U3358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U3361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U3364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U3367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U3370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U3373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U3376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U3379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U3382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U3385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "_U3388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0019"]}
          },
          "_U3391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001a"]}
          },
          "_U3394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001b"]}
          },
          "_U3397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "_U3400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001d"]}
          },
          "_U3403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "_U3406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "_U3409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "_U3412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0021"]}
          },
          "_U3415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0022"]}
          },
          "_U3418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0023"]}
          },
          "_U3421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0024"]}
          },
          "_U3424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0025"]}
          },
          "_U3427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "_U3430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0027"]}
          },
          "_U3433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0028"]}
          },
          "_U3436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0029"]}
          },
          "_U3439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002a"]}
          },
          "_U3442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002b"]}
          },
          "_U3445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "_U3448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002d"]}
          },
          "_U3451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002e"]}
          },
          "_U3454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002f"]}
          },
          "_U3457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0030"]}
          },
          "_U3460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0031"]}
          },
          "_U3463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0032"]}
          },
          "_U3466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0033"]}
          },
          "_U3469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0034"]}
          },
          "_U3472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0035"]}
          },
          "_U3475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0036"]}
          },
          "_U3478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0037"]}
          },
          "_U3481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0038"]}
          },
          "_U3484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "_U3487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "_U3490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "_U3493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "_U3496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "_U3499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003e"]}
          },
          "_U3502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "and_all__U3314":{
            "modref":"corebit.and"
          },
          "and_all__U3317":{
            "modref":"corebit.and"
          },
          "and_all__U3320":{
            "modref":"corebit.and"
          },
          "and_all__U3323":{
            "modref":"corebit.and"
          },
          "and_all__U3326":{
            "modref":"corebit.and"
          },
          "and_all__U3329":{
            "modref":"corebit.and"
          },
          "and_all__U3332":{
            "modref":"corebit.and"
          },
          "and_all__U3335":{
            "modref":"corebit.and"
          },
          "and_all__U3338":{
            "modref":"corebit.and"
          },
          "and_all__U3341":{
            "modref":"corebit.and"
          },
          "and_all__U3344":{
            "modref":"corebit.and"
          },
          "and_all__U3347":{
            "modref":"corebit.and"
          },
          "and_all__U3350":{
            "modref":"corebit.and"
          },
          "and_all__U3353":{
            "modref":"corebit.and"
          },
          "and_all__U3356":{
            "modref":"corebit.and"
          },
          "and_all__U3359":{
            "modref":"corebit.and"
          },
          "and_all__U3362":{
            "modref":"corebit.and"
          },
          "and_all__U3365":{
            "modref":"corebit.and"
          },
          "and_all__U3368":{
            "modref":"corebit.and"
          },
          "and_all__U3371":{
            "modref":"corebit.and"
          },
          "and_all__U3374":{
            "modref":"corebit.and"
          },
          "and_all__U3377":{
            "modref":"corebit.and"
          },
          "and_all__U3380":{
            "modref":"corebit.and"
          },
          "and_all__U3383":{
            "modref":"corebit.and"
          },
          "and_all__U3386":{
            "modref":"corebit.and"
          },
          "and_all__U3389":{
            "modref":"corebit.and"
          },
          "and_all__U3392":{
            "modref":"corebit.and"
          },
          "and_all__U3395":{
            "modref":"corebit.and"
          },
          "and_all__U3398":{
            "modref":"corebit.and"
          },
          "and_all__U3401":{
            "modref":"corebit.and"
          },
          "and_all__U3404":{
            "modref":"corebit.and"
          },
          "and_all__U3407":{
            "modref":"corebit.and"
          },
          "and_all__U3410":{
            "modref":"corebit.and"
          },
          "and_all__U3413":{
            "modref":"corebit.and"
          },
          "and_all__U3416":{
            "modref":"corebit.and"
          },
          "and_all__U3419":{
            "modref":"corebit.and"
          },
          "and_all__U3422":{
            "modref":"corebit.and"
          },
          "and_all__U3425":{
            "modref":"corebit.and"
          },
          "and_all__U3428":{
            "modref":"corebit.and"
          },
          "and_all__U3431":{
            "modref":"corebit.and"
          },
          "and_all__U3434":{
            "modref":"corebit.and"
          },
          "and_all__U3437":{
            "modref":"corebit.and"
          },
          "and_all__U3440":{
            "modref":"corebit.and"
          },
          "and_all__U3443":{
            "modref":"corebit.and"
          },
          "and_all__U3446":{
            "modref":"corebit.and"
          },
          "and_all__U3449":{
            "modref":"corebit.and"
          },
          "and_all__U3452":{
            "modref":"corebit.and"
          },
          "and_all__U3455":{
            "modref":"corebit.and"
          },
          "and_all__U3458":{
            "modref":"corebit.and"
          },
          "and_all__U3461":{
            "modref":"corebit.and"
          },
          "and_all__U3464":{
            "modref":"corebit.and"
          },
          "and_all__U3467":{
            "modref":"corebit.and"
          },
          "and_all__U3470":{
            "modref":"corebit.and"
          },
          "and_all__U3473":{
            "modref":"corebit.and"
          },
          "and_all__U3476":{
            "modref":"corebit.and"
          },
          "and_all__U3479":{
            "modref":"corebit.and"
          },
          "and_all__U3482":{
            "modref":"corebit.and"
          },
          "and_all__U3485":{
            "modref":"corebit.and"
          },
          "and_all__U3488":{
            "modref":"corebit.and"
          },
          "and_all__U3491":{
            "modref":"corebit.and"
          },
          "and_all__U3494":{
            "modref":"corebit.and"
          },
          "and_all__U3497":{
            "modref":"corebit.and"
          },
          "and_all__U3500":{
            "modref":"corebit.and"
          },
          "and_all__U3503":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_24"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_25"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_27"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_28"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_29"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_30"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_31"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_33"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_34"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_37"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_38"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_39"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_40"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_41"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_42"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_43"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_44"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_45"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_46"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_47"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_49"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_50"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_51"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_52"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_53"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_54"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_55"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_56"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_57"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_58"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_59"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_60"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_61"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_62"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_63"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159":{
            "modref":"global.aff__U2142"
          },
          "eq_const_U3312":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3315":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3318":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3321":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3324":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3327":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3330":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3333":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3336":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3339":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3342":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3345":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3348":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3351":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3354":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3357":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3360":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3363":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3366":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3369":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3372":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3375":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3378":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3381":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3384":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3387":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3390":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3393":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3396":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3399":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3402":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3405":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3408":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3411":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3414":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3417":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3420":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3423":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3426":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3429":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3432":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3435":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3438":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3441":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3444":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3447":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3450":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3453":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3456":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3459":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3462":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3465":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3468":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3471":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3474":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3477":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3480":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3483":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3486":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3489":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3492":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3495":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3498":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3501":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2177":{
            "modref":"global.aff__U2160"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2195":{
            "modref":"global.aff__U2178"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2213":{
            "modref":"global.aff__U2196"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2231":{
            "modref":"global.aff__U2214"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2249":{
            "modref":"global.aff__U2232"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2267":{
            "modref":"global.aff__U2250"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2285":{
            "modref":"global.aff__U2268"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2303":{
            "modref":"global.aff__U2286"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2321":{
            "modref":"global.aff__U2304"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2339":{
            "modref":"global.aff__U2322"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2357":{
            "modref":"global.aff__U2340"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2375":{
            "modref":"global.aff__U2358"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2393":{
            "modref":"global.aff__U2376"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2411":{
            "modref":"global.aff__U2394"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2429":{
            "modref":"global.aff__U2412"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2447":{
            "modref":"global.aff__U2430"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2465":{
            "modref":"global.aff__U2448"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2483":{
            "modref":"global.aff__U2466"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2501":{
            "modref":"global.aff__U2484"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2519":{
            "modref":"global.aff__U2502"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2537":{
            "modref":"global.aff__U2520"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2555":{
            "modref":"global.aff__U2538"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U2573":{
            "modref":"global.aff__U2556"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U2591":{
            "modref":"global.aff__U2574"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U2609":{
            "modref":"global.aff__U2592"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U2627":{
            "modref":"global.aff__U2610"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U2645":{
            "modref":"global.aff__U2628"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U2663":{
            "modref":"global.aff__U2646"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U2681":{
            "modref":"global.aff__U2664"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U2699":{
            "modref":"global.aff__U2682"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U2717":{
            "modref":"global.aff__U2700"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U2735":{
            "modref":"global.aff__U2718"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U2753":{
            "modref":"global.aff__U2736"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U2771":{
            "modref":"global.aff__U2754"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U2789":{
            "modref":"global.aff__U2772"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U2807":{
            "modref":"global.aff__U2790"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U2825":{
            "modref":"global.aff__U2808"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U2843":{
            "modref":"global.aff__U2826"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U2861":{
            "modref":"global.aff__U2844"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U2879":{
            "modref":"global.aff__U2862"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U2897":{
            "modref":"global.aff__U2880"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U2915":{
            "modref":"global.aff__U2898"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U2933":{
            "modref":"global.aff__U2916"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U2951":{
            "modref":"global.aff__U2934"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U2969":{
            "modref":"global.aff__U2952"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U2987":{
            "modref":"global.aff__U2970"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3005":{
            "modref":"global.aff__U2988"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3023":{
            "modref":"global.aff__U3006"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3041":{
            "modref":"global.aff__U3024"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3059":{
            "modref":"global.aff__U3042"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3077":{
            "modref":"global.aff__U3060"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3095":{
            "modref":"global.aff__U3078"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3113":{
            "modref":"global.aff__U3096"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3131":{
            "modref":"global.aff__U3114"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3149":{
            "modref":"global.aff__U3132"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3167":{
            "modref":"global.aff__U3150"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3185":{
            "modref":"global.aff__U3168"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3203":{
            "modref":"global.aff__U3186"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3221":{
            "modref":"global.aff__U3204"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3239":{
            "modref":"global.aff__U3222"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3257":{
            "modref":"global.aff__U3240"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3275":{
            "modref":"global.aff__U3258"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3293":{
            "modref":"global.aff__U3276"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3311":{
            "modref":"global.aff__U3294"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141":{
            "modref":"global.aff__U2124"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U2060.out"],
          ["bank_1.chain_data_in","_U2061.out"],
          ["bank_2.chain_data_in","_U2062.out"],
          ["bank_3.chain_data_in","_U2063.out"],
          ["bank_4.chain_data_in","_U2064.out"],
          ["bank_5.chain_data_in","_U2065.out"],
          ["bank_6.chain_data_in","_U2066.out"],
          ["bank_7.chain_data_in","_U2067.out"],
          ["bank_8.chain_data_in","_U2068.out"],
          ["bank_9.chain_data_in","_U2069.out"],
          ["bank_10.chain_data_in","_U2070.out"],
          ["bank_11.chain_data_in","_U2071.out"],
          ["bank_12.chain_data_in","_U2072.out"],
          ["bank_13.chain_data_in","_U2073.out"],
          ["bank_14.chain_data_in","_U2074.out"],
          ["bank_15.chain_data_in","_U2075.out"],
          ["bank_16.chain_data_in","_U2076.out"],
          ["bank_17.chain_data_in","_U2077.out"],
          ["bank_18.chain_data_in","_U2078.out"],
          ["bank_19.chain_data_in","_U2079.out"],
          ["bank_20.chain_data_in","_U2080.out"],
          ["bank_21.chain_data_in","_U2081.out"],
          ["bank_22.chain_data_in","_U2082.out"],
          ["bank_23.chain_data_in","_U2083.out"],
          ["bank_24.chain_data_in","_U2084.out"],
          ["bank_25.chain_data_in","_U2085.out"],
          ["bank_26.chain_data_in","_U2086.out"],
          ["bank_27.chain_data_in","_U2087.out"],
          ["bank_28.chain_data_in","_U2088.out"],
          ["bank_29.chain_data_in","_U2089.out"],
          ["bank_30.chain_data_in","_U2090.out"],
          ["bank_31.chain_data_in","_U2091.out"],
          ["bank_32.chain_data_in","_U2092.out"],
          ["bank_33.chain_data_in","_U2093.out"],
          ["bank_34.chain_data_in","_U2094.out"],
          ["bank_35.chain_data_in","_U2095.out"],
          ["bank_36.chain_data_in","_U2096.out"],
          ["bank_37.chain_data_in","_U2097.out"],
          ["bank_38.chain_data_in","_U2098.out"],
          ["bank_39.chain_data_in","_U2099.out"],
          ["bank_40.chain_data_in","_U2100.out"],
          ["bank_41.chain_data_in","_U2101.out"],
          ["bank_42.chain_data_in","_U2102.out"],
          ["bank_43.chain_data_in","_U2103.out"],
          ["bank_44.chain_data_in","_U2104.out"],
          ["bank_45.chain_data_in","_U2105.out"],
          ["bank_46.chain_data_in","_U2106.out"],
          ["bank_47.chain_data_in","_U2107.out"],
          ["bank_48.chain_data_in","_U2108.out"],
          ["bank_49.chain_data_in","_U2109.out"],
          ["bank_50.chain_data_in","_U2110.out"],
          ["bank_51.chain_data_in","_U2111.out"],
          ["bank_52.chain_data_in","_U2112.out"],
          ["bank_53.chain_data_in","_U2113.out"],
          ["bank_54.chain_data_in","_U2114.out"],
          ["bank_55.chain_data_in","_U2115.out"],
          ["bank_56.chain_data_in","_U2116.out"],
          ["bank_57.chain_data_in","_U2117.out"],
          ["bank_58.chain_data_in","_U2118.out"],
          ["bank_59.chain_data_in","_U2119.out"],
          ["bank_60.chain_data_in","_U2120.out"],
          ["bank_61.chain_data_in","_U2121.out"],
          ["bank_62.chain_data_in","_U2122.out"],
          ["bank_63.chain_data_in","_U2123.out"],
          ["eq_const_U3312.in1","_U3313.out"],
          ["eq_const_U3315.in1","_U3316.out"],
          ["eq_const_U3318.in1","_U3319.out"],
          ["eq_const_U3321.in1","_U3322.out"],
          ["eq_const_U3324.in1","_U3325.out"],
          ["eq_const_U3327.in1","_U3328.out"],
          ["eq_const_U3330.in1","_U3331.out"],
          ["eq_const_U3333.in1","_U3334.out"],
          ["eq_const_U3336.in1","_U3337.out"],
          ["eq_const_U3339.in1","_U3340.out"],
          ["eq_const_U3342.in1","_U3343.out"],
          ["eq_const_U3345.in1","_U3346.out"],
          ["eq_const_U3348.in1","_U3349.out"],
          ["eq_const_U3351.in1","_U3352.out"],
          ["eq_const_U3354.in1","_U3355.out"],
          ["eq_const_U3357.in1","_U3358.out"],
          ["eq_const_U3360.in1","_U3361.out"],
          ["eq_const_U3363.in1","_U3364.out"],
          ["eq_const_U3366.in1","_U3367.out"],
          ["eq_const_U3369.in1","_U3370.out"],
          ["eq_const_U3372.in1","_U3373.out"],
          ["eq_const_U3375.in1","_U3376.out"],
          ["eq_const_U3378.in1","_U3379.out"],
          ["eq_const_U3381.in1","_U3382.out"],
          ["eq_const_U3384.in1","_U3385.out"],
          ["eq_const_U3387.in1","_U3388.out"],
          ["eq_const_U3390.in1","_U3391.out"],
          ["eq_const_U3393.in1","_U3394.out"],
          ["eq_const_U3396.in1","_U3397.out"],
          ["eq_const_U3399.in1","_U3400.out"],
          ["eq_const_U3402.in1","_U3403.out"],
          ["eq_const_U3405.in1","_U3406.out"],
          ["eq_const_U3408.in1","_U3409.out"],
          ["eq_const_U3411.in1","_U3412.out"],
          ["eq_const_U3414.in1","_U3415.out"],
          ["eq_const_U3417.in1","_U3418.out"],
          ["eq_const_U3420.in1","_U3421.out"],
          ["eq_const_U3423.in1","_U3424.out"],
          ["eq_const_U3426.in1","_U3427.out"],
          ["eq_const_U3429.in1","_U3430.out"],
          ["eq_const_U3432.in1","_U3433.out"],
          ["eq_const_U3435.in1","_U3436.out"],
          ["eq_const_U3438.in1","_U3439.out"],
          ["eq_const_U3441.in1","_U3442.out"],
          ["eq_const_U3444.in1","_U3445.out"],
          ["eq_const_U3447.in1","_U3448.out"],
          ["eq_const_U3450.in1","_U3451.out"],
          ["eq_const_U3453.in1","_U3454.out"],
          ["eq_const_U3456.in1","_U3457.out"],
          ["eq_const_U3459.in1","_U3460.out"],
          ["eq_const_U3462.in1","_U3463.out"],
          ["eq_const_U3465.in1","_U3466.out"],
          ["eq_const_U3468.in1","_U3469.out"],
          ["eq_const_U3471.in1","_U3472.out"],
          ["eq_const_U3474.in1","_U3475.out"],
          ["eq_const_U3477.in1","_U3478.out"],
          ["eq_const_U3480.in1","_U3481.out"],
          ["eq_const_U3483.in1","_U3484.out"],
          ["eq_const_U3486.in1","_U3487.out"],
          ["eq_const_U3489.in1","_U3490.out"],
          ["eq_const_U3492.in1","_U3493.out"],
          ["eq_const_U3495.in1","_U3496.out"],
          ["eq_const_U3498.in1","_U3499.out"],
          ["eq_const_U3501.in1","_U3502.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3314.in0"],
          ["eq_const_U3312.out","and_all__U3314.in1"],
          ["bank_0.wen_0","and_all__U3314.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3317.in0"],
          ["eq_const_U3315.out","and_all__U3317.in1"],
          ["bank_1.wen_0","and_all__U3317.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3320.in0"],
          ["eq_const_U3318.out","and_all__U3320.in1"],
          ["bank_2.wen_0","and_all__U3320.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3323.in0"],
          ["eq_const_U3321.out","and_all__U3323.in1"],
          ["bank_3.wen_0","and_all__U3323.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3326.in0"],
          ["eq_const_U3324.out","and_all__U3326.in1"],
          ["bank_4.wen_0","and_all__U3326.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3329.in0"],
          ["eq_const_U3327.out","and_all__U3329.in1"],
          ["bank_5.wen_0","and_all__U3329.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3332.in0"],
          ["eq_const_U3330.out","and_all__U3332.in1"],
          ["bank_6.wen_0","and_all__U3332.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3335.in0"],
          ["eq_const_U3333.out","and_all__U3335.in1"],
          ["bank_7.wen_0","and_all__U3335.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3338.in0"],
          ["eq_const_U3336.out","and_all__U3338.in1"],
          ["bank_8.wen_0","and_all__U3338.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3341.in0"],
          ["eq_const_U3339.out","and_all__U3341.in1"],
          ["bank_9.wen_0","and_all__U3341.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3344.in0"],
          ["eq_const_U3342.out","and_all__U3344.in1"],
          ["bank_10.wen_0","and_all__U3344.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3347.in0"],
          ["eq_const_U3345.out","and_all__U3347.in1"],
          ["bank_11.wen_0","and_all__U3347.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3350.in0"],
          ["eq_const_U3348.out","and_all__U3350.in1"],
          ["bank_12.wen_0","and_all__U3350.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3353.in0"],
          ["eq_const_U3351.out","and_all__U3353.in1"],
          ["bank_13.wen_0","and_all__U3353.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3356.in0"],
          ["eq_const_U3354.out","and_all__U3356.in1"],
          ["bank_14.wen_0","and_all__U3356.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3359.in0"],
          ["eq_const_U3357.out","and_all__U3359.in1"],
          ["bank_15.wen_0","and_all__U3359.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3362.in0"],
          ["eq_const_U3360.out","and_all__U3362.in1"],
          ["bank_16.wen_0","and_all__U3362.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3365.in0"],
          ["eq_const_U3363.out","and_all__U3365.in1"],
          ["bank_17.wen_0","and_all__U3365.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3368.in0"],
          ["eq_const_U3366.out","and_all__U3368.in1"],
          ["bank_18.wen_0","and_all__U3368.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3371.in0"],
          ["eq_const_U3369.out","and_all__U3371.in1"],
          ["bank_19.wen_0","and_all__U3371.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3374.in0"],
          ["eq_const_U3372.out","and_all__U3374.in1"],
          ["bank_20.wen_0","and_all__U3374.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3377.in0"],
          ["eq_const_U3375.out","and_all__U3377.in1"],
          ["bank_21.wen_0","and_all__U3377.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3380.in0"],
          ["eq_const_U3378.out","and_all__U3380.in1"],
          ["bank_22.wen_0","and_all__U3380.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3383.in0"],
          ["eq_const_U3381.out","and_all__U3383.in1"],
          ["bank_23.wen_0","and_all__U3383.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3386.in0"],
          ["eq_const_U3384.out","and_all__U3386.in1"],
          ["bank_24.wen_0","and_all__U3386.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3389.in0"],
          ["eq_const_U3387.out","and_all__U3389.in1"],
          ["bank_25.wen_0","and_all__U3389.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3392.in0"],
          ["eq_const_U3390.out","and_all__U3392.in1"],
          ["bank_26.wen_0","and_all__U3392.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3395.in0"],
          ["eq_const_U3393.out","and_all__U3395.in1"],
          ["bank_27.wen_0","and_all__U3395.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3398.in0"],
          ["eq_const_U3396.out","and_all__U3398.in1"],
          ["bank_28.wen_0","and_all__U3398.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3401.in0"],
          ["eq_const_U3399.out","and_all__U3401.in1"],
          ["bank_29.wen_0","and_all__U3401.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3404.in0"],
          ["eq_const_U3402.out","and_all__U3404.in1"],
          ["bank_30.wen_0","and_all__U3404.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3407.in0"],
          ["eq_const_U3405.out","and_all__U3407.in1"],
          ["bank_31.wen_0","and_all__U3407.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3410.in0"],
          ["eq_const_U3408.out","and_all__U3410.in1"],
          ["bank_32.wen_0","and_all__U3410.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3413.in0"],
          ["eq_const_U3411.out","and_all__U3413.in1"],
          ["bank_33.wen_0","and_all__U3413.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3416.in0"],
          ["eq_const_U3414.out","and_all__U3416.in1"],
          ["bank_34.wen_0","and_all__U3416.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3419.in0"],
          ["eq_const_U3417.out","and_all__U3419.in1"],
          ["bank_35.wen_0","and_all__U3419.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3422.in0"],
          ["eq_const_U3420.out","and_all__U3422.in1"],
          ["bank_36.wen_0","and_all__U3422.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3425.in0"],
          ["eq_const_U3423.out","and_all__U3425.in1"],
          ["bank_37.wen_0","and_all__U3425.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3428.in0"],
          ["eq_const_U3426.out","and_all__U3428.in1"],
          ["bank_38.wen_0","and_all__U3428.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3431.in0"],
          ["eq_const_U3429.out","and_all__U3431.in1"],
          ["bank_39.wen_0","and_all__U3431.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3434.in0"],
          ["eq_const_U3432.out","and_all__U3434.in1"],
          ["bank_40.wen_0","and_all__U3434.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3437.in0"],
          ["eq_const_U3435.out","and_all__U3437.in1"],
          ["bank_41.wen_0","and_all__U3437.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3440.in0"],
          ["eq_const_U3438.out","and_all__U3440.in1"],
          ["bank_42.wen_0","and_all__U3440.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3443.in0"],
          ["eq_const_U3441.out","and_all__U3443.in1"],
          ["bank_43.wen_0","and_all__U3443.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3446.in0"],
          ["eq_const_U3444.out","and_all__U3446.in1"],
          ["bank_44.wen_0","and_all__U3446.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3449.in0"],
          ["eq_const_U3447.out","and_all__U3449.in1"],
          ["bank_45.wen_0","and_all__U3449.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3452.in0"],
          ["eq_const_U3450.out","and_all__U3452.in1"],
          ["bank_46.wen_0","and_all__U3452.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3455.in0"],
          ["eq_const_U3453.out","and_all__U3455.in1"],
          ["bank_47.wen_0","and_all__U3455.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3458.in0"],
          ["eq_const_U3456.out","and_all__U3458.in1"],
          ["bank_48.wen_0","and_all__U3458.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3461.in0"],
          ["eq_const_U3459.out","and_all__U3461.in1"],
          ["bank_49.wen_0","and_all__U3461.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3464.in0"],
          ["eq_const_U3462.out","and_all__U3464.in1"],
          ["bank_50.wen_0","and_all__U3464.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3467.in0"],
          ["eq_const_U3465.out","and_all__U3467.in1"],
          ["bank_51.wen_0","and_all__U3467.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3470.in0"],
          ["eq_const_U3468.out","and_all__U3470.in1"],
          ["bank_52.wen_0","and_all__U3470.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3473.in0"],
          ["eq_const_U3471.out","and_all__U3473.in1"],
          ["bank_53.wen_0","and_all__U3473.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3476.in0"],
          ["eq_const_U3474.out","and_all__U3476.in1"],
          ["bank_54.wen_0","and_all__U3476.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3479.in0"],
          ["eq_const_U3477.out","and_all__U3479.in1"],
          ["bank_55.wen_0","and_all__U3479.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3482.in0"],
          ["eq_const_U3480.out","and_all__U3482.in1"],
          ["bank_56.wen_0","and_all__U3482.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3485.in0"],
          ["eq_const_U3483.out","and_all__U3485.in1"],
          ["bank_57.wen_0","and_all__U3485.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3488.in0"],
          ["eq_const_U3486.out","and_all__U3488.in1"],
          ["bank_58.wen_0","and_all__U3488.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3491.in0"],
          ["eq_const_U3489.out","and_all__U3491.in1"],
          ["bank_59.wen_0","and_all__U3491.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3494.in0"],
          ["eq_const_U3492.out","and_all__U3494.in1"],
          ["bank_60.wen_0","and_all__U3494.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3497.in0"],
          ["eq_const_U3495.out","and_all__U3497.in1"],
          ["bank_61.wen_0","and_all__U3497.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3500.in0"],
          ["eq_const_U3498.out","and_all__U3500.in1"],
          ["bank_62.wen_0","and_all__U3500.out"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","and_all__U3503.in0"],
          ["eq_const_U3501.out","and_all__U3503.in1"],
          ["bank_63.wen_0","and_all__U3503.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3041.out","bank_0.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3311.out","bank_1.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2195.out","bank_10.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_10.write_addr_0"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2339.out","bank_11.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_11.write_addr_0"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2483.out","bank_12.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_12.write_addr_0"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U2627.out","bank_13.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_13.write_addr_0"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U2771.out","bank_14.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_14.write_addr_0"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U2915.out","bank_15.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_15.write_addr_0"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3077.out","bank_16.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_16.write_addr_0"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3203.out","bank_17.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_17.write_addr_0"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2213.out","bank_18.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_18.write_addr_0"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2357.out","bank_19.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_19.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2177.out","bank_2.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2501.out","bank_20.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_20.write_addr_0"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U2645.out","bank_21.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_21.write_addr_0"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U2789.out","bank_22.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_22.write_addr_0"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U2933.out","bank_23.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_23.write_addr_0"],
          ["zero_cst.out","bank_24.chain_chain_en"],
          ["one_cst.out","bank_24.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_24.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.in","bank_24.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3095.out","bank_24.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_24.ren_0"],
          ["self.rst_n","bank_24.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_24.write_addr_0"],
          ["zero_cst.out","bank_25.chain_chain_en"],
          ["one_cst.out","bank_25.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_25.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.in","bank_25.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3221.out","bank_25.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_25.ren_0"],
          ["self.rst_n","bank_25.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_25.write_addr_0"],
          ["zero_cst.out","bank_26.chain_chain_en"],
          ["one_cst.out","bank_26.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_26.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.in","bank_26.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2231.out","bank_26.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_26.ren_0"],
          ["self.rst_n","bank_26.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_26.write_addr_0"],
          ["zero_cst.out","bank_27.chain_chain_en"],
          ["one_cst.out","bank_27.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_27.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.in","bank_27.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2375.out","bank_27.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_27.ren_0"],
          ["self.rst_n","bank_27.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_27.write_addr_0"],
          ["zero_cst.out","bank_28.chain_chain_en"],
          ["one_cst.out","bank_28.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_28.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.in","bank_28.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2519.out","bank_28.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_28.ren_0"],
          ["self.rst_n","bank_28.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_28.write_addr_0"],
          ["zero_cst.out","bank_29.chain_chain_en"],
          ["one_cst.out","bank_29.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_29.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.in","bank_29.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U2663.out","bank_29.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_29.ren_0"],
          ["self.rst_n","bank_29.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_29.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2321.out","bank_3.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_30.chain_chain_en"],
          ["one_cst.out","bank_30.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_30.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.in","bank_30.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U2807.out","bank_30.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_30.ren_0"],
          ["self.rst_n","bank_30.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_30.write_addr_0"],
          ["zero_cst.out","bank_31.chain_chain_en"],
          ["one_cst.out","bank_31.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_31.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.in","bank_31.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U2951.out","bank_31.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_31.ren_0"],
          ["self.rst_n","bank_31.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_31.write_addr_0"],
          ["zero_cst.out","bank_32.chain_chain_en"],
          ["one_cst.out","bank_32.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_32.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.in","bank_32.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3113.out","bank_32.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_32.ren_0"],
          ["self.rst_n","bank_32.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_32.write_addr_0"],
          ["zero_cst.out","bank_33.chain_chain_en"],
          ["one_cst.out","bank_33.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_33.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.in","bank_33.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3239.out","bank_33.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_33.ren_0"],
          ["self.rst_n","bank_33.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_33.write_addr_0"],
          ["zero_cst.out","bank_34.chain_chain_en"],
          ["one_cst.out","bank_34.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_34.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.in","bank_34.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2249.out","bank_34.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_34.ren_0"],
          ["self.rst_n","bank_34.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_34.write_addr_0"],
          ["zero_cst.out","bank_35.chain_chain_en"],
          ["one_cst.out","bank_35.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_35.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.in","bank_35.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2393.out","bank_35.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_35.ren_0"],
          ["self.rst_n","bank_35.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_35.write_addr_0"],
          ["zero_cst.out","bank_36.chain_chain_en"],
          ["one_cst.out","bank_36.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_36.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.in","bank_36.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2537.out","bank_36.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_36.ren_0"],
          ["self.rst_n","bank_36.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_36.write_addr_0"],
          ["zero_cst.out","bank_37.chain_chain_en"],
          ["one_cst.out","bank_37.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_37.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.in","bank_37.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U2681.out","bank_37.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_37.ren_0"],
          ["self.rst_n","bank_37.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_37.write_addr_0"],
          ["zero_cst.out","bank_38.chain_chain_en"],
          ["one_cst.out","bank_38.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_38.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.in","bank_38.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U2825.out","bank_38.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_38.ren_0"],
          ["self.rst_n","bank_38.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_38.write_addr_0"],
          ["zero_cst.out","bank_39.chain_chain_en"],
          ["one_cst.out","bank_39.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_39.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.in","bank_39.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U2969.out","bank_39.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_39.ren_0"],
          ["self.rst_n","bank_39.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_39.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2465.out","bank_4.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_40.chain_chain_en"],
          ["one_cst.out","bank_40.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_40.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.in","bank_40.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3131.out","bank_40.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_40.ren_0"],
          ["self.rst_n","bank_40.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_40.write_addr_0"],
          ["zero_cst.out","bank_41.chain_chain_en"],
          ["one_cst.out","bank_41.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_41.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.in","bank_41.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3257.out","bank_41.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_41.ren_0"],
          ["self.rst_n","bank_41.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_41.write_addr_0"],
          ["zero_cst.out","bank_42.chain_chain_en"],
          ["one_cst.out","bank_42.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_42.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.in","bank_42.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2267.out","bank_42.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_42.ren_0"],
          ["self.rst_n","bank_42.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_42.write_addr_0"],
          ["zero_cst.out","bank_43.chain_chain_en"],
          ["one_cst.out","bank_43.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_43.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.in","bank_43.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2411.out","bank_43.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_43.ren_0"],
          ["self.rst_n","bank_43.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_43.write_addr_0"],
          ["zero_cst.out","bank_44.chain_chain_en"],
          ["one_cst.out","bank_44.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_44.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.in","bank_44.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2555.out","bank_44.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_44.ren_0"],
          ["self.rst_n","bank_44.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_44.write_addr_0"],
          ["zero_cst.out","bank_45.chain_chain_en"],
          ["one_cst.out","bank_45.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_45.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.in","bank_45.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U2699.out","bank_45.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_45.ren_0"],
          ["self.rst_n","bank_45.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_45.write_addr_0"],
          ["zero_cst.out","bank_46.chain_chain_en"],
          ["one_cst.out","bank_46.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_46.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.in","bank_46.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U2843.out","bank_46.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_46.ren_0"],
          ["self.rst_n","bank_46.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_46.write_addr_0"],
          ["zero_cst.out","bank_47.chain_chain_en"],
          ["one_cst.out","bank_47.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_47.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.in","bank_47.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U2987.out","bank_47.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_47.ren_0"],
          ["self.rst_n","bank_47.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_47.write_addr_0"],
          ["zero_cst.out","bank_48.chain_chain_en"],
          ["one_cst.out","bank_48.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_48.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.in","bank_48.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3167.out","bank_48.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_48.ren_0"],
          ["self.rst_n","bank_48.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_48.write_addr_0"],
          ["zero_cst.out","bank_49.chain_chain_en"],
          ["one_cst.out","bank_49.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_49.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.in","bank_49.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3293.out","bank_49.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_49.ren_0"],
          ["self.rst_n","bank_49.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_49.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U2609.out","bank_5.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_50.chain_chain_en"],
          ["one_cst.out","bank_50.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_50.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.in","bank_50.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2303.out","bank_50.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_50.ren_0"],
          ["self.rst_n","bank_50.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_50.write_addr_0"],
          ["zero_cst.out","bank_51.chain_chain_en"],
          ["one_cst.out","bank_51.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_51.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.in","bank_51.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2447.out","bank_51.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_51.ren_0"],
          ["self.rst_n","bank_51.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_51.write_addr_0"],
          ["zero_cst.out","bank_52.chain_chain_en"],
          ["one_cst.out","bank_52.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_52.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.in","bank_52.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U2591.out","bank_52.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_52.ren_0"],
          ["self.rst_n","bank_52.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_52.write_addr_0"],
          ["zero_cst.out","bank_53.chain_chain_en"],
          ["one_cst.out","bank_53.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_53.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.in","bank_53.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U2735.out","bank_53.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_53.ren_0"],
          ["self.rst_n","bank_53.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_53.write_addr_0"],
          ["zero_cst.out","bank_54.chain_chain_en"],
          ["one_cst.out","bank_54.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_54.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.in","bank_54.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U2879.out","bank_54.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_54.ren_0"],
          ["self.rst_n","bank_54.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_54.write_addr_0"],
          ["zero_cst.out","bank_55.chain_chain_en"],
          ["one_cst.out","bank_55.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_55.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.in","bank_55.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3023.out","bank_55.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_55.ren_0"],
          ["self.rst_n","bank_55.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_55.write_addr_0"],
          ["zero_cst.out","bank_56.chain_chain_en"],
          ["one_cst.out","bank_56.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_56.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.in","bank_56.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3149.out","bank_56.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_56.ren_0"],
          ["self.rst_n","bank_56.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_56.write_addr_0"],
          ["zero_cst.out","bank_57.chain_chain_en"],
          ["one_cst.out","bank_57.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_57.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.in","bank_57.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3275.out","bank_57.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_57.ren_0"],
          ["self.rst_n","bank_57.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_57.write_addr_0"],
          ["zero_cst.out","bank_58.chain_chain_en"],
          ["one_cst.out","bank_58.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_58.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.in","bank_58.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2285.out","bank_58.read_addr_0"],
          ["self.op_hcompute_conv_stencil_10_read_ren","bank_58.ren_0"],
          ["self.rst_n","bank_58.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_58.write_addr_0"],
          ["zero_cst.out","bank_59.chain_chain_en"],
          ["one_cst.out","bank_59.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_59.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.in","bank_59.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2429.out","bank_59.read_addr_0"],
          ["self.op_hcompute_conv_stencil_11_read_ren","bank_59.ren_0"],
          ["self.rst_n","bank_59.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_59.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U2753.out","bank_6.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_60.chain_chain_en"],
          ["one_cst.out","bank_60.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_60.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.in","bank_60.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U2573.out","bank_60.read_addr_0"],
          ["self.op_hcompute_conv_stencil_12_read_ren","bank_60.ren_0"],
          ["self.rst_n","bank_60.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_60.write_addr_0"],
          ["zero_cst.out","bank_61.chain_chain_en"],
          ["one_cst.out","bank_61.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_61.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.in","bank_61.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U2717.out","bank_61.read_addr_0"],
          ["self.op_hcompute_conv_stencil_13_read_ren","bank_61.ren_0"],
          ["self.rst_n","bank_61.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_61.write_addr_0"],
          ["zero_cst.out","bank_62.chain_chain_en"],
          ["one_cst.out","bank_62.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_62.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.in","bank_62.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U2861.out","bank_62.read_addr_0"],
          ["self.op_hcompute_conv_stencil_14_read_ren","bank_62.ren_0"],
          ["self.rst_n","bank_62.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_62.write_addr_0"],
          ["zero_cst.out","bank_63.chain_chain_en"],
          ["one_cst.out","bank_63.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_63.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.in","bank_63.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3005.out","bank_63.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_63.ren_0"],
          ["self.rst_n","bank_63.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_63.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U2897.out","bank_7.read_addr_0"],
          ["self.op_hcompute_conv_stencil_15_read_ren","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_7.write_addr_0"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3059.out","bank_8.read_addr_0"],
          ["self.op_hcompute_conv_stencil_8_read_ren","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_8.write_addr_0"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3185.out","bank_9.read_addr_0"],
          ["self.op_hcompute_conv_stencil_9_read_ren","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.out","bank_9.write_addr_0"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.d"],
          ["eq_const_U3312.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3315.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3318.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3321.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3324.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3327.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3330.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3333.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3336.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3339.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3342.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3345.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3348.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3351.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3354.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3357.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3360.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3363.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3366.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3369.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3372.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3375.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3378.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3381.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3384.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3387.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3390.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3393.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3396.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3399.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3402.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3405.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3408.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3411.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3414.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3417.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3420.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3423.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3426.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3429.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3432.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3435.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3438.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3441.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3444.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3447.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3450.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3453.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3456.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3459.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3462.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3465.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3468.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3471.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3474.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3477.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3480.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3483.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3486.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3489.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3492.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3495.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3498.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["eq_const_U3501.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2159.out"],
          ["self.op_hcompute_conv_stencil_10_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net.out"],
          ["self.op_hcompute_conv_stencil_10_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net.out"],
          ["self.op_hcompute_conv_stencil_11_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net.out"],
          ["self.op_hcompute_conv_stencil_12_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net.out"],
          ["self.op_hcompute_conv_stencil_13_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net.out"],
          ["self.op_hcompute_conv_stencil_14_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net.out"],
          ["self.op_hcompute_conv_stencil_15_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net.out"],
          ["self.op_hcompute_conv_stencil_8_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net.out"],
          ["self.op_hcompute_conv_stencil_9_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net.out"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2177.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2195.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2213.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2231.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2249.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2267.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2285.d"],
          ["self.op_hcompute_conv_stencil_10_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2303.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2321.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2339.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2357.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2375.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2393.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2411.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2429.d"],
          ["self.op_hcompute_conv_stencil_11_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2447.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2465.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2483.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2501.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2519.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2537.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2555.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U2573.d"],
          ["self.op_hcompute_conv_stencil_12_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U2591.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U2609.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U2627.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U2645.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U2663.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U2681.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U2699.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U2717.d"],
          ["self.op_hcompute_conv_stencil_13_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U2735.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U2753.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U2771.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U2789.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U2807.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U2825.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U2843.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U2861.d"],
          ["self.op_hcompute_conv_stencil_14_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U2879.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U2897.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U2915.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U2933.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U2951.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U2969.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U2987.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3005.d"],
          ["self.op_hcompute_conv_stencil_15_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3023.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3041.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3059.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3077.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3095.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3113.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3131.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3149.d"],
          ["self.op_hcompute_conv_stencil_8_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3167.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3185.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3203.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3221.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3239.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3257.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3275.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3293.d"],
          ["self.op_hcompute_conv_stencil_9_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3311.d"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2141.d"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U542":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_exe_start_pt__U540":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_control_vars_pt__U539":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_read_start_pt__U538":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_control_vars_pt__U552":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_10_write_start_pt__U550":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U594":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_exe_start_pt__U592":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_control_vars_pt__U591":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_read_start_pt__U590":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_control_vars_pt__U604":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_11_write_start_pt__U602":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U646":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_exe_start_pt__U644":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_control_vars_pt__U643":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_read_start_pt__U642":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_control_vars_pt__U656":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_12_write_start_pt__U654":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U698":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_exe_start_pt__U696":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_control_vars_pt__U695":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_read_start_pt__U694":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_control_vars_pt__U708":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_13_write_start_pt__U706":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U750":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_exe_start_pt__U748":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_control_vars_pt__U747":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_read_start_pt__U746":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_control_vars_pt__U760":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_14_write_start_pt__U758":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U802":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_exe_start_pt__U800":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_control_vars_pt__U799":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_read_start_pt__U798":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_control_vars_pt__U812":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_15_write_start_pt__U810":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U263":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U262":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U261":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U260":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U265":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U264":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U286":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_exe_start_pt__U285":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_control_vars_pt__U284":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_read_start_pt__U283":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_control_vars_pt__U288":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_2_write_start_pt__U287":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U309":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_exe_start_pt__U308":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_control_vars_pt__U307":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_read_start_pt__U306":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_control_vars_pt__U311":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_3_write_start_pt__U310":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U332":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_exe_start_pt__U331":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_control_vars_pt__U330":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_read_start_pt__U329":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_control_vars_pt__U334":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_4_write_start_pt__U333":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U355":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_exe_start_pt__U354":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_control_vars_pt__U353":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_read_start_pt__U352":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_control_vars_pt__U357":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_5_write_start_pt__U356":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U378":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_exe_start_pt__U377":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_control_vars_pt__U376":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_read_start_pt__U375":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_control_vars_pt__U380":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_6_write_start_pt__U379":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U401":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_exe_start_pt__U400":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_control_vars_pt__U399":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_read_start_pt__U398":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_control_vars_pt__U403":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_7_write_start_pt__U402":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U438":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_exe_start_pt__U436":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_control_vars_pt__U435":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_read_start_pt__U434":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_control_vars_pt__U448":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_8_write_start_pt__U446":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U490":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_exe_start_pt__U488":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_control_vars_pt__U487":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_read_start_pt__U486":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_control_vars_pt__U500":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_9_write_start_pt__U498":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U240":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U239":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U238":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U237":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U242":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U241":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U43":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U41":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U45":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U44":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U66":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U65":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U64":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U63":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U68":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U67":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U89":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U88":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U87":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U91":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U112":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U111":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U110":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U114":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U134":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U137":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U158":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U156":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U155":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U160":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U181":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U180":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U179":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U183":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U182":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U20":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U18":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U22":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U217":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U216":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U215":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U214":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U219":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U218":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U876":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U874":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U873":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U872":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U884":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U882":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U911":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U909":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U908":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U907":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U919":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U917":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U946":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U944":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U943":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U942":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U954":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U952":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U981":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_exe_start_pt__U979":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U978":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_read_start_pt__U977":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U989":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_4_write_start_pt__U987":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1016":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_exe_start_pt__U1014":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1013":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_read_start_pt__U1012":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1024":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_5_write_start_pt__U1022":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1051":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_exe_start_pt__U1049":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1048":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_read_start_pt__U1047":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1059":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_6_write_start_pt__U1057":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1086":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_exe_start_pt__U1084":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1083":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_read_start_pt__U1082":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1094":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_7_write_start_pt__U1092":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U841":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U839":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U838":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U837":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U849":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U847":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet88":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U1017":{
            "modref":"global.array_delay_U1018"
          },
          "arr__U1025":{
            "modref":"global.array_delay_U1026"
          },
          "arr__U1052":{
            "modref":"global.array_delay_U1053"
          },
          "arr__U1060":{
            "modref":"global.array_delay_U1061"
          },
          "arr__U1087":{
            "modref":"global.array_delay_U1088"
          },
          "arr__U1095":{
            "modref":"global.array_delay_U1096"
          },
          "arr__U439":{
            "modref":"global.array_delay_U440"
          },
          "arr__U449":{
            "modref":"global.array_delay_U450"
          },
          "arr__U491":{
            "modref":"global.array_delay_U492"
          },
          "arr__U501":{
            "modref":"global.array_delay_U502"
          },
          "arr__U543":{
            "modref":"global.array_delay_U544"
          },
          "arr__U553":{
            "modref":"global.array_delay_U554"
          },
          "arr__U595":{
            "modref":"global.array_delay_U596"
          },
          "arr__U605":{
            "modref":"global.array_delay_U606"
          },
          "arr__U647":{
            "modref":"global.array_delay_U648"
          },
          "arr__U657":{
            "modref":"global.array_delay_U658"
          },
          "arr__U699":{
            "modref":"global.array_delay_U700"
          },
          "arr__U709":{
            "modref":"global.array_delay_U710"
          },
          "arr__U751":{
            "modref":"global.array_delay_U752"
          },
          "arr__U761":{
            "modref":"global.array_delay_U762"
          },
          "arr__U803":{
            "modref":"global.array_delay_U804"
          },
          "arr__U813":{
            "modref":"global.array_delay_U814"
          },
          "arr__U842":{
            "modref":"global.array_delay_U843"
          },
          "arr__U850":{
            "modref":"global.array_delay_U851"
          },
          "arr__U877":{
            "modref":"global.array_delay_U878"
          },
          "arr__U885":{
            "modref":"global.array_delay_U886"
          },
          "arr__U912":{
            "modref":"global.array_delay_U913"
          },
          "arr__U920":{
            "modref":"global.array_delay_U921"
          },
          "arr__U947":{
            "modref":"global.array_delay_U948"
          },
          "arr__U955":{
            "modref":"global.array_delay_U956"
          },
          "arr__U982":{
            "modref":"global.array_delay_U983"
          },
          "arr__U990":{
            "modref":"global.array_delay_U991"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U1015":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1023":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1050":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1058":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1085":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U1093":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U437":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U447":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U489":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U499":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U541":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U551":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U593":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U603":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U645":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U655":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U697":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U707":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U749":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U759":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U801":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U811":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U840":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U848":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U875":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U883":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U910":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U918":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U945":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U953":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U980":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U988":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_10":{
            "modref":"global.cu_op_hcompute_conv_stencil_10"
          },
          "op_hcompute_conv_stencil_10_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_pt__U540"
          },
          "op_hcompute_conv_stencil_10_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U542"
          },
          "op_hcompute_conv_stencil_10_port_controller":{
            "modref":"global.affine_controller__U508"
          },
          "op_hcompute_conv_stencil_10_read_start":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_pt__U538"
          },
          "op_hcompute_conv_stencil_10_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_read_start_control_vars_pt__U539"
          },
          "op_hcompute_conv_stencil_10_write_start":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_pt__U550"
          },
          "op_hcompute_conv_stencil_10_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_10_write_start_control_vars_pt__U552"
          },
          "op_hcompute_conv_stencil_11":{
            "modref":"global.cu_op_hcompute_conv_stencil_11"
          },
          "op_hcompute_conv_stencil_11_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_pt__U592"
          },
          "op_hcompute_conv_stencil_11_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U594"
          },
          "op_hcompute_conv_stencil_11_port_controller":{
            "modref":"global.affine_controller__U560"
          },
          "op_hcompute_conv_stencil_11_read_start":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_pt__U590"
          },
          "op_hcompute_conv_stencil_11_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_read_start_control_vars_pt__U591"
          },
          "op_hcompute_conv_stencil_11_write_start":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_pt__U602"
          },
          "op_hcompute_conv_stencil_11_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_11_write_start_control_vars_pt__U604"
          },
          "op_hcompute_conv_stencil_12":{
            "modref":"global.cu_op_hcompute_conv_stencil_12"
          },
          "op_hcompute_conv_stencil_12_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_pt__U644"
          },
          "op_hcompute_conv_stencil_12_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U646"
          },
          "op_hcompute_conv_stencil_12_port_controller":{
            "modref":"global.affine_controller__U612"
          },
          "op_hcompute_conv_stencil_12_read_start":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_pt__U642"
          },
          "op_hcompute_conv_stencil_12_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_read_start_control_vars_pt__U643"
          },
          "op_hcompute_conv_stencil_12_write_start":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_pt__U654"
          },
          "op_hcompute_conv_stencil_12_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_12_write_start_control_vars_pt__U656"
          },
          "op_hcompute_conv_stencil_13":{
            "modref":"global.cu_op_hcompute_conv_stencil_13"
          },
          "op_hcompute_conv_stencil_13_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_pt__U696"
          },
          "op_hcompute_conv_stencil_13_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U698"
          },
          "op_hcompute_conv_stencil_13_port_controller":{
            "modref":"global.affine_controller__U664"
          },
          "op_hcompute_conv_stencil_13_read_start":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_pt__U694"
          },
          "op_hcompute_conv_stencil_13_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_read_start_control_vars_pt__U695"
          },
          "op_hcompute_conv_stencil_13_write_start":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_pt__U706"
          },
          "op_hcompute_conv_stencil_13_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_13_write_start_control_vars_pt__U708"
          },
          "op_hcompute_conv_stencil_14":{
            "modref":"global.cu_op_hcompute_conv_stencil_14"
          },
          "op_hcompute_conv_stencil_14_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_pt__U748"
          },
          "op_hcompute_conv_stencil_14_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U750"
          },
          "op_hcompute_conv_stencil_14_port_controller":{
            "modref":"global.affine_controller__U716"
          },
          "op_hcompute_conv_stencil_14_read_start":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_pt__U746"
          },
          "op_hcompute_conv_stencil_14_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_read_start_control_vars_pt__U747"
          },
          "op_hcompute_conv_stencil_14_write_start":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_pt__U758"
          },
          "op_hcompute_conv_stencil_14_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_14_write_start_control_vars_pt__U760"
          },
          "op_hcompute_conv_stencil_15":{
            "modref":"global.cu_op_hcompute_conv_stencil_15"
          },
          "op_hcompute_conv_stencil_15_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_pt__U800"
          },
          "op_hcompute_conv_stencil_15_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U802"
          },
          "op_hcompute_conv_stencil_15_port_controller":{
            "modref":"global.affine_controller__U768"
          },
          "op_hcompute_conv_stencil_15_read_start":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_pt__U798"
          },
          "op_hcompute_conv_stencil_15_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_read_start_control_vars_pt__U799"
          },
          "op_hcompute_conv_stencil_15_write_start":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_pt__U810"
          },
          "op_hcompute_conv_stencil_15_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_15_write_start_control_vars_pt__U812"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U262"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U263"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U243"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U260"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U261"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U264"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U265"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_2_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_pt__U285"
          },
          "op_hcompute_conv_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U286"
          },
          "op_hcompute_conv_stencil_2_port_controller":{
            "modref":"global.affine_controller__U266"
          },
          "op_hcompute_conv_stencil_2_read_start":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_pt__U283"
          },
          "op_hcompute_conv_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_read_start_control_vars_pt__U284"
          },
          "op_hcompute_conv_stencil_2_write_start":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_pt__U287"
          },
          "op_hcompute_conv_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_2_write_start_control_vars_pt__U288"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_3_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_pt__U308"
          },
          "op_hcompute_conv_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U309"
          },
          "op_hcompute_conv_stencil_3_port_controller":{
            "modref":"global.affine_controller__U289"
          },
          "op_hcompute_conv_stencil_3_read_start":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_pt__U306"
          },
          "op_hcompute_conv_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_read_start_control_vars_pt__U307"
          },
          "op_hcompute_conv_stencil_3_write_start":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_pt__U310"
          },
          "op_hcompute_conv_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_3_write_start_control_vars_pt__U311"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_4_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_pt__U331"
          },
          "op_hcompute_conv_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U332"
          },
          "op_hcompute_conv_stencil_4_port_controller":{
            "modref":"global.affine_controller__U312"
          },
          "op_hcompute_conv_stencil_4_read_start":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_pt__U329"
          },
          "op_hcompute_conv_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_read_start_control_vars_pt__U330"
          },
          "op_hcompute_conv_stencil_4_write_start":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_pt__U333"
          },
          "op_hcompute_conv_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_4_write_start_control_vars_pt__U334"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_conv_stencil_5_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_pt__U354"
          },
          "op_hcompute_conv_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U355"
          },
          "op_hcompute_conv_stencil_5_port_controller":{
            "modref":"global.affine_controller__U335"
          },
          "op_hcompute_conv_stencil_5_read_start":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_pt__U352"
          },
          "op_hcompute_conv_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_read_start_control_vars_pt__U353"
          },
          "op_hcompute_conv_stencil_5_write_start":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_pt__U356"
          },
          "op_hcompute_conv_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_5_write_start_control_vars_pt__U357"
          },
          "op_hcompute_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_conv_stencil_6"
          },
          "op_hcompute_conv_stencil_6_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_pt__U377"
          },
          "op_hcompute_conv_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U378"
          },
          "op_hcompute_conv_stencil_6_port_controller":{
            "modref":"global.affine_controller__U358"
          },
          "op_hcompute_conv_stencil_6_read_start":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_pt__U375"
          },
          "op_hcompute_conv_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_read_start_control_vars_pt__U376"
          },
          "op_hcompute_conv_stencil_6_write_start":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_pt__U379"
          },
          "op_hcompute_conv_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_6_write_start_control_vars_pt__U380"
          },
          "op_hcompute_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_conv_stencil_7"
          },
          "op_hcompute_conv_stencil_7_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_pt__U400"
          },
          "op_hcompute_conv_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U401"
          },
          "op_hcompute_conv_stencil_7_port_controller":{
            "modref":"global.affine_controller__U381"
          },
          "op_hcompute_conv_stencil_7_read_start":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_pt__U398"
          },
          "op_hcompute_conv_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_read_start_control_vars_pt__U399"
          },
          "op_hcompute_conv_stencil_7_write_start":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_pt__U402"
          },
          "op_hcompute_conv_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_7_write_start_control_vars_pt__U403"
          },
          "op_hcompute_conv_stencil_8":{
            "modref":"global.cu_op_hcompute_conv_stencil_8"
          },
          "op_hcompute_conv_stencil_8_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_pt__U436"
          },
          "op_hcompute_conv_stencil_8_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U438"
          },
          "op_hcompute_conv_stencil_8_port_controller":{
            "modref":"global.affine_controller__U404"
          },
          "op_hcompute_conv_stencil_8_read_start":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_pt__U434"
          },
          "op_hcompute_conv_stencil_8_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_read_start_control_vars_pt__U435"
          },
          "op_hcompute_conv_stencil_8_write_start":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_pt__U446"
          },
          "op_hcompute_conv_stencil_8_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_8_write_start_control_vars_pt__U448"
          },
          "op_hcompute_conv_stencil_9":{
            "modref":"global.cu_op_hcompute_conv_stencil_9"
          },
          "op_hcompute_conv_stencil_9_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_pt__U488"
          },
          "op_hcompute_conv_stencil_9_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U490"
          },
          "op_hcompute_conv_stencil_9_port_controller":{
            "modref":"global.affine_controller__U456"
          },
          "op_hcompute_conv_stencil_9_read_start":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_pt__U486"
          },
          "op_hcompute_conv_stencil_9_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_read_start_control_vars_pt__U487"
          },
          "op_hcompute_conv_stencil_9_write_start":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_pt__U498"
          },
          "op_hcompute_conv_stencil_9_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_9_write_start_control_vars_pt__U500"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U239"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U240"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U220"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U237"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U238"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U241"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U242"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U43"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "modref":"global.affine_controller__U23"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U40"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U41"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U44"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U45"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U65"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U66"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "modref":"global.affine_controller__U46"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U63"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U64"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U67"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U68"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U88"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U89"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "modref":"global.affine_controller__U69"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U86"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U87"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U90"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U91"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U111"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U112"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_port_controller":{
            "modref":"global.affine_controller__U92"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U109"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U110"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U113"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U114"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U134"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U135"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_port_controller":{
            "modref":"global.affine_controller__U115"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U132"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U133"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U136"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U137"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U157"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U158"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_port_controller":{
            "modref":"global.affine_controller__U138"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U155"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U156"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U159"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U160"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U180"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U181"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_port_controller":{
            "modref":"global.affine_controller__U161"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U178"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U179"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U182"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U183"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U19"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U17"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U18"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U22"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U216"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U217"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U184"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U214"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U215"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U218"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U219"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U874"
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U876"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U855"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U872"
          },
          "op_hcompute_hw_output_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U873"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U882"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U884"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U909"
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U911"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U890"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U907"
          },
          "op_hcompute_hw_output_stencil_2_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U908"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U917"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U919"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U944"
          },
          "op_hcompute_hw_output_stencil_3_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U946"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "modref":"global.affine_controller__U925"
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U942"
          },
          "op_hcompute_hw_output_stencil_3_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U943"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U952"
          },
          "op_hcompute_hw_output_stencil_3_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U954"
          },
          "op_hcompute_hw_output_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_4"
          },
          "op_hcompute_hw_output_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_pt__U979"
          },
          "op_hcompute_hw_output_stencil_4_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U981"
          },
          "op_hcompute_hw_output_stencil_4_port_controller":{
            "modref":"global.affine_controller__U960"
          },
          "op_hcompute_hw_output_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_pt__U977"
          },
          "op_hcompute_hw_output_stencil_4_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U978"
          },
          "op_hcompute_hw_output_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_pt__U987"
          },
          "op_hcompute_hw_output_stencil_4_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U989"
          },
          "op_hcompute_hw_output_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_5"
          },
          "op_hcompute_hw_output_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_pt__U1014"
          },
          "op_hcompute_hw_output_stencil_5_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1016"
          },
          "op_hcompute_hw_output_stencil_5_port_controller":{
            "modref":"global.affine_controller__U995"
          },
          "op_hcompute_hw_output_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_pt__U1012"
          },
          "op_hcompute_hw_output_stencil_5_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1013"
          },
          "op_hcompute_hw_output_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_pt__U1022"
          },
          "op_hcompute_hw_output_stencil_5_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1024"
          },
          "op_hcompute_hw_output_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_6"
          },
          "op_hcompute_hw_output_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_pt__U1049"
          },
          "op_hcompute_hw_output_stencil_6_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1051"
          },
          "op_hcompute_hw_output_stencil_6_port_controller":{
            "modref":"global.affine_controller__U1030"
          },
          "op_hcompute_hw_output_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_pt__U1047"
          },
          "op_hcompute_hw_output_stencil_6_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1048"
          },
          "op_hcompute_hw_output_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_pt__U1057"
          },
          "op_hcompute_hw_output_stencil_6_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1059"
          },
          "op_hcompute_hw_output_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_7"
          },
          "op_hcompute_hw_output_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_pt__U1084"
          },
          "op_hcompute_hw_output_stencil_7_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1086"
          },
          "op_hcompute_hw_output_stencil_7_port_controller":{
            "modref":"global.affine_controller__U1065"
          },
          "op_hcompute_hw_output_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_pt__U1082"
          },
          "op_hcompute_hw_output_stencil_7_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1083"
          },
          "op_hcompute_hw_output_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_pt__U1092"
          },
          "op_hcompute_hw_output_stencil_7_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1094"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U839"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U841"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U820"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U837"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U838"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U847"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U849"
          }
        },
        "connections":[
          ["op_hcompute_hw_output_stencil_5_port_controller.d","arr__U1017.in"],
          ["op_hcompute_hw_output_stencil_5_exe_start_control_vars.in","arr__U1017.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","arr__U1025.in"],
          ["op_hcompute_hw_output_stencil_5_write_start_control_vars.in","arr__U1025.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","arr__U1052.in"],
          ["op_hcompute_hw_output_stencil_6_exe_start_control_vars.in","arr__U1052.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","arr__U1060.in"],
          ["op_hcompute_hw_output_stencil_6_write_start_control_vars.in","arr__U1060.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","arr__U1087.in"],
          ["op_hcompute_hw_output_stencil_7_exe_start_control_vars.in","arr__U1087.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","arr__U1095.in"],
          ["op_hcompute_hw_output_stencil_7_write_start_control_vars.in","arr__U1095.out"],
          ["op_hcompute_conv_stencil_8_port_controller.d","arr__U439.in"],
          ["op_hcompute_conv_stencil_8_exe_start_control_vars.in","arr__U439.out"],
          ["op_hcompute_conv_stencil_8_port_controller.d","arr__U449.in"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.in","arr__U449.out"],
          ["op_hcompute_conv_stencil_9_port_controller.d","arr__U491.in"],
          ["op_hcompute_conv_stencil_9_exe_start_control_vars.in","arr__U491.out"],
          ["op_hcompute_conv_stencil_9_port_controller.d","arr__U501.in"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.in","arr__U501.out"],
          ["op_hcompute_conv_stencil_10_port_controller.d","arr__U543.in"],
          ["op_hcompute_conv_stencil_10_exe_start_control_vars.in","arr__U543.out"],
          ["op_hcompute_conv_stencil_10_port_controller.d","arr__U553.in"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.in","arr__U553.out"],
          ["op_hcompute_conv_stencil_11_port_controller.d","arr__U595.in"],
          ["op_hcompute_conv_stencil_11_exe_start_control_vars.in","arr__U595.out"],
          ["op_hcompute_conv_stencil_11_port_controller.d","arr__U605.in"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.in","arr__U605.out"],
          ["op_hcompute_conv_stencil_12_port_controller.d","arr__U647.in"],
          ["op_hcompute_conv_stencil_12_exe_start_control_vars.in","arr__U647.out"],
          ["op_hcompute_conv_stencil_12_port_controller.d","arr__U657.in"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.in","arr__U657.out"],
          ["op_hcompute_conv_stencil_13_port_controller.d","arr__U699.in"],
          ["op_hcompute_conv_stencil_13_exe_start_control_vars.in","arr__U699.out"],
          ["op_hcompute_conv_stencil_13_port_controller.d","arr__U709.in"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.in","arr__U709.out"],
          ["op_hcompute_conv_stencil_14_port_controller.d","arr__U751.in"],
          ["op_hcompute_conv_stencil_14_exe_start_control_vars.in","arr__U751.out"],
          ["op_hcompute_conv_stencil_14_port_controller.d","arr__U761.in"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.in","arr__U761.out"],
          ["op_hcompute_conv_stencil_15_port_controller.d","arr__U803.in"],
          ["op_hcompute_conv_stencil_15_exe_start_control_vars.in","arr__U803.out"],
          ["op_hcompute_conv_stencil_15_port_controller.d","arr__U813.in"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.in","arr__U813.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U842.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U842.out"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U850.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U850.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","arr__U877.in"],
          ["op_hcompute_hw_output_stencil_1_exe_start_control_vars.in","arr__U877.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","arr__U885.in"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","arr__U885.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","arr__U912.in"],
          ["op_hcompute_hw_output_stencil_2_exe_start_control_vars.in","arr__U912.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","arr__U920.in"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","arr__U920.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","arr__U947.in"],
          ["op_hcompute_hw_output_stencil_3_exe_start_control_vars.in","arr__U947.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","arr__U955.in"],
          ["op_hcompute_hw_output_stencil_3_write_start_control_vars.in","arr__U955.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","arr__U982.in"],
          ["op_hcompute_hw_output_stencil_4_exe_start_control_vars.in","arr__U982.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","arr__U990.in"],
          ["op_hcompute_hw_output_stencil_4_write_start_control_vars.in","arr__U990.out"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_read","conv_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","conv_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","conv_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_10.conv_stencil_op_hcompute_conv_stencil_10_write","conv_stencil.op_hcompute_conv_stencil_10_write"],
          ["op_hcompute_conv_stencil_10_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_10_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_write_start.out","conv_stencil.op_hcompute_conv_stencil_10_write_wen"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_read","conv_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","conv_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","conv_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_11.conv_stencil_op_hcompute_conv_stencil_11_write","conv_stencil.op_hcompute_conv_stencil_11_write"],
          ["op_hcompute_conv_stencil_11_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_11_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_write_start.out","conv_stencil.op_hcompute_conv_stencil_11_write_wen"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_read","conv_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","conv_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","conv_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_12.conv_stencil_op_hcompute_conv_stencil_12_write","conv_stencil.op_hcompute_conv_stencil_12_write"],
          ["op_hcompute_conv_stencil_12_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_12_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_write_start.out","conv_stencil.op_hcompute_conv_stencil_12_write_wen"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_read","conv_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","conv_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","conv_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_13.conv_stencil_op_hcompute_conv_stencil_13_write","conv_stencil.op_hcompute_conv_stencil_13_write"],
          ["op_hcompute_conv_stencil_13_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_13_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_write_start.out","conv_stencil.op_hcompute_conv_stencil_13_write_wen"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_read","conv_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","conv_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","conv_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_14.conv_stencil_op_hcompute_conv_stencil_14_write","conv_stencil.op_hcompute_conv_stencil_14_write"],
          ["op_hcompute_conv_stencil_14_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_14_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_write_start.out","conv_stencil.op_hcompute_conv_stencil_14_write_wen"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_read","conv_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","conv_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","conv_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_15.conv_stencil_op_hcompute_conv_stencil_15_write","conv_stencil.op_hcompute_conv_stencil_15_write"],
          ["op_hcompute_conv_stencil_15_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_15_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_write_start.out","conv_stencil.op_hcompute_conv_stencil_15_write_wen"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_2_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_2_write_start.out","conv_stencil.op_hcompute_conv_stencil_2_write_wen"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_3_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_3_write_start.out","conv_stencil.op_hcompute_conv_stencil_3_write_wen"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_4_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_4_write_start.out","conv_stencil.op_hcompute_conv_stencil_4_write_wen"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_5_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_5_write_start.out","conv_stencil.op_hcompute_conv_stencil_5_write_wen"],
          ["op_hcompute_conv_stencil_6.conv_stencil_op_hcompute_conv_stencil_6_write","conv_stencil.op_hcompute_conv_stencil_6_write"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_6_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_6_write_start.out","conv_stencil.op_hcompute_conv_stencil_6_write_wen"],
          ["op_hcompute_conv_stencil_7.conv_stencil_op_hcompute_conv_stencil_7_write","conv_stencil.op_hcompute_conv_stencil_7_write"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_7_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_7_write_start.out","conv_stencil.op_hcompute_conv_stencil_7_write_wen"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_read","conv_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","conv_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","conv_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_8.conv_stencil_op_hcompute_conv_stencil_8_write","conv_stencil.op_hcompute_conv_stencil_8_write"],
          ["op_hcompute_conv_stencil_8_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_8_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_write_start.out","conv_stencil.op_hcompute_conv_stencil_8_write_wen"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_read","conv_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","conv_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","conv_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_conv_stencil_9.conv_stencil_op_hcompute_conv_stencil_9_write","conv_stencil.op_hcompute_conv_stencil_9_write"],
          ["op_hcompute_conv_stencil_9_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_9_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_write_start.out","conv_stencil.op_hcompute_conv_stencil_9_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read","conv_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read","conv_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil_3.conv_stencil_op_hcompute_hw_output_stencil_3_read","conv_stencil.op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_3_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_3_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_3_read_ren"],
          ["op_hcompute_hw_output_stencil_4.conv_stencil_op_hcompute_hw_output_stencil_4_read","conv_stencil.op_hcompute_hw_output_stencil_4_read"],
          ["op_hcompute_hw_output_stencil_4_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_4_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_4_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_4_read_ren"],
          ["op_hcompute_hw_output_stencil_5.conv_stencil_op_hcompute_hw_output_stencil_5_read","conv_stencil.op_hcompute_hw_output_stencil_5_read"],
          ["op_hcompute_hw_output_stencil_5_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_5_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_5_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_5_read_ren"],
          ["op_hcompute_hw_output_stencil_6.conv_stencil_op_hcompute_hw_output_stencil_6_read","conv_stencil.op_hcompute_hw_output_stencil_6_read"],
          ["op_hcompute_hw_output_stencil_6_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_6_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_6_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_6_read_ren"],
          ["op_hcompute_hw_output_stencil_7.conv_stencil_op_hcompute_hw_output_stencil_7_read","conv_stencil.op_hcompute_hw_output_stencil_7_read"],
          ["op_hcompute_hw_output_stencil_7_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_7_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_7_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_7_read_ren"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","delay_reg__U1015.in"],
          ["op_hcompute_hw_output_stencil_5_exe_start.in","delay_reg__U1015.out"],
          ["op_hcompute_hw_output_stencil_5_port_controller.valid","delay_reg__U1023.in"],
          ["op_hcompute_hw_output_stencil_5_write_start.in","delay_reg__U1023.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","delay_reg__U1050.in"],
          ["op_hcompute_hw_output_stencil_6_exe_start.in","delay_reg__U1050.out"],
          ["op_hcompute_hw_output_stencil_6_port_controller.valid","delay_reg__U1058.in"],
          ["op_hcompute_hw_output_stencil_6_write_start.in","delay_reg__U1058.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","delay_reg__U1085.in"],
          ["op_hcompute_hw_output_stencil_7_exe_start.in","delay_reg__U1085.out"],
          ["op_hcompute_hw_output_stencil_7_port_controller.valid","delay_reg__U1093.in"],
          ["op_hcompute_hw_output_stencil_7_write_start.in","delay_reg__U1093.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","delay_reg__U437.in"],
          ["op_hcompute_conv_stencil_8_exe_start.in","delay_reg__U437.out"],
          ["op_hcompute_conv_stencil_8_port_controller.valid","delay_reg__U447.in"],
          ["op_hcompute_conv_stencil_8_write_start.in","delay_reg__U447.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","delay_reg__U489.in"],
          ["op_hcompute_conv_stencil_9_exe_start.in","delay_reg__U489.out"],
          ["op_hcompute_conv_stencil_9_port_controller.valid","delay_reg__U499.in"],
          ["op_hcompute_conv_stencil_9_write_start.in","delay_reg__U499.out"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","delay_reg__U541.in"],
          ["op_hcompute_conv_stencil_10_exe_start.in","delay_reg__U541.out"],
          ["op_hcompute_conv_stencil_10_port_controller.valid","delay_reg__U551.in"],
          ["op_hcompute_conv_stencil_10_write_start.in","delay_reg__U551.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","delay_reg__U593.in"],
          ["op_hcompute_conv_stencil_11_exe_start.in","delay_reg__U593.out"],
          ["op_hcompute_conv_stencil_11_port_controller.valid","delay_reg__U603.in"],
          ["op_hcompute_conv_stencil_11_write_start.in","delay_reg__U603.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","delay_reg__U645.in"],
          ["op_hcompute_conv_stencil_12_exe_start.in","delay_reg__U645.out"],
          ["op_hcompute_conv_stencil_12_port_controller.valid","delay_reg__U655.in"],
          ["op_hcompute_conv_stencil_12_write_start.in","delay_reg__U655.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","delay_reg__U697.in"],
          ["op_hcompute_conv_stencil_13_exe_start.in","delay_reg__U697.out"],
          ["op_hcompute_conv_stencil_13_port_controller.valid","delay_reg__U707.in"],
          ["op_hcompute_conv_stencil_13_write_start.in","delay_reg__U707.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","delay_reg__U749.in"],
          ["op_hcompute_conv_stencil_14_exe_start.in","delay_reg__U749.out"],
          ["op_hcompute_conv_stencil_14_port_controller.valid","delay_reg__U759.in"],
          ["op_hcompute_conv_stencil_14_write_start.in","delay_reg__U759.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","delay_reg__U801.in"],
          ["op_hcompute_conv_stencil_15_exe_start.in","delay_reg__U801.out"],
          ["op_hcompute_conv_stencil_15_port_controller.valid","delay_reg__U811.in"],
          ["op_hcompute_conv_stencil_15_write_start.in","delay_reg__U811.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U840.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U840.out"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U848.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U848.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","delay_reg__U875.in"],
          ["op_hcompute_hw_output_stencil_1_exe_start.in","delay_reg__U875.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","delay_reg__U883.in"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","delay_reg__U883.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","delay_reg__U910.in"],
          ["op_hcompute_hw_output_stencil_2_exe_start.in","delay_reg__U910.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","delay_reg__U918.in"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","delay_reg__U918.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","delay_reg__U945.in"],
          ["op_hcompute_hw_output_stencil_3_exe_start.in","delay_reg__U945.out"],
          ["op_hcompute_hw_output_stencil_3_port_controller.valid","delay_reg__U953.in"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","delay_reg__U953.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","delay_reg__U980.in"],
          ["op_hcompute_hw_output_stencil_4_exe_start.in","delay_reg__U980.out"],
          ["op_hcompute_hw_output_stencil_4_port_controller.valid","delay_reg__U988.in"],
          ["op_hcompute_hw_output_stencil_4_write_start.in","delay_reg__U988.out"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_11.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_12.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_13.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_14.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_15.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_8.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_9.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_4_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_5_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_6_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_7_write_wen"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_10.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read"],
          ["op_hcompute_conv_stencil_10_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_10_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_10_read_ren"],
          ["op_hcompute_conv_stencil_11.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read"],
          ["op_hcompute_conv_stencil_11_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_11_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_11_read_ren"],
          ["op_hcompute_conv_stencil_12.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read"],
          ["op_hcompute_conv_stencil_12_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_12_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_12_read_ren"],
          ["op_hcompute_conv_stencil_13.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read"],
          ["op_hcompute_conv_stencil_13_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_13_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_13_read_ren"],
          ["op_hcompute_conv_stencil_14.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read"],
          ["op_hcompute_conv_stencil_14_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_14_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_14_read_ren"],
          ["op_hcompute_conv_stencil_15.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read"],
          ["op_hcompute_conv_stencil_15_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_15_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_15_read_ren"],
          ["op_hcompute_conv_stencil_8.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read"],
          ["op_hcompute_conv_stencil_8_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_8_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_8_read_ren"],
          ["op_hcompute_conv_stencil_9.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read"],
          ["op_hcompute_conv_stencil_9_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_9_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_9_read_ren"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_10_read_start_control_vars.in","op_hcompute_conv_stencil_10_port_controller.d"],
          ["op_hcompute_conv_stencil_10_read_start.in","op_hcompute_conv_stencil_10_port_controller.valid"],
          ["op_hcompute_conv_stencil_11_read_start_control_vars.in","op_hcompute_conv_stencil_11_port_controller.d"],
          ["op_hcompute_conv_stencil_11_read_start.in","op_hcompute_conv_stencil_11_port_controller.valid"],
          ["op_hcompute_conv_stencil_12_read_start_control_vars.in","op_hcompute_conv_stencil_12_port_controller.d"],
          ["op_hcompute_conv_stencil_12_read_start.in","op_hcompute_conv_stencil_12_port_controller.valid"],
          ["op_hcompute_conv_stencil_13_read_start_control_vars.in","op_hcompute_conv_stencil_13_port_controller.d"],
          ["op_hcompute_conv_stencil_13_read_start.in","op_hcompute_conv_stencil_13_port_controller.valid"],
          ["op_hcompute_conv_stencil_14_read_start_control_vars.in","op_hcompute_conv_stencil_14_port_controller.d"],
          ["op_hcompute_conv_stencil_14_read_start.in","op_hcompute_conv_stencil_14_port_controller.valid"],
          ["op_hcompute_conv_stencil_15_read_start_control_vars.in","op_hcompute_conv_stencil_15_port_controller.d"],
          ["op_hcompute_conv_stencil_15_read_start.in","op_hcompute_conv_stencil_15_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_port_controller.valid","op_hcompute_conv_stencil_2_exe_start.in"],
          ["op_hcompute_conv_stencil_2_port_controller.d","op_hcompute_conv_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_2_read_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_write_start_control_vars.in","op_hcompute_conv_stencil_2_port_controller.d"],
          ["op_hcompute_conv_stencil_2_read_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_2_write_start.in","op_hcompute_conv_stencil_2_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_port_controller.valid","op_hcompute_conv_stencil_3_exe_start.in"],
          ["op_hcompute_conv_stencil_3_port_controller.d","op_hcompute_conv_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_3_read_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_write_start_control_vars.in","op_hcompute_conv_stencil_3_port_controller.d"],
          ["op_hcompute_conv_stencil_3_read_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_3_write_start.in","op_hcompute_conv_stencil_3_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_port_controller.valid","op_hcompute_conv_stencil_4_exe_start.in"],
          ["op_hcompute_conv_stencil_4_port_controller.d","op_hcompute_conv_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_4_read_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_write_start_control_vars.in","op_hcompute_conv_stencil_4_port_controller.d"],
          ["op_hcompute_conv_stencil_4_read_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_4_write_start.in","op_hcompute_conv_stencil_4_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_port_controller.valid","op_hcompute_conv_stencil_5_exe_start.in"],
          ["op_hcompute_conv_stencil_5_port_controller.d","op_hcompute_conv_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_5_read_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_write_start_control_vars.in","op_hcompute_conv_stencil_5_port_controller.d"],
          ["op_hcompute_conv_stencil_5_read_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_5_write_start.in","op_hcompute_conv_stencil_5_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_port_controller.valid","op_hcompute_conv_stencil_6_exe_start.in"],
          ["op_hcompute_conv_stencil_6_port_controller.d","op_hcompute_conv_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_6_read_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_write_start_control_vars.in","op_hcompute_conv_stencil_6_port_controller.d"],
          ["op_hcompute_conv_stencil_6_read_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_6_write_start.in","op_hcompute_conv_stencil_6_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_port_controller.valid","op_hcompute_conv_stencil_7_exe_start.in"],
          ["op_hcompute_conv_stencil_7_port_controller.d","op_hcompute_conv_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_7_read_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_write_start_control_vars.in","op_hcompute_conv_stencil_7_port_controller.d"],
          ["op_hcompute_conv_stencil_7_read_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_7_write_start.in","op_hcompute_conv_stencil_7_port_controller.valid"],
          ["op_hcompute_conv_stencil_8_read_start_control_vars.in","op_hcompute_conv_stencil_8_port_controller.d"],
          ["op_hcompute_conv_stencil_8_read_start.in","op_hcompute_conv_stencil_8_port_controller.valid"],
          ["op_hcompute_conv_stencil_9_read_start_control_vars.in","op_hcompute_conv_stencil_9_port_controller.d"],
          ["op_hcompute_conv_stencil_9_read_start.in","op_hcompute_conv_stencil_9_port_controller.valid"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read","op_hcompute_hw_input_global_wrapper_stencil_4.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_4_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en","op_hcompute_hw_input_global_wrapper_stencil_4_read_start.out"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read","op_hcompute_hw_input_global_wrapper_stencil_5.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_5_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en","op_hcompute_hw_input_global_wrapper_stencil_5_read_start.out"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read","op_hcompute_hw_input_global_wrapper_stencil_6.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_6_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_6_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en","op_hcompute_hw_input_global_wrapper_stencil_6_read_start.out"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read","op_hcompute_hw_input_global_wrapper_stencil_7.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_7_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_7_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en","op_hcompute_hw_input_global_wrapper_stencil_7_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["op_hcompute_hw_output_stencil_1_read_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["op_hcompute_hw_output_stencil_2_read_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["op_hcompute_hw_output_stencil_3_read_start_control_vars.in","op_hcompute_hw_output_stencil_3_port_controller.d"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_write_start.out"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write","op_hcompute_hw_output_stencil_4.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write"],
          ["op_hcompute_hw_output_stencil_4_read_start_control_vars.in","op_hcompute_hw_output_stencil_4_port_controller.d"],
          ["op_hcompute_hw_output_stencil_4_read_start.in","op_hcompute_hw_output_stencil_4_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid","op_hcompute_hw_output_stencil_4_write_start.out"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write","op_hcompute_hw_output_stencil_5.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write"],
          ["op_hcompute_hw_output_stencil_5_read_start_control_vars.in","op_hcompute_hw_output_stencil_5_port_controller.d"],
          ["op_hcompute_hw_output_stencil_5_read_start.in","op_hcompute_hw_output_stencil_5_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid","op_hcompute_hw_output_stencil_5_write_start.out"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write","op_hcompute_hw_output_stencil_6.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write"],
          ["op_hcompute_hw_output_stencil_6_read_start_control_vars.in","op_hcompute_hw_output_stencil_6_port_controller.d"],
          ["op_hcompute_hw_output_stencil_6_read_start.in","op_hcompute_hw_output_stencil_6_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid","op_hcompute_hw_output_stencil_6_write_start.out"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write","op_hcompute_hw_output_stencil_7.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write"],
          ["op_hcompute_hw_output_stencil_7_read_start_control_vars.in","op_hcompute_hw_output_stencil_7_port_controller.d"],
          ["op_hcompute_hw_output_stencil_7_read_start.in","op_hcompute_hw_output_stencil_7_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid","op_hcompute_hw_output_stencil_7_write_start.out"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U1590_pt__U1591":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1594_pt__U1595":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1598_pt__U1599":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1602_pt__U1603":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1606_pt__U1607":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1610_pt__U1611":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1614_pt__U1615":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1618_pt__U1619":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1622_pt__U1623":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1626_pt__U1627":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1630_pt__U1631":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1634_pt__U1635":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1638_pt__U1639":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1642_pt__U1643":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1646_pt__U1647":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1650_pt__U1651":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1654_pt__U1655":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1658_pt__U1659":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1662_pt__U1663":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1666_pt__U1667":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1670_pt__U1671":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1674_pt__U1675":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1678_pt__U1679":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1682_pt__U1683":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1686_pt__U1687":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1690_pt__U1691":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1694_pt__U1695":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1698_pt__U1699":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1702_pt__U1703":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1706_pt__U1707":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1710_pt__U1711":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1714_pt__U1715":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1718_pt__U1719":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1722_pt__U1723":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1726_pt__U1727":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1730_pt__U1731":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1734_pt__U1735":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1738_pt__U1739":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1742_pt__U1743":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1746_pt__U1747":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1750_pt__U1751":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1754_pt__U1755":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1758_pt__U1759":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1762_pt__U1763":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1766_pt__U1767":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1770_pt__U1771":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1774_pt__U1775":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1778_pt__U1779":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1782_pt__U1783":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1786_pt__U1787":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1790_pt__U1791":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1794_pt__U1795":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1798_pt__U1799":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1802_pt__U1803":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1806_pt__U1807":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U1810_pt__U1811":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
