Determining compilation order of HDL files
Analyzing Verilog file byte_comp_mask.vf
Analyzing Verilog file byte_comp_tb.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.AND8_MXILINX_byte_comp_mask into
z:/vm_share/533_lab5/alu_64/isim/work/@a@n@d8_@m@x@i@l@i@n@x_byte_comp_mask.sdb
Saving Verilog parse-tree work.byte_comp_mask into
z:/vm_share/533_lab5/alu_64/isim/work/byte_comp_mask.sdb
Saving Verilog parse-tree work.byte_comp_tb into
z:/vm_share/533_lab5/alu_64/isim/work/byte_comp_tb.sdb
Saving Verilog parse-tree work.glbl into
z:/vm_share/533_lab5/alu_64/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.FMAP from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 140 ms
Compiling module glbl
Compiling module FMAP
Compiling module AND4
Compiling module AND2
Compiling module AND8_MXILINX_byte_comp_mask
Compiling module OR2B1
Compiling module OR2
Compiling module byte_comp_mask
Compiling module byte_comp_tb
Compiled 9 Verilog Units
Built simulation executable byte_comp_tb_isim_beh.exe
Fuse Memory Usage: 55436 Kb
Fuse CPU Usage: 327 ms
