### File Name: hdl_prj/fil_prj/HDL_DUT_fil.log
### Created: 26-Dec-2020 20:06:19
### Generated by MATLAB 9.8 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/fpgaproj/HDL_DUT_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT_pac.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/value_within3.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/value_within5.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_add_single.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_div_single.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac.v
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/jtag_mac_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/simcycle_fifo_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd
###       /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/HDL_DUT_fil.bit

