Warning (10268): Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments File: C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv Line: 7
Info (10281): Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object "I" differs only in case from object "i" in the same scope File: C:/Users/aaron/Desktop/ARMv4 MODULE/ENABLE_MODULE.sv Line: 2
Info (10281): Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object "I" differs only in case from object "i" in the same scope File: C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv Line: 3
Info (10281): Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object "I" differs only in case from object "i" in the same scope File: C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_OR.sv Line: 3
Info (10281): Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object "I" differs only in case from object "i" in the same scope File: C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv Line: 3
Warning (10268): Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv Line: 10
