

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 17:43:01 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          -|          -|  1024|    no    |
        |- Loop 2  |  2048|  2048|         2|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    106|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      48|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      48|    196|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_157_p2                   |     +    |      0|  0|  13|          11|           1|
    |i_fu_174_p2                     |     +    |      0|  0|  13|          11|           1|
    |and_ln21_fu_219_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_199_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_168_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln24_fu_151_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln879_1_fu_189_p2          |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_2_fu_214_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_3_fu_194_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_209_p2            |   icmp   |      0|  0|  13|          11|          11|
    |ap_predicate_op30_write_state2  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 106|          76|          58|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |i1_0_reg_97       |   9|          2|   11|         22|
    |i_0_reg_108       |   9|          2|   11|         22|
    |result_V_V_blk_n  |   9|          2|    1|          2|
    |result_V_V_din    |  21|          4|   11|         44|
    |tree_V_address0   |  15|          3|   10|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             |  90|         18|   45|        125|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   4|   0|    4|          0|
    |i1_0_reg_97  |  11|   0|   11|          0|
    |i_0_reg_108  |  11|   0|   11|          0|
    |i_1_reg_244  |  11|   0|   11|          0|
    |i_reg_257    |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  48|   0|   48|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|tree_V_address0    | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0         | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0          |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V             |  in |   11|   ap_none  |     nodo_V     |    scalar    |
|relationship_V     |  in |    2|   ap_none  | relationship_V |    scalar    |
|fatherSearch       |  in |    1|   ap_none  |  fatherSearch  |    scalar    |
|result_V_V_din     | out |   11|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_full_n  |  in |    1|   ap_fifo  |   result_V_V   |    pointer   |
|result_V_V_write   | out |    1|   ap_fifo  |   result_V_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

