# 1-cycle-MIPS-processor
This is a 1-cycle MIPS processor designed using the hardware defining language Verilog
