<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='180' ll='182' type='bool llvm::SlotIndex::operator&lt;=(llvm::SlotIndex other) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='177' u='c' c='_ZNK4llvm9LiveRange7Segment8containsENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='183' u='c' c='_ZNK4llvm9LiveRange7Segment16containsIntervalENS_9SlotIndexES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='183' u='c' c='_ZNK4llvm9LiveRange7Segment16containsIntervalENS_9SlotIndexES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='267' u='c' c='_ZN4llvm9LiveRange9advanceToEPNS0_7SegmentENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='275' u='c' c='_ZNK4llvm9LiveRange9advanceToEPKNS0_7SegmentENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='395' u='c' c='_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='430' u='c' c='_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='435' u='c' c='_ZNK4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='547' u='c' c='_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='602' u='c' c='_ZNK4llvm9LiveRange9isUndefInENS_8ArrayRefINS_9SlotIndexEEES2_S2_'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='178'>/// Compare two SlotIndex objects. Return true if the first index
    /// is lower than, or equal to, the second.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='781' u='c' c='_ZN12_GLOBAL__N_19UserValue9extendDefEN4llvm9SlotIndexENS_16DbgVariableValueEPNS1_9LiveRangeEPKNS1_6VNInfoEPNS1_15SmallVectorImplIS2_EERNS1_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='859' u='c' c='_ZN12_GLOBAL__N_19UserValue17addDefsFromCopiesEPN4llvm12LiveIntervalENS_16DbgVariableValueERKNS1_15SmallVectorImplINS1_9SlotIndexEEERNS5_ISt4pairIS6_S8786561'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='420' u='c' c='_ZNK4llvm9LiveRange12overlapsFromERKS0_PKNS0_7SegmentE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1203' u='c' c='_ZN4llvm16LiveRangeUpdater3addENS_9LiveRange7SegmentE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1211' u='c' c='_ZN4llvm16LiveRangeUpdater3addENS_9LiveRange7SegmentE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1218' u='c' c='_ZN4llvm16LiveRangeUpdater3addENS_9LiveRange7SegmentE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1222' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1297' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='347' u='c' c='_ZN12_GLOBAL__N_112Interference5applyERN4llvm4PBQP8RegAlloc11PBQPRAGraphE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='752' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer20hasOtherReachingDefsERN4llvm12LiveIntervalES3_PNS1_6VNInfoES5_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2784' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='195' u='c' c='_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='248' u='c' c='_ZN4llvm13SplitAnalysis17calcLiveBlockInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='331' u='c' c='_ZNK4llvm13SplitAnalysis15countLiveBlocksEPKNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='342' u='c' c='_ZNK4llvm13SplitAnalysis18isOriginalEndpointENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1146' u='c' c='_ZN4llvm11SplitEditor14transferValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1194' u='c' c='_ZN4llvm11SplitEditor14transferValuesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1823' u='c' c='_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='289' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='297' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='301' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='300' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
