---
Author:
  - Xinyang YU
Author Profile:
  - https://linkedin.com/in/xinyang-yu
tags:
  - computer_organisation
Creation Date: 2023-10-07T16:16:00
Last Date: 2024-08-30T12:23:25+08:00
References: 
---
## Abstract
---
- [[Instruction Set Architecture (ISA)#Load-Store ISA]]


- Use 32 [[Register]]
- Uses [[Memory Address#Word Addressing]], each [[Computer Data Representation#Word]] is 4 [[Computer Data Representation#Byte]] 
 ![[mips stages.png]]


### simplified mips flow 
![[9BF8D94D-157B-453F-9BA1-B432397FC0A1_1_201_a.jpeg]]
=======
>[!important]
> We use temporary registers `$t0` to `$t7` for intermediate results.

### MIPS General Syntax
![[mips_general_syntax.png|500]]

- MIPS [[Instruction]] has at most 3 operands
- [[Instruction Set Architecture (ISA)#Load-Store ISA]]


