<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p402" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_402{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2_402{left:829px;bottom:81px;letter-spacing:-0.14px;}
#t3_402{left:157px;bottom:1053px;letter-spacing:-0.14px;}
#t4_402{left:261px;bottom:1053px;letter-spacing:-0.12px;}
#t5_402{left:398px;bottom:1053px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t6_402{left:398px;bottom:1036px;}
#t7_402{left:411px;bottom:1036px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t8_402{left:398px;bottom:1019px;}
#t9_402{left:411px;bottom:1019px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#ta_402{left:411px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tb_402{left:398px;bottom:985px;}
#tc_402{left:411px;bottom:985px;letter-spacing:-0.16px;word-spacing:0.03px;}
#td_402{left:398px;bottom:968px;}
#te_402{left:411px;bottom:968px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tf_402{left:411px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tg_402{left:398px;bottom:935px;}
#th_402{left:411px;bottom:935px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ti_402{left:398px;bottom:918px;}
#tj_402{left:411px;bottom:918px;letter-spacing:-0.12px;}
#tk_402{left:411px;bottom:901px;letter-spacing:-0.15px;}
#tl_402{left:398px;bottom:885px;}
#tm_402{left:411px;bottom:885px;letter-spacing:-0.12px;}
#tn_402{left:398px;bottom:868px;}
#to_402{left:411px;bottom:868px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_402{left:411px;bottom:851px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tq_402{left:398px;bottom:834px;}
#tr_402{left:411px;bottom:834px;letter-spacing:-0.21px;word-spacing:0.1px;}
#ts_402{left:398px;bottom:817px;}
#tt_402{left:411px;bottom:817px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tu_402{left:398px;bottom:800px;}
#tv_402{left:411px;bottom:800px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tw_402{left:398px;bottom:784px;}
#tx_402{left:411px;bottom:784px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ty_402{left:411px;bottom:767px;letter-spacing:-0.14px;}
#tz_402{left:398px;bottom:750px;}
#t10_402{left:411px;bottom:750px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_402{left:398px;bottom:733px;}
#t12_402{left:411px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.15px;}
#t13_402{left:412px;bottom:713px;}
#t14_402{left:418px;bottom:719px;}
#t15_402{left:429px;bottom:713px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t16_402{left:472px;bottom:719px;letter-spacing:-0.09px;}
#t17_402{left:483px;bottom:713px;letter-spacing:-0.09px;}
#t18_402{left:398px;bottom:696px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t19_402{left:398px;bottom:679px;}
#t1a_402{left:411px;bottom:679px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_402{left:157px;bottom:656px;letter-spacing:-0.13px;}
#t1c_402{left:281px;bottom:656px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1d_402{left:398px;bottom:656px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1e_402{left:398px;bottom:639px;}
#t1f_402{left:411px;bottom:639px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_402{left:398px;bottom:623px;}
#t1h_402{left:411px;bottom:623px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1i_402{left:518px;bottom:623px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1j_402{left:644px;bottom:623px;letter-spacing:-0.05px;}
#t1k_402{left:659px;bottom:623px;letter-spacing:-0.16px;}
#t1l_402{left:749px;bottom:623px;letter-spacing:-0.07px;}
#t1m_402{left:398px;bottom:606px;}
#t1n_402{left:411px;bottom:606px;letter-spacing:-0.23px;word-spacing:0.15px;}
#t1o_402{left:398px;bottom:589px;}
#t1p_402{left:411px;bottom:589px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1q_402{left:398px;bottom:572px;}
#t1r_402{left:411px;bottom:572px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1s_402{left:663px;bottom:572px;letter-spacing:-0.11px;}
#t1t_402{left:715px;bottom:572px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1u_402{left:411px;bottom:555px;letter-spacing:-0.13px;}
#t1v_402{left:441px;bottom:555px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1w_402{left:593px;bottom:555px;letter-spacing:-0.12px;}
#t1x_402{left:641px;bottom:555px;}
#t1y_402{left:398px;bottom:539px;}
#t1z_402{left:411px;bottom:539px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t20_402{left:412px;bottom:522px;letter-spacing:-0.1px;}
#t21_402{left:436px;bottom:522px;}
#t22_402{left:458px;bottom:522px;letter-spacing:-0.15px;}
#t23_402{left:494px;bottom:522px;letter-spacing:-0.12px;}
#t24_402{left:398px;bottom:505px;letter-spacing:-0.16px;}
#t25_402{left:398px;bottom:488px;}
#t26_402{left:412px;bottom:488px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t27_402{left:398px;bottom:471px;}
#t28_402{left:412px;bottom:471px;letter-spacing:-0.24px;word-spacing:0.09px;}
#t29_402{left:398px;bottom:455px;letter-spacing:-0.16px;}
#t2a_402{left:398px;bottom:438px;}
#t2b_402{left:412px;bottom:438px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2c_402{left:398px;bottom:421px;}
#t2d_402{left:412px;bottom:421px;letter-spacing:-0.28px;word-spacing:0.18px;}
#t2e_402{left:143px;bottom:1079px;letter-spacing:-0.14px;}
#t2f_402{left:301px;bottom:1079px;letter-spacing:-0.14px;}
#t2g_402{left:577px;bottom:1079px;letter-spacing:-0.13px;}

.s1_402{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_402{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s3_402{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_402{font-size:14px;font-family:sub_Times-Roman_lfr;color:#000;}
.s5_402{font-size:11px;font-family:sub_Times-Roman_lfr;color:#000;}
.s6_402{font-size:14px;font-family:Courier_ws;color:#000;}
.s7_402{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_402{font-size:14px;font-family:SymbolMT_wy;color:#000;}
.s9_402{font-size:14px;font-family:Arial-Bold_od1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts402" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_wy;
	src: url("fonts/SymbolMT_wy.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg402Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg402" style="-webkit-user-select: none;"><object width="935" height="1210" data="402/402.svg" type="image/svg+xml" id="pdf402" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_402" class="t s1_402">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t2_402" class="t s1_402">402 </span>
<span id="t3_402" class="t s2_402">6.03 </span><span id="t4_402" class="t s2_402">November 13, 2015 </span><span id="t5_402" class="t s3_402">microMIPS32 and microMIPS64: </span>
<span id="t6_402" class="t s2_402">• </span><span id="t7_402" class="t s2_402">J/JAL now indicated as deprecated (but not removed). </span>
<span id="t8_402" class="t s2_402">• </span><span id="t9_402" class="t s2_402">DVP: added text indicating that a disabled VP will not be re-enabled for exe- </span>
<span id="ta_402" class="t s2_402">cution on deferred exception. </span>
<span id="tb_402" class="t s2_402">• </span><span id="tc_402" class="t s2_402">CACHE/CACHEE: Undefined operations are really NOP. </span>
<span id="td_402" class="t s2_402">• </span><span id="te_402" class="t s2_402">CMP.condn fmt: removed fmt related text in description section. .S/.D </span>
<span id="tf_402" class="t s2_402">explicitly encoded. </span>
<span id="tg_402" class="t s2_402">• </span><span id="th_402" class="t s2_402">Fixed minor textual typos in MAXA/MINA.fmt functions. </span>
<span id="ti_402" class="t s2_402">• </span><span id="tj_402" class="t s2_402">DERET: restriction – if executed out of debug mode, then RI, not UNDE- </span>
<span id="tk_402" class="t s2_402">FINED. </span>
<span id="tl_402" class="t s2_402">• </span><span id="tm_402" class="t s2_402">TLBWR: Updated reference to Random. No longer supported in Release 6. </span>
<span id="tn_402" class="t s2_402">• </span><span id="to_402" class="t s2_402">PCREL instructions: added PCREL minor opcode table, fixed conditional </span>
<span id="tp_402" class="t s2_402">text bugs in register reference. </span>
<span id="tq_402" class="t s2_402">• </span><span id="tr_402" class="t s2_402">BGTZ/BLTZ/BLTC major opcodes fixed. </span>
<span id="ts_402" class="t s2_402">• </span><span id="tt_402" class="t s2_402">JALRC16: in operation section, PC+2 assigned to GPR[31], not PC+4. </span>
<span id="tu_402" class="t s2_402">• </span><span id="tv_402" class="t s2_402">LW16: offset is an unsigned value. Legacy bug. </span>
<span id="tw_402" class="t s2_402">• </span><span id="tx_402" class="t s2_402">BC16: In operation section change PC&lt;-PC+target_offset to </span>
<span id="ty_402" class="t s2_402">PC+2+target_offset. </span>
<span id="tz_402" class="t s2_402">• </span><span id="t10_402" class="t s2_402">Fixed minor encoding of MUH. </span>
<span id="t11_402" class="t s4_402">• </span><span id="t12_402" class="t s4_402">Fixed typo ROUND/TRUNC/FLOOR/CEIL.W fmt. Range value should be </span>
<span id="t13_402" class="t s4_402">2 </span>
<span id="t14_402" class="t s5_402">31 </span>
<span id="t15_402" class="t s4_402">-1 not 2 </span>
<span id="t16_402" class="t s5_402">63 </span>
<span id="t17_402" class="t s4_402">-1. </span>
<span id="t18_402" class="t s3_402">microMIPS64 only: </span>
<span id="t19_402" class="t s2_402">• </span><span id="t1a_402" class="t s2_402">DMFC0/DMTC0: now indicates what happens with 32-bit COP0 registers. </span>
<span id="t1b_402" class="t s2_402">6.04 </span><span id="t1c_402" class="t s2_402">June 6, 2016 </span><span id="t1d_402" class="t s3_402">microMIPS32 and microMIPS64: </span>
<span id="t1e_402" class="t s4_402">• </span><span id="t1f_402" class="t s4_402">RDHWR: Changed Double-Width LLX/SCX to Paired LL/SC. </span>
<span id="t1g_402" class="t s4_402">• </span><span id="t1h_402" class="t s4_402">DMTC2: Changed </span><span id="t1i_402" class="t s6_402">CPR[2, rd, sel] </span><span id="t1j_402" class="t s4_402">to </span><span id="t1k_402" class="t s6_402">CP2CPR[Impl</span><span id="t1l_402" class="t s4_402">]. </span>
<span id="t1m_402" class="t s4_402">• </span><span id="t1n_402" class="t s4_402">WAIT: Fixed a bit range typo. </span>
<span id="t1o_402" class="t s4_402">• </span><span id="t1p_402" class="t s4_402">LSA: Removed the word optional; the scaling shift on rs is not optional. </span>
<span id="t1q_402" class="t s4_402">• </span><span id="t1r_402" class="t s4_402">SYSCALL, TEQ, TGE, and TGEU: If COP0 </span><span id="t1s_402" class="t s7_402">BadInstr </span><span id="t1t_402" class="t s4_402">is implemented, the </span>
<span id="t1u_402" class="t s7_402">code </span><span id="t1v_402" class="t s4_402">field may be obtained from </span><span id="t1w_402" class="t s7_402">BadInstr </span><span id="t1x_402" class="t s4_402">. </span>
<span id="t1y_402" class="t s4_402">• </span><span id="t1z_402" class="t s4_402">JALRC, JALRC.HB, JIALC, and JIC: Added parentheses to condition for </span>
<span id="t20_402" class="t s6_402">PC </span><span id="t21_402" class="t s8_402"> </span><span id="t22_402" class="t s6_402">temp </span><span id="t23_402" class="t s4_402">in the Operation pseudocode. </span>
<span id="t24_402" class="t s3_402">microMIPS32: </span>
<span id="t25_402" class="t s4_402">• </span><span id="t26_402" class="t s4_402">Removed the LLX, LLXE, SCX, and SCXE instructions. </span>
<span id="t27_402" class="t s4_402">• </span><span id="t28_402" class="t s4_402">Added the LLWP, LLWPE, SCWP, and SCWP instructions. </span>
<span id="t29_402" class="t s3_402">microMIPS64: </span>
<span id="t2a_402" class="t s4_402">• </span><span id="t2b_402" class="t s4_402">Removed the LLDX and SCDX instructions. </span>
<span id="t2c_402" class="t s4_402">• </span><span id="t2d_402" class="t s4_402">Added the LLDP, LLWP, LLWPE, SCDP, SCWP, and SCWPE instructions. </span>
<span id="t2e_402" class="t s9_402">Revision </span><span id="t2f_402" class="t s9_402">Date </span><span id="t2g_402" class="t s9_402">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
