From f3c634b0a5b273f9c1420fd3b0c33873ae1193f1 Mon Sep 17 00:00:00 2001
From: Soren Brinkmann <soren.brinkmann@xilinx.com>
Date: Wed, 30 Jul 2014 09:13:05 -0700
Subject: [PATCH 421/793] ARM: zynq: Have DDR self-refresh and clock stop
 always on

Those features are controlled by HW and they can be always on. If the
DDR becomes idle it will leverage those low-power modes automatically
and also resume operation on new requests.
Latency penalties should be negligible.

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/mach-zynq/pm.c |   26 +-------------------------
 1 files changed, 1 insertions(+), 25 deletions(-)

diff --git a/arch/arm/mach-zynq/pm.c b/arch/arm/mach-zynq/pm.c
index cdfdab1..3c4aa41 100644
--- a/arch/arm/mach-zynq/pm.c
+++ b/arch/arm/mach-zynq/pm.c
@@ -79,19 +79,6 @@ static int zynq_pm_suspend(unsigned long arg)
 		(__force void *)ocm_base;
 	int do_ddrpll_bypass = 1;
 
-	/* Enable DDR self-refresh and clock stop */
-	if (ddrc_base) {
-		reg = readl(ddrc_base + DDRC_CTRL_REG1_OFFS);
-		reg |= DDRC_SELFREFRESH_MASK;
-		writel(reg, ddrc_base + DDRC_CTRL_REG1_OFFS);
-
-		reg = readl(ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
-		reg |= DDRC_CLOCKSTOP_MASK;
-		writel(reg, ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
-	} else {
-		do_ddrpll_bypass = 0;
-	}
-
 	/* SCU standby mode */
 	if (scu_base) {
 		reg = readl(scu_base + SCU_CTRL);
@@ -112,7 +99,7 @@ static int zynq_pm_suspend(unsigned long arg)
 		      : /* no inputs */
 		      : "r12");
 
-	if (!ocm_base)
+	if (!ocm_base || !ddrc_base)
 		do_ddrpll_bypass = 0;
 
 	if (do_ddrpll_bypass) {
@@ -157,17 +144,6 @@ static int zynq_pm_suspend(unsigned long arg)
 		      : /* no inputs */
 		      : "r12");
 
-	/* Disable DDR self-refresh and clock stop */
-	if (ddrc_base) {
-		reg = readl(ddrc_base + DDRC_CTRL_REG1_OFFS);
-		reg &= ~DDRC_SELFREFRESH_MASK;
-		writel(reg, ddrc_base + DDRC_CTRL_REG1_OFFS);
-
-		reg = readl(ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
-		reg &= ~DDRC_CLOCKSTOP_MASK;
-		writel(reg, ddrc_base + DDRC_DRAM_PARAM_REG3_OFFS);
-	}
-
 	return 0;
 }
 
-- 
1.7.5.4

