# PLL and Clock Division

Generating varying clock frequencies via PLL division/multiplication

Clock Division
