# vending-machine-fsm

This project implements a Finite State Machine (FSM) for a simple vending machine using Verilog HDL. It accepts coins in $0.25 increments and dispenses a product once the total reaches $0.75. The design includes combo purchase logic, reset functionality, and a testbench for simulation.

---

## ğŸ’¡ Features
- Designed using EBNFSM (Enable-Based Next State FSM)
- Accepts coins: 0.25 â†’ 0.50 â†’ 0.75
- Combo switch enables bundled product option
- Handles reset and idle states
- Modular and clean Verilog implementation

---

## ğŸ“‚ Files Included
- `fsm.v` â€“ Main Verilog FSM module
- `testbench.v` â€“ Verilog testbench to simulate functionality
- *(Optional)* `diagram.png` â€“ State diagram

---

## ğŸ› ï¸ Tools Used
- Verilog HDL
- Simulated with: Vivado

---

## ğŸ‘¨â€ğŸ’» Author
**Abid Ahmad**  
Electrical and Computer Engineering student â€“ Wayne State University

---

## ğŸ“ How to Simulate
1. Open the project in your Verilog simulator Vivado
2. Compile `fsm.v` and `testbench.v`
3. Run the simulation and observe the output waveform or testbench logs
