Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Wed Feb  5 12:31:52 2025

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S025T        |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+----------------------------------------------------------------------------------------------+
| Topcell | prj_2_memory_sb                                                                              |
| Format  | Verilog                                                                                      |
| Source  | C:\Users\Lucas\Desktop\Projeto_CubeSat-dev_hdl_fpga\FPGA2memory\synthesis\prj_2_memory_sb.vm |
+---------+----------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 320  | 27696 | 1.16       |
| DFF                       | 48   | 27696 | 0.17       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 109  | 138   | 78.99      |
| -- Single-ended I/O       | 109  | 138   | 78.99      |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 34    | 0.00       |
| RAM1K18                   | 0    | 31    | 0.00       |
| MACC                      | 0    | 34    | 0.00       |
| Chip Globals              | 4    | 16    | 25.00      |
| CCC                       | 0    | 6     | 0.00       |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| SERDESIF Blocks           | 0    | 1     | 0.00       |
| -- SERDESIF Lanes         | 0    | 2     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 320  | 48  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 320  | 48  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 29           | 0           | 0               |
| Output I/O                    | 32           | 0           | 0               |
| Bidirectional I/O             | 48           | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  29   |  32    |  48           |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                   |
+--------+---------+----------------------------------------------------------------------------------------+
| 16     | INT_NET | Net   : fpga_top_design_0/modulo/data_out_right_up8_i_0                                |
|        |         | Driver: fpga_top_design_0/modulo/data_out_right_up8_inferred_clock_RNI7SRM3_0/U0_RGB1  |
|        |         | Source: NETLIST                                                                        |
| 16     | INT_NET | Net   : fpga_top_design_0/modulo/data_out_right_up7_i_0                                |
|        |         | Driver: fpga_top_design_0/modulo/data_out_right_up7_inferred_clock_RNI6DIC_0/U0_RGB1   |
|        |         | Source: NETLIST                                                                        |
| 13     | INT_NET | Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F                                                    |
|        |         | Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1                          |
|        |         | Source: NETLIST                                                                        |
| 3      | INT_NET | Net   : fpga_top_design_0/modulo/quad117                                               |
|        |         | Driver: fpga_top_design_0/modulo/decodificador1/quad117_inferred_clock_RNI034A/U0_RGB1 |
|        |         | Source: NETLIST                                                                        |
+--------+---------+----------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------------------------+
| Fanout | Type    | Name                                                        |
+--------+---------+-------------------------------------------------------------+
| 124    | INT_NET | Net   : fpga_top_design_0_mcu_fpga_io_1                     |
|        |         | Driver: fpga_top_design_0/mcu_fpga_io_1                     |
| 70     | INT_NET | Net   : ecc_sel1_c                                          |
|        |         | Driver: ecc_sel1_ibuf                                       |
| 53     | INT_NET | Net   : ecc_sel0_c                                          |
|        |         | Driver: ecc_sel0_ibuf                                       |
| 33     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[4] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[4]            |
| 25     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[2] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[2]            |
| 24     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[3] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[3]            |
| 24     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[0] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[0]            |
| 23     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[1] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[1]            |
| 18     | INT_NET | Net   : fpga_top_design_0/modulo/data_out_right_up8_Z       |
|        |         | Driver: fpga_top_design_0/modulo/data_out_right_up8         |
| 16     | INT_NET | Net   : fpga_top_design_0_mcu_fpga_io_1_i                   |
|        |         | Driver: fpga_top_design_0/mcu_fpga_io_1_RNIF86G             |
+--------+---------+-------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------+
| Fanout | Type    | Name                                                        |
+--------+---------+-------------------------------------------------------------+
| 124    | INT_NET | Net   : fpga_top_design_0_mcu_fpga_io_1                     |
|        |         | Driver: fpga_top_design_0/mcu_fpga_io_1                     |
| 70     | INT_NET | Net   : ecc_sel1_c                                          |
|        |         | Driver: ecc_sel1_ibuf                                       |
| 53     | INT_NET | Net   : ecc_sel0_c                                          |
|        |         | Driver: ecc_sel0_ibuf                                       |
| 33     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[4] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[4]            |
| 25     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[2] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[2]            |
| 24     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[3] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[3]            |
| 24     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[0] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[0]            |
| 23     | INT_NET | Net   : lfsr_random_generator_position_0_random_position[1] |
|        |         | Driver: lfsr_random_generator_position_0/lfsr[1]            |
| 18     | INT_NET | Net   : fpga_top_design_0/modulo/data_out_right_up8_Z       |
|        |         | Driver: fpga_top_design_0/modulo/data_out_right_up8         |
| 16     | INT_NET | Net   : fpga_top_design_0_mcu_fpga_io_1_i                   |
|        |         | Driver: fpga_top_design_0/mcu_fpga_io_1_RNIF86G             |
+--------+---------+-------------------------------------------------------------+

