// Seed: 3095480042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_9 = 1;
  tri1 id_10;
  localparam id_11 = 1'b0;
  wor id_12 = 1;
  assign module_1.id_3 = 0;
  wire id_13;
  ;
  assign id_10#(
      .id_1 (-1),
      .id_12(-1),
      .id_5 (id_9),
      .id_5 (1'b0),
      .id_12(id_11),
      .id_7 (-1'b0)
  ) = -1;
  assign id_4 = id_5;
  wire id_14;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd85
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_5,
      id_2,
      id_7,
      id_7,
      id_6,
      id_7
  );
  inout logic [7:0] id_5;
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  parameter id_9 = 1;
  logic [7:0] id_10;
  assign id_7 = !1;
  assign id_8 = id_5[id_3];
  always id_10[-1'b0] <= id_9;
  genvar id_11;
endmodule
