                          CONFORMAL (R)
                   Version 21.10-p100 (15-Apr-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 598 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.59    seconds
Elapse time  : 2       seconds
Memory usage : 61.92   M bytes
0
// Command: set_verification_information RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db
// Command: set_verification_information RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db
// Note: Verification information RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db does not exist. New directory created.
// Verification information is set to /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db.
// Advanced reporting is enabled and the output is written to /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db
0
// Command: read_implementation_information fv/RISC_V_pipeline -golden RISC_V_pipeline_intermediatev -revised RISC_V_pipeline_optv
// Command: read_implementation_information fv/RISC_V_pipeline -golden RISC_V_pipeline_intermediatev -revised RISC_V_pipeline_optv
// Reading implementation information from fv/RISC_V_pipeline ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                          8806
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
CPU time     : 0.70    seconds
Elapse time  : 2       seconds
Memory usage : 72.63   M bytes
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "20.11-s111_1"
20.11-s111_1
// Command: set env(CDN_SYNTH_ROOT) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86
// Command: set env(CW_DIR) "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware"
/CMC/tools/cadence/GENUS20.11.000_lnx86/tools.lnx86/lib/chipware
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
// Command: add_search_path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ -library -both
0
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/../GPDK045_gio_lib/pads_SS_s1vg.lib
// Command: read_library -liberty -both /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/../GPDK045_gio_lib/pads_SS_s1vg.lib
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib ...
// Parsing file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib ...
// Parsing file /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/../GPDK045_gio_lib/pads_SS_s1vg.lib ...
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:1)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:10)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:16)
// Note: Read Liberty library successfully
0
CPU time     : 1.01    seconds
Elapse time  : 3       seconds
Memory usage : 93.96   M bytes
// Command: read_design -verilog95   -golden -lastmod -noelab outputs_Dec05-06:14:40/RISC_V_pipeline_intermediate.v
// Command: read_design -verilog95 -golden -lastmod -noelab outputs_Dec05-06:14:40/RISC_V_pipeline_intermediate.v
// Parsing file outputs_Dec05-06:14:40/RISC_V_pipeline_intermediate.v ...
0
CPU time     : 1.61    seconds
Elapse time  : 4       seconds
Memory usage : 118.61  M bytes
// Command: elaborate_design -golden -root {RISC_V_pipeline}
// Command: elaborate_design -golden -root RISC_V_pipeline
// Golden root module is set to 'RISC_V_pipeline'
// Warning: (RTL14) Signal has input but it has no output (occurrence:1071)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:2)
// Note: (HRC1.3) Undefined or non-translated modules will be blackboxed (occurrence:4)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Warning: Total black box modules referenced in Golden = 4
0
CPU time     : 1.90    seconds
Elapse time  : 4       seconds
Memory usage : 109.54  M bytes
// Command: read_design -verilog95   -revised -lastmod -noelab outputs_Dec05-06:14:40/RISC_V_pipeline_opt.v
// Command: read_design -verilog95 -revised -lastmod -noelab outputs_Dec05-06:14:40/RISC_V_pipeline_opt.v
// Parsing file outputs_Dec05-06:14:40/RISC_V_pipeline_opt.v ...
0
CPU time     : 2.52    seconds
Elapse time  : 5       seconds
Memory usage : 134.46  M bytes
// Command: elaborate_design -revised -root {RISC_V_pipeline}
// Command: elaborate_design -revised -root RISC_V_pipeline
// Revised root module is set to 'RISC_V_pipeline'
// Warning: (RTL2.5) Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting (occurrence:2)
// Warning: (RTL2.13) Undriven pin is detected (occurrence:2)
// Warning: (RTL14) Signal has input but it has no output (occurrence:1076)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:19)
// Note: (HRC1.3) Undefined or non-translated modules will be blackboxed (occurrence:4)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:2)
// Warning: Total black box modules referenced in Revised = 4
// Warning: There are 2 undriven nets in Revised
// Warning: There are 2 undriven pins in Revised
0
CPU time     : 2.87    seconds
Elapse time  : 5       seconds
Memory usage : 124.90  M bytes
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         9               9
Library-cells      20011           19150
============================================
Primitives      Golden              Revised
============================================
INPUT               11                   11
OUTPUT               9                    9
INOUT                7                    7
--------------------------------------------
AND        *     17560                17506
BUF        *      3732                 4875
DFF               4403                 4403
INV        *     10838                10934
NAND       *        13                   19
NOR        *       436                  434
OR         *     10641                 9403
XNOR       *        29                   30
XOR        *        67                   84
------ word-level --------------------------
BBOX                 7                    7
--------------------------------------------
Total            47726                47695

0
// Command: report_black_box
// Command: report_black_box
SYSTEM: (G R) PADVDD
SYSTEM: (G R) PADVDDIOR
SYSTEM: (G R) PADVSS
SYSTEM: (G R) PADVSSIOR
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Empty Equation:               0
================================================================================
0
CPU time     : 3.08    seconds
Elapse time  : 5       seconds
Memory usage : 127.98  M bytes
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: set_system_mode lec
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F1) Created 7 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 7 wire resolution gate(s) due to multiple-driven net(s)
// Balanced modeling (auto) mapped 8806 out of 8806 DFF/DLATs
// (F28) Converted 2 internal output port(s) to inout port(s)
CPU time     : 7.14    seconds
Elapse time  : 9       seconds
Memory usage : 169.41  M bytes
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Golden            25     16     4403   7         4451    
--------------------------------------------------------------------------------
Revised           25     16     4403   7         4451    
================================================================================
CPU time     : 9.09    seconds
Elapse time  : 11      seconds
Memory usage : 180.06  M bytes
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Golden            25     16     4403   7         4451    
--------------------------------------------------------------------------------
Revised           25     16     4403   7         4451    
================================================================================
// Automatic setup finished.
0
CPU time     : 11.98   seconds
Elapse time  : 14      seconds
Memory usage : 180.59  M bytes
// Command: report_unmapped_points -summary
// Command: report_unmapped_points -summary
There is no unmapped point
0
// Command: report_unmapped_points -notmapped
// Command: report_unmapped_points -notmapped
There is no unmapped point
0
// Command: add_compared_points -all
// Command: add_compared_points -all
// 4426 compared points added to compare list
0
// Command: compare
// Command: compare
================================================================================
Compared points      PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           16     4403   7         4426    
================================================================================
0
CPU time     : 18.80   seconds
Elapse time  : 22      seconds
Memory usage : 191.66  M bytes
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
// Command: report_compare_data -class nonequivalent -class abort -class notcompared
0 Non-equivalent point(s) reported
0 Abort point(s) reported
0 Not-compared point(s) reported
0 compared point(s) reported
================================================================================
Compared points      PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           16     4403   7         4426    
================================================================================
0
// Command: report_verification -verbose
// Command: report_verification -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      0
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               yes
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              no
     Black box due to undefined cells:                         yes *
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Number of EQ compare points:                              4426
     Number of NON-EQ compare points:                          0
     Number of Aborted compare points:                         0
     Number of Uncompared compare points :                     0
================================================================================
pass
// Command: report_statistics
// Command: report_statistics
Mapping and compare statistics
================================================================================
                     Compare Result       Golden            Revised
--------------------------------------------------------------------------------
Root module name                          RISC_V_pipeline   RISC_V_pipeline   

Primary inputs                                25                 25
   Mapped                                     25                 25

Primary outputs                               16                 16
   Mapped                                     16                 16
      Equivalent                 16

Black-box key points                           7                  7
   Mapped                                      7                  7
      Equivalent                  7

State key points                            4403               4403
   Mapped                                   4403               4403
      Equivalent               4403
================================================================================
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db.
0
CPU time     : 18.98   seconds
Elapse time  : 23      seconds
Memory usage : 192.23  M bytes
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 10        10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             70        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 14        0              sequential_constant.json      
sequential_merge    0         0                                            
sequential_phase    4403      0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
CPU time     : 19.10   seconds
Elapse time  : 25      seconds
Memory usage : 192.29  M bytes
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase      8806      8806         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 4426
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//          analyze_results -logfiles logs_Dec05-06:14:40/intermediate2final.lec.log
//          }
// Command: analyze_results -logfiles logs_Dec05-06:14:40/intermediate2final.lec.log
// Analyzing logfile 'logs_Dec05-06:14:40/intermediate2final.lec.log'
Report Verification Error: no result.
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |21.10-p100 
|                        Root Module |RISC_V_pipeline 
|                           CPU Time |19.0 sec
|                       Elapsed Time |25.0 sec
|                             Memory |192.29 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |PASS 
|            Hierarchical Comparison |N/A 
|    Hierarchical Comparison Modules |N/A 
|                      Logfile Lines |464 
|                       Logfile Name |intermediate2final.lec.log 
|              Logfile Modified Time |Mon Dec  5 07:44:47 2022 
|         Implementation Information |fv/RISC_V_pipeline 
|       Set Verification Information |/users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/RISC_V_pipeline_intermediatev_RISC_V_pipeline_optv_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Dynamic Flatten |N/A 
|                    Runtime / #Gate |0.00 sec. 
|    Low-power Rule Check Occurrence |N/A
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. set_system_mode lec: 9.0s(36.00%) (execute 2 time(s))
|                                    | 2. compare: 8.0s(32.00%) (execute 2 time(s))
|                                    | 3. read_design: 2.0s(8.00%) (execute 4 time(s))
================================================================================
               
// Compare Strategy
Compare #1: compare (line: 264)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | FAIL:INCOMPLETE
================================================================================
Compare #2: compare (line: 265)
// Compare Settings:
================================================================================
|(default setting)   | 
|Compare Result      | PASS
================================================================================
               
// Resource usages of analysis: Cpu=0.14s Mem=172MB
0
// Command: vpxmode
// Command: vpxmode
// Command: #exit -f
// Error: Unknown command #exit -f.
// 'dofile /users/iteso-s005/models/riscv_pipe/genus/synthesis_genus/outputs_Dec05-06:14:40/intermediate2final.lec.do' is aborted at line 143
