{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 00:48:01 2014 " "Info: Processing started: Sun May 18 00:48:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 RippieAdder " "Info: Found entity 2: RippieAdder" {  } { { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 testb " "Info: Found entity 3: testb" {  } { { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ex2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Ex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 translator " "Info: Found entity 1: translator" {  } { { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Ex2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "c0 SuperAdder.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at SuperAdder.v(30): created implicit net for \"c0\"" {  } { { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SuperAdder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SuperAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SuperAdder " "Info: Found entity 1: SuperAdder" {  } { { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3bit3to1 " "Info: Found entity 1: MUX3bit3to1" {  } { { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 MUX1bit3to1 " "Info: Found entity 2: MUX1bit3to1" {  } { { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Subtractor.v(13) " "Warning (10275): Verilog HDL Module Instantiation warning at Subtractor.v(13): ignored dangling comma in List of Port Connections" {  } { { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Info: Found entity 1: Subtractor" {  } { { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightbitLAAdder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EightbitLAAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightbitLAAdder " "Info: Found entity 1: EightbitLAAdder" {  } { { "EightbitLAAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Subtractor.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at Subtractor.v(11): instance has no name" {  } { { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Subtractor.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Subtractor.v(13): instance has no name" {  } { { "Subtractor.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Subtractor.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EightbitLAAdder.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at EightbitLAAdder.v(8): instance has no name" {  } { { "EightbitLAAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EightbitLAAdder.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at EightbitLAAdder.v(9): instance has no name" {  } { { "EightbitLAAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightbitLAAdder " "Info: Elaborating entity \"EightbitLAAdder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SuperAdder SuperAdder:comb_4 " "Info: Elaborating entity \"SuperAdder\" for hierarchy \"SuperAdder:comb_4\"" {  } { { "EightbitLAAdder.v" "comb_4" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/EightbitLAAdder.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Allocated 196 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 00:48:02 2014 " "Info: Processing ended: Sun May 18 00:48:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
