{
  "module_name": "Kconfig",
  "hash_id": "51bad4c9f78bed19e3330525a8c8e796e4a65eb6a483c32424e2505e3ccb90de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clocksource/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nmenu \"Clock Source drivers\"\n\tdepends on GENERIC_CLOCKEVENTS\n\nconfig TIMER_OF\n\tbool\n\tselect TIMER_PROBE\n\nconfig TIMER_ACPI\n\tbool\n\tselect TIMER_PROBE\n\nconfig TIMER_PROBE\n\tbool\n\nconfig CLKSRC_I8253\n\tbool\n\nconfig CLKEVT_I8253\n\tbool\n\nconfig I8253_LOCK\n\tbool\n\nconfig OMAP_DM_SYSTIMER\n\tbool\n\tselect TIMER_OF\n\nconfig CLKBLD_I8253\n\tdef_bool y if CLKSRC_I8253 || CLKEVT_I8253 || I8253_LOCK\n\nconfig CLKSRC_MMIO\n\tbool\n\nconfig BCM2835_TIMER\n\tbool \"BCM2835 timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the BCM2835 timer driver.\n\nconfig BCM_KONA_TIMER\n\tbool \"BCM mobile timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the BCM Kona mobile timer driver.\n\nconfig DAVINCI_TIMER\n\tbool \"Texas Instruments DaVinci timer driver\" if COMPILE_TEST\n\thelp\n\t  Enables the support for the TI DaVinci timer driver.\n\nconfig DIGICOLOR_TIMER\n\tbool \"Digicolor timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables the support for the digicolor timer driver.\n\nconfig OMAP_DM_TIMER\n\tbool \"OMAP dual-mode timer driver\" if ARCH_K3 || COMPILE_TEST\n\tdefault y if ARCH_K3\n\tselect TIMER_OF\n\thelp\n\t  Enables the support for the TI dual-mode timer driver.\n\nconfig DW_APB_TIMER\n\tbool \"DW APB timer driver\" if COMPILE_TEST\n\thelp\n\t  Enables the support for the dw_apb timer.\n\nconfig DW_APB_TIMER_OF\n\tbool\n\tselect DW_APB_TIMER\n\tselect TIMER_OF\n\nconfig FTTMR010_TIMER\n\tbool \"Faraday Technology timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\tselect MFD_SYSCON\n\thelp\n\t  Enables support for the Faraday Technology timer block\n\t  FTTMR010.\n\nconfig IXP4XX_TIMER\n\tbool \"Intel XScale IXP4xx timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enables support for the Intel XScale IXP4xx SoC timer.\n\nconfig ROCKCHIP_TIMER\n\tbool \"Rockchip timer driver\" if COMPILE_TEST\n\tdepends on ARM || ARM64\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the Rockchip timer driver.\n\nconfig ARMADA_370_XP_TIMER\n\tbool \"Armada 370 and XP timer driver\" if COMPILE_TEST\n\tdepends on ARM\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the Armada 370 and XP timer driver.\n\nconfig MESON6_TIMER\n\tbool \"Meson6 timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the Meson6 timer driver.\n\nconfig ORION_TIMER\n\tbool \"Orion timer driver\" if COMPILE_TEST\n\tdepends on ARM\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the Orion timer driver\n\nconfig OWL_TIMER\n\tbool \"Owl timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for the Actions Semi Owl timer driver.\n\nconfig RDA_TIMER\n\tbool \"RDA timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enables the support for the RDA Micro timer driver.\n\nconfig SUN4I_TIMER\n\tbool \"Sun4i timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enables support for the Sun4i timer.\n\nconfig SUN5I_HSTIMER\n\tbool \"Sun5i timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tdepends on COMMON_CLK\n\thelp\n\t  Enables support the Sun5i timer.\n\nconfig TEGRA_TIMER\n\tbool \"Tegra timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\thelp\n\t  Enables support for the Tegra driver.\n\nconfig TEGRA186_TIMER\n\tbool \"NVIDIA Tegra186 timer driver\"\n\tdepends on ARCH_TEGRA || COMPILE_TEST\n\tdepends on WATCHDOG && WATCHDOG_CORE\n\thelp\n\t  Enables support for the timers and watchdogs found on NVIDIA\n\t  Tegra186 and later SoCs.\n\nconfig VT8500_TIMER\n\tbool \"VT8500 timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Enables support for the VT8500 driver.\n\nconfig NPCM7XX_TIMER\n\tbool \"NPCM7xx timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enable 24-bit TIMER0 and TIMER1 counters in the NPCM7xx architecture,\n\t  where TIMER0 serves as clockevent and TIMER1 serves as clocksource.\n\nconfig CADENCE_TTC_TIMER\n\tbool \"Cadence TTC timer driver\" if COMPILE_TEST\n\tdepends on COMMON_CLK\n\thelp\n\t  Enables support for the Cadence TTC driver.\n\nconfig ASM9260_TIMER\n\tbool \"ASM9260 timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enables support for the ASM9260 timer.\n\nconfig CLKSRC_NOMADIK_MTU\n\tbool \"Nomakdik clocksource driver\" if COMPILE_TEST\n\tdepends on ARM\n\tselect CLKSRC_MMIO\n\thelp\n\t  Support for Multi Timer Unit. MTU provides access\n\t  to multiple interrupt generating programmable\n\t  32-bit free running decrementing counters.\n\nconfig CLKSRC_DBX500_PRCMU\n\tbool \"Clocksource PRCMU Timer\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\thelp\n\t  Use the always on PRCMU Timer as clocksource.\n\nconfig CLPS711X_TIMER\n\tbool \"Cirrus Logic timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables support for the Cirrus Logic PS711 timer.\n\nconfig MXS_TIMER\n\tbool \"MXS timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tselect STMP_DEVICE\n\thelp\n\t  Enables support for the MXS timer.\n\nconfig NSPIRE_TIMER\n\tbool \"NSpire timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables support for the Nspire timer.\n\nconfig KEYSTONE_TIMER\n\tbool \"Keystone timer driver\" if COMPILE_TEST\n\tdepends on ARM || ARM64\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables support for the Keystone timer.\n\nconfig INTEGRATOR_AP_TIMER\n\tbool \"Integrator-AP timer driver\" if COMPILE_TEST\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables support for the Integrator-AP timer.\n\nconfig CLKSRC_LPC32XX\n\tbool \"Clocksource for LPC32XX\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdepends on ARM\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Support for the LPC32XX clocksource.\n\nconfig CLKSRC_PISTACHIO\n\tbool \"Clocksource for Pistachio SoC\"\n\tdepends on HAS_IOMEM\n\tdepends on MIPS || COMPILE_TEST\n\tselect TIMER_OF\n\thelp\n\t  Enables the clocksource for the Pistachio SoC.\n\nconfig CLKSRC_TI_32K\n\tbool \"Texas Instruments 32.768 Hz Clocksource\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK\n\tselect TIMER_OF if OF\n\thelp\n\t  This option enables support for Texas Instruments 32.768 Hz clocksource\n\t  available on many OMAP-like platforms.\n\nconfig CLKSRC_STM32\n\tbool \"Clocksource for STM32 SoCs\" if !ARCH_STM32\n\tdepends on OF && ARM && (ARCH_STM32 || COMPILE_TEST)\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\nconfig CLKSRC_STM32_LP\n\tbool \"Low power clocksource for STM32 SoCs\"\n\tdepends on MFD_STM32_LPTIMER || COMPILE_TEST\n\nconfig CLKSRC_MPS2\n\tbool \"Clocksource for MPS2 SoCs\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\nconfig ARC_TIMERS\n\tbool \"Support for 32-bit TIMERn counters in ARC Cores\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK\n\tselect TIMER_OF\n\thelp\n\t  These are legacy 32-bit TIMER0 and TIMER1 counters found on all ARC cores\n\t  (ARC700 as well as ARC HS38).\n\t  TIMER0 serves as clockevent while TIMER1 provides clocksource.\n\nconfig ARC_TIMERS_64BIT\n\tbool \"Support for 64-bit counters in ARC HS38 cores\" if COMPILE_TEST\n\tdepends on ARC_TIMERS\n\tselect TIMER_OF\n\thelp\n\t  This enables 2 different 64-bit timers: RTC (for UP) and GFRC (for SMP).\n\t  RTC is implemented inside the core, while GFRC sits outside the core in\n\t  ARConnect IP block. Driver automatically picks one of them for clocksource\n\t  as appropriate.\n\nconfig ARM_ARCH_TIMER\n\tbool\n\tselect TIMER_OF if OF\n\tselect TIMER_ACPI if ACPI\n\nconfig ARM_ARCH_TIMER_EVTSTREAM\n\tbool \"Enable ARM architected timer event stream generation by default\"\n\tdefault y if ARM_ARCH_TIMER\n\tdepends on ARM_ARCH_TIMER\n\thelp\n\t  This option enables support by default for event stream generation\n\t  based on the ARM architected timer. It is used for waking up CPUs\n\t  executing the wfe instruction at a frequency represented as a\n\t  power-of-2 divisor of the clock rate. The behaviour can also be\n\t  overridden on the command line using the\n\t  clocksource.arm_arch_timer.evtstream parameter.\n\t  The main use of the event stream is wfe-based timeouts of userspace\n\t  locking implementations. It might also be useful for imposing timeout\n\t  on wfe to safeguard against any programming errors in case an expected\n\t  event is not generated.\n\t  This must be disabled for hardware validation purposes to detect any\n\t  hardware anomalies of missing events.\n\nconfig ARM_ARCH_TIMER_OOL_WORKAROUND\n\tbool\n\nconfig FSL_ERRATUM_A008585\n\tbool \"Workaround for Freescale/NXP Erratum A-008585\"\n\tdefault y\n\tdepends on ARM_ARCH_TIMER && ARM64\n\tselect ARM_ARCH_TIMER_OOL_WORKAROUND\n\thelp\n\t  This option enables a workaround for Freescale/NXP Erratum\n\t  A-008585 (\"ARM generic timer may contain an erroneous\n\t  value\").  The workaround will only be active if the\n\t  fsl,erratum-a008585 property is found in the timer node.\n\nconfig HISILICON_ERRATUM_161010101\n\tbool \"Workaround for Hisilicon Erratum 161010101\"\n\tdefault y\n\tselect ARM_ARCH_TIMER_OOL_WORKAROUND\n\tdepends on ARM_ARCH_TIMER && ARM64\n\thelp\n\t  This option enables a workaround for Hisilicon Erratum\n\t  161010101. The workaround will be active if the hisilicon,erratum-161010101\n\t  property is found in the timer node.\n\nconfig ARM64_ERRATUM_858921\n\tbool \"Workaround for Cortex-A73 erratum 858921\"\n\tdefault y\n\tselect ARM_ARCH_TIMER_OOL_WORKAROUND\n\tdepends on ARM_ARCH_TIMER && ARM64\n\thelp\n\t  This option enables a workaround applicable to Cortex-A73\n\t  (all versions), whose counter may return incorrect values.\n\t  The workaround will be dynamically enabled when an affected\n\t  core is detected.\n\nconfig SUN50I_ERRATUM_UNKNOWN1\n\tbool \"Workaround for Allwinner A64 erratum UNKNOWN1\"\n\tdefault y\n\tdepends on ARM_ARCH_TIMER && ARM64 && ARCH_SUNXI\n\tselect ARM_ARCH_TIMER_OOL_WORKAROUND\n\thelp\n\t  This option enables a workaround for instability in the timer on\n\t  the Allwinner A64 SoC. The workaround will only be active if the\n\t  allwinner,erratum-unknown1 property is found in the timer node.\n\nconfig ARM_GLOBAL_TIMER\n\tbool \"Support for the ARM global timer\" if COMPILE_TEST\n\tselect TIMER_OF if OF\n\tdepends on ARM\n\thelp\n\t  This option enables support for the ARM global timer unit.\n\nconfig ARM_GT_INITIAL_PRESCALER_VAL\n\tint \"ARM global timer initial prescaler value\"\n\tdefault 2 if ARCH_ZYNQ\n\tdefault 1\n\tdepends on ARM_GLOBAL_TIMER\n\thelp\n\t  When the ARM global timer initializes, its current rate is declared\n\t  to the kernel and maintained forever. Should its parent clock\n\t  change, the driver tries to fix the timer's internal prescaler.\n\t  On some machs (i.e. Zynq) the initial prescaler value thus poses\n\t  bounds about how much the parent clock is allowed to decrease or\n\t  increase wrt the initial clock value.\n\t  This affects CPU_FREQ max delta from the initial frequency.\n\nconfig ARM_TIMER_SP804\n\tbool \"Support for Dual Timer SP804 module\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK && HAVE_CLK\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF if OF\n\nconfig CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK\n\tbool\n\tdepends on ARM_GLOBAL_TIMER\n\tdefault y\n\thelp\n\t  Use ARM global timer clock source as sched_clock.\n\nconfig ARMV7M_SYSTICK\n\tbool \"Support for the ARMv7M system time\" if COMPILE_TEST\n\tselect TIMER_OF if OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  This option enables support for the ARMv7M system timer unit.\n\nconfig ATMEL_PIT\n\tbool \"Atmel PIT support\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect TIMER_OF if OF\n\thelp\n\t  Support for the Periodic Interval Timer found on Atmel SoCs.\n\nconfig ATMEL_ST\n\tbool \"Atmel ST timer support\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect TIMER_OF\n\tselect MFD_SYSCON\n\thelp\n\t  Support for the Atmel ST timer.\n\nconfig ATMEL_TCB_CLKSRC\n\tbool \"Atmel TC Block timer driver\" if COMPILE_TEST\n\tdepends on ARM && HAS_IOMEM\n\tselect TIMER_OF if OF\n\thelp\n\t  Support for Timer Counter Blocks on Atmel SoCs.\n\nconfig CLKSRC_EXYNOS_MCT\n\tbool \"Exynos multi core timer driver\" if COMPILE_TEST\n\tdepends on ARM || ARM64\n\tdepends on ARCH_ARTPEC || ARCH_EXYNOS || COMPILE_TEST\n\thelp\n\t  Support for Multi Core Timer controller on Exynos SoCs.\n\nconfig CLKSRC_SAMSUNG_PWM\n\tbool \"PWM timer driver for Samsung S3C, S5P\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_EXYNOS || ARCH_S3C64XX || ARCH_S5PV210 || COMPILE_TEST\n\thelp\n\t  This is a new clocksource driver for the PWM timer found in\n\t  Samsung S3C, S5P and Exynos SoCs, replacing an earlier driver\n\t  for all devicetree enabled platforms. This driver will be\n\t  needed only on systems that do not have the Exynos MCT available.\n\nconfig FSL_FTM_TIMER\n\tbool \"Freescale FlexTimer Module driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\thelp\n\t  Support for Freescale FlexTimer Module (FTM) timer.\n\nconfig VF_PIT_TIMER\n\tbool\n\tselect CLKSRC_MMIO\n\thelp\n\t  Support for Periodic Interrupt Timer on Freescale Vybrid Family SoCs.\n\nconfig SYS_SUPPORTS_SH_CMT\n\tbool\n\nconfig MTK_TIMER\n\tbool \"Mediatek timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Support for Mediatek timer driver.\n\nconfig MTK_CPUX_TIMER\n\tbool \"MediaTek CPUX timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdefault ARCH_MEDIATEK\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Support for MediaTek CPUXGPT timer driver.\n\nconfig SPRD_TIMER\n\tbool \"Spreadtrum timer driver\" if EXPERT\n\tdepends on HAS_IOMEM\n\tdepends on (ARCH_SPRD || COMPILE_TEST)\n\tdefault ARCH_SPRD\n\tselect TIMER_OF\n\thelp\n\t  Enables support for the Spreadtrum timer driver.\n\nconfig SYS_SUPPORTS_SH_MTU2\n\tbool\n\nconfig SYS_SUPPORTS_SH_TMU\n\tbool\n\nconfig SYS_SUPPORTS_EM_STI\n\tbool\n\nconfig CLKSRC_JCORE_PIT\n\tbool \"J-Core PIT timer driver\" if COMPILE_TEST\n\tdepends on OF\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\thelp\n\t  This enables build of clocksource and clockevent driver for\n\t  the integrated PIT in the J-Core synthesizable, open source SoC.\n\nconfig SH_TIMER_CMT\n\tbool \"Renesas CMT timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdefault SYS_SUPPORTS_SH_CMT\n\thelp\n\t  This enables build of a clocksource and clockevent driver for\n\t  the Compare Match Timer (CMT) hardware available in 16/32/48-bit\n\t  variants on a wide range of Mobile and Automotive SoCs from Renesas.\n\nconfig SH_TIMER_MTU2\n\tbool \"Renesas MTU2 timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdefault SYS_SUPPORTS_SH_MTU2\n\thelp\n\t  This enables build of a clockevent driver for the Multi-Function\n\t  Timer Pulse Unit 2 (MTU2) hardware available on SoCs from Renesas.\n\t  This hardware comes with 16-bit timer registers.\n\nconfig RENESAS_OSTM\n\tbool \"Renesas OSTM timer driver\"\n\tdepends on ARCH_RENESAS || COMPILE_TEST\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enables the support for the Renesas OSTM.\n\nconfig SH_TIMER_TMU\n\tbool \"Renesas TMU timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdefault SYS_SUPPORTS_SH_TMU\n\thelp\n\t  This enables build of a clocksource and clockevent driver for\n\t  the 32-bit Timer Unit (TMU) hardware available on a wide range\n\t  SoCs from Renesas.\n\nconfig EM_TIMER_STI\n\tbool \"Renesas STI timer driver\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tdefault SYS_SUPPORTS_EM_STI\n\thelp\n\t  This enables build of a clocksource and clockevent driver for\n\t  the 48-bit System Timer (STI) hardware available on a SoCs\n\t  such as EMEV2 from former NEC Electronics.\n\nconfig CLKSRC_QCOM\n\tbool \"Qualcomm MSM timer\" if COMPILE_TEST\n\tdepends on ARM\n\tselect TIMER_OF\n\thelp\n\t  This enables the clocksource and the per CPU clockevent driver for the\n\t  Qualcomm SoCs.\n\nconfig CLKSRC_VERSATILE\n\tbool \"ARM Versatile (Express) reference platforms clock source\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK\n\tselect TIMER_OF\n\tdefault y if (ARCH_VEXPRESS || ARCH_VERSATILE) && ARM\n\thelp\n\t  This option enables clock source based on free running\n\t  counter available in the \"System Registers\" block of\n\t  ARM Versatile and Versatile Express reference platforms.\n\nconfig CLKSRC_MIPS_GIC\n\tbool\n\tdepends on MIPS_GIC\n\tselect CLOCKSOURCE_WATCHDOG\n\tselect TIMER_OF\n\nconfig CLKSRC_PXA\n\tbool \"Clocksource for PXA or SA-11x0 platform\" if COMPILE_TEST\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\thelp\n\t  This enables OST0 support available on PXA and SA-11x0\n\t  platforms.\n\nconfig CLKSRC_IMX_GPT\n\tbool \"Clocksource using i.MX GPT\" if COMPILE_TEST\n\tdepends on (ARM || ARM64) && HAVE_CLK\n\tselect CLKSRC_MMIO\n\nconfig CLKSRC_IMX_TPM\n\tbool \"Clocksource using i.MX TPM\" if COMPILE_TEST\n\tdepends on (ARM || ARM64) && HAVE_CLK\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  Enable this option to use IMX Timer/PWM Module (TPM) timer as\n\t  clocksource.\n\nconfig TIMER_IMX_SYS_CTR\n\tbool \"i.MX system counter timer\" if COMPILE_TEST\n\tselect TIMER_OF\n\thelp\n\t  Enable this option to use i.MX system counter timer as a\n\t  clockevent.\n\nconfig CLKSRC_LOONGSON1_PWM\n\tbool \"Clocksource using Loongson1 PWM\"\n\tdepends on MACH_LOONGSON32 || COMPILE_TEST\n\tselect MIPS_EXTERNAL_TIMER\n\tselect TIMER_OF\n\thelp\n\t  Enable this option to use Loongson1 PWM timer as clocksource\n\t  instead of the performance counter.\n\nconfig CLKSRC_ST_LPC\n\tbool \"Low power clocksource found in the LPC\" if COMPILE_TEST\n\tselect TIMER_OF if OF\n\tdepends on HAS_IOMEM\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enable this option to use the Low Power controller timer\n\t  as clocksource.\n\nconfig GXP_TIMER\n\tbool \"GXP timer driver\" if COMPILE_TEST && !ARCH_HPE\n\tdefault ARCH_HPE\n\tselect TIMER_OF if OF\n\thelp\n\t  Provides a driver for the timer control found on HPE\n\t  GXP SOCs. This is required for all GXP SOCs.\n\nconfig RISCV_TIMER\n\tbool \"Timer for the RISC-V platform\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK && RISCV && RISCV_SBI\n\tselect TIMER_PROBE\n\tselect TIMER_OF\n\thelp\n\t  This enables the per-hart timer built into all RISC-V systems, which\n\t  is accessed via both the SBI and the rdcycle instruction.  This is\n\t  required for all RISC-V systems.\n\nconfig CLINT_TIMER\n\tbool \"CLINT Timer for the RISC-V platform\" if COMPILE_TEST\n\tdepends on GENERIC_SCHED_CLOCK && RISCV\n\tselect TIMER_PROBE\n\tselect TIMER_OF\n\thelp\n\t  This option enables the CLINT timer for RISC-V systems.  The CLINT\n\t  driver is usually used for NoMMU RISC-V systems.\n\nconfig CSKY_MP_TIMER\n\tbool \"SMP Timer for the C-SKY platform\" if COMPILE_TEST\n\tdepends on CSKY\n\tselect TIMER_OF\n\thelp\n\t  Say yes here to enable C-SKY SMP timer driver used for C-SKY SMP\n\t  system.\n\t  csky,mptimer is not only used in SMP system, it also could be used in\n\t  single core system. It's not a mmio reg and it uses mtcr/mfcr instruction.\n\nconfig GX6605S_TIMER\n\tbool \"Gx6605s SOC system timer driver\" if COMPILE_TEST\n\tdepends on CSKY\n\tselect CLKSRC_MMIO\n\tselect TIMER_OF\n\thelp\n\t  This option enables support for gx6605s SOC's timer.\n\nconfig MILBEAUT_TIMER\n\tbool \"Milbeaut timer driver\" if COMPILE_TEST\n\tdepends on OF\n\tdepends on ARM\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables the support for Milbeaut timer driver.\n\nconfig MSC313E_TIMER\n\tbool \"MSC313E timer driver\" if COMPILE_TEST\n\tselect TIMER_OF\n\tselect CLKSRC_MMIO\n\thelp\n\t  Enables support for the MStar MSC313E timer driver.\n\t  This provides access to multiple interrupt generating\n\t  programmable 32-bit free running incrementing counters.\n\nconfig INGENIC_TIMER\n\tbool \"Clocksource/timer using the TCU in Ingenic JZ SoCs\"\n\tdefault MACH_INGENIC\n\tdepends on MIPS || COMPILE_TEST\n\tdepends on COMMON_CLK\n\tselect MFD_SYSCON\n\tselect TIMER_OF\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the timer/counter unit of the Ingenic JZ SoCs.\n\nconfig INGENIC_SYSOST\n\tbool \"Clocksource/timer using the SYSOST in Ingenic X SoCs\"\n\tdepends on MIPS || COMPILE_TEST\n\tdepends on COMMON_CLK\n\tselect MFD_SYSCON\n\tselect TIMER_OF\n\tselect IRQ_DOMAIN\n\thelp\n\t  Support for the SYSOST of the Ingenic X Series SoCs.\n\nconfig INGENIC_OST\n\tbool \"Clocksource using the OST in Ingenic JZ SoCs\"\n\tdepends on MIPS || COMPILE_TEST\n\tdepends on COMMON_CLK\n\tselect MFD_SYSCON\n\thelp\n\t  Support for the Operating System Timer of the Ingenic JZ SoCs.\n\nconfig MICROCHIP_PIT64B\n\tbool \"Microchip PIT64B support\"\n\tdepends on OF && ARM\n\tselect TIMER_OF\n\thelp\n\t  This option enables Microchip PIT64B timer for Atmel\n\t  based system. It supports the oneshot, the periodic\n\t  modes and high resolution. It is used as a clocksource\n\t  and a clockevent.\n\nconfig GOLDFISH_TIMER\n\tbool \"Clocksource using goldfish-rtc\"\n\tdepends on M68K || COMPILE_TEST\n\tdepends on RTC_DRV_GOLDFISH\n\thelp\n\t  Support for the timer/counter of goldfish-rtc\n\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}