# td4-cpu-with-verilog
create my first 4bit CPU with Verilog-HDL !

#### TODO
* Use EN wire to divide CPU clock (synchronized divide clock)

#### Image (Modelsim)

![image](https://user-images.githubusercontent.com/6558862/31653859-076b9e02-b35f-11e7-8751-a1c832f21da3.png)
