

================================================================
== Vitis HLS Report for 'operator_Pipeline_OUTER_INNER'
================================================================
* Date:           Thu Dec 19 08:56:12 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  34.867 us|  34.867 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTER_INNER  |     4100|     4100|        13|          8|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    973|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    181|    -|
|Register         |        -|    -|    1413|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1413|   1154|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln223_1_fu_377_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln223_fu_336_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln885_2_fu_360_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln885_fu_319_p2      |         +|   0|  0|  135|         128|         128|
    |add_ln88_1_fu_182_p2     |         +|   0|  0|   14|           6|           1|
    |add_ln88_fu_154_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln91_fu_268_p2       |         +|   0|  0|   14|           6|           2|
    |add_ln93_1_fu_250_p2     |         +|   0|  0|   14|           6|           6|
    |add_ln93_fu_230_p2       |         +|   0|  0|   14|           6|           6|
    |k_V_1_fu_331_p2          |         +|   0|  0|  135|         128|         128|
    |k_V_3_fu_372_p2          |         +|   0|  0|  135|         128|         128|
    |icmp_ln88_fu_148_p2      |      icmp|   0|  0|   11|          10|          11|
    |or_ln91_fu_205_p2        |        or|   0|  0|    5|           5|           1|
    |select_ln66_1_fu_353_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln66_fu_312_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln88_1_fu_301_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln88_2_fu_188_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln88_fu_174_p3    |    select|   0|  0|    6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  973|         695|         680|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |agg_result_address0                   |  20|          4|    5|         20|
    |agg_result_d0                         |  14|          3|   64|        192|
    |ap_NS_fsm                             |  48|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_56                               |   9|          2|    6|         12|
    |indvar_flatten_fu_64                  |   9|          2|   10|         20|
    |j_fu_60                               |   9|          2|    6|         12|
    |k_V_fu_52                             |   9|          2|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 181|         38|  182|        445|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |add_ln223_1_reg_568                      |   64|   0|   64|          0|
    |add_ln223_reg_542                        |   64|   0|   64|          0|
    |add_ln885_2_reg_558                      |  128|   0|  128|          0|
    |add_ln885_reg_527                        |  128|   0|  128|          0|
    |agg_result_addr_1_reg_490                |    5|   0|    5|          0|
    |agg_result_addr_1_reg_490_pp0_iter1_reg  |    5|   0|    5|          0|
    |agg_result_addr_reg_475                  |    5|   0|    5|          0|
    |ap_CS_fsm                                |    8|   0|    8|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |i_fu_56                                  |    6|   0|    6|          0|
    |icmp_ln88_reg_423                        |    1|   0|    1|          0|
    |indvar_flatten_fu_64                     |   10|   0|   10|          0|
    |j_fu_60                                  |    6|   0|    6|          0|
    |k_V_2_reg_547                            |   64|   0|   64|          0|
    |k_V_fu_52                                |   64|   0|   64|          0|
    |mul_ln885_1_reg_537                      |  128|   0|  128|          0|
    |mul_ln885_reg_516                        |  128|   0|  128|          0|
    |or_ln91_reg_450                          |    4|   0|    5|          1|
    |select_ln66_1_reg_552                    |   64|   0|   64|          0|
    |select_ln66_reg_521                      |   64|   0|   64|          0|
    |select_ln88_2_reg_438                    |    6|   0|    6|          0|
    |select_ln88_reg_432                      |    6|   0|    6|          0|
    |tmp_1_reg_470                            |    1|   0|    1|          0|
    |tmp_2_reg_485                            |    1|   0|    1|          0|
    |tmp_2_reg_485_pp0_iter1_reg              |    1|   0|    1|          0|
    |tmp_reg_427                              |    1|   0|    1|          0|
    |trunc_ln2_reg_573                        |   64|   0|   64|          0|
    |trunc_ln885_1_reg_563                    |   64|   0|   64|          0|
    |trunc_ln885_reg_532                      |   64|   0|   64|          0|
    |u_load_64_reg_480                        |   64|   0|   64|          0|
    |u_load_reg_465                           |   64|   0|   64|          0|
    |v_load_reg_495                           |   64|   0|   64|          0|
    |zext_ln88_1_reg_500                      |   64|   0|  128|         64|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 1413|   0| 1478|         65|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_din0    |  out|   64|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_din1    |  out|   64|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_dout0   |   in|  128|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_381_p_ce      |  out|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_385_p_din0    |  out|   64|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_385_p_din1    |  out|   64|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_385_p_dout0   |   in|  128|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|grp_fu_385_p_ce      |  out|    1|  ap_ctrl_hs|  operator*_Pipeline_OUTER_INNER|  return value|
|u_address0           |  out|    5|   ap_memory|                               u|         array|
|u_ce0                |  out|    1|   ap_memory|                               u|         array|
|u_q0                 |   in|   64|   ap_memory|                               u|         array|
|u_address1           |  out|    5|   ap_memory|                               u|         array|
|u_ce1                |  out|    1|   ap_memory|                               u|         array|
|u_q1                 |   in|   64|   ap_memory|                               u|         array|
|agg_result_address0  |  out|    5|   ap_memory|                      agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|                      agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|                      agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|                      agg_result|         array|
|agg_result_q0        |   in|   64|   ap_memory|                      agg_result|         array|
|v_address0           |  out|    5|   ap_memory|                               v|         array|
|v_ce0                |  out|    1|   ap_memory|                               v|         array|
|v_q0                 |   in|   64|   ap_memory|                               v|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

