{"vcs1":{"timestamp_begin":1684270106.745429688, "rt":1.26, "ut":0.39, "st":0.19}}
{"vcselab":{"timestamp_begin":1684270108.097385219, "rt":1.20, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1684270109.361507987, "rt":0.47, "ut":0.23, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684270106.101154978}
{"VCS_COMP_START_TIME": 1684270106.101154978}
{"VCS_COMP_END_TIME": 1684270111.330142373}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330600}}
{"stitch_vcselab": {"peak_mem": 211884}}
