

================================================================
== Vitis HLS Report for 'convolve'
================================================================
* Date:           Wed Nov  6 17:37:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_edge_detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.174 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154  |convolve_Pipeline_VITIS_LOOP_21_2  |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       59|       59|        20|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      213|      685|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      120|    -|
|Register             |        -|     -|      311|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      524|      829|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154  |convolve_Pipeline_VITIS_LOOP_21_2  |        0|   6|  213|  685|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   6|  213|  685|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln31_2_fu_195_p2  |         +|   0|  0|  12|           5|           5|
    |icmp_ln18_fu_205_p2   |      icmp|   0|  0|  12|           5|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|          10|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  54|         10|    1|         10|
    |i_fu_56          |   9|          2|    5|         10|
    |kernel_address0  |  31|          6|    4|         24|
    |kernel_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 120|         23|   14|         64|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln31_2_reg_327                                         |   5|   0|    5|          0|
    |ap_CS_fsm                                                  |   9|   0|    9|          0|
    |grp_convolve_Pipeline_VITIS_LOOP_21_2_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_56                                                    |   5|   0|    5|          0|
    |kernel_load_1_reg_259                                      |  32|   0|   32|          0|
    |kernel_load_2_reg_264                                      |  32|   0|   32|          0|
    |kernel_load_3_reg_279                                      |  32|   0|   32|          0|
    |kernel_load_4_reg_284                                      |  32|   0|   32|          0|
    |kernel_load_5_reg_299                                      |  32|   0|   32|          0|
    |kernel_load_6_reg_304                                      |  32|   0|   32|          0|
    |kernel_load_7_reg_309                                      |  32|   0|   32|          0|
    |kernel_load_8_reg_314                                      |  32|   0|   32|          0|
    |kernel_load_reg_244                                        |  32|   0|   32|          0|
    |trunc_ln14_reg_322                                         |   3|   0|    3|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 311|   0|  311|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      convolve|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      convolve|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      convolve|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      convolve|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      convolve|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      convolve|  return value|
|x_address0         |  out|    5|   ap_memory|             x|         array|
|x_ce0              |  out|    1|   ap_memory|             x|         array|
|x_q0               |   in|   32|   ap_memory|             x|         array|
|x_address1         |  out|    5|   ap_memory|             x|         array|
|x_ce1              |  out|    1|   ap_memory|             x|         array|
|x_q1               |   in|   32|   ap_memory|             x|         array|
|kernel_address0    |  out|    4|   ap_memory|        kernel|         array|
|kernel_ce0         |  out|    1|   ap_memory|        kernel|         array|
|kernel_q0          |   in|   32|   ap_memory|        kernel|         array|
|kernel_address1    |  out|    4|   ap_memory|        kernel|         array|
|kernel_ce1         |  out|    1|   ap_memory|        kernel|         array|
|kernel_q1          |   in|   32|   ap_memory|        kernel|         array|
|output_r_address0  |  out|    5|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

