Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,610.873549175321,catapult,CLB,7845,catapult_fpga_latency
Throughput,610.873549175321,catapult,LUT,43768,catapult_fpga_latency
Throughput,610.873549175321,catapult,FF,8925,catapult_fpga_latency
Throughput,610.873549175321,catapult,DSP,0,catapult_fpga_latency
Throughput,610.873549175321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.380281690141,catapult,CLB,7476,catapult_fpga_latency
Throughput,563.380281690141,catapult,LUT,43269,catapult_fpga_latency
Throughput,563.380281690141,catapult,FF,8778,catapult_fpga_latency
Throughput,563.380281690141,catapult,DSP,0,catapult_fpga_latency
Throughput,563.380281690141,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,755.857898715042,catapult,CLB,7385,catapult_fpga_latency
Throughput,755.857898715042,catapult,LUT,44027,catapult_fpga_latency
Throughput,755.857898715042,catapult,FF,9031,catapult_fpga_latency
Throughput,755.857898715042,catapult,DSP,0,catapult_fpga_latency
Throughput,755.857898715042,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1075.2688172043,catapult,CLB,7604,catapult_fpga_latency
Throughput,1075.2688172043,catapult,LUT,42767,catapult_fpga_latency
Throughput,1075.2688172043,catapult,FF,8547,catapult_fpga_latency
Throughput,1075.2688172043,catapult,DSP,0,catapult_fpga_latency
Throughput,1075.2688172043,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,686.813186813187,catapult,CLB,7677,catapult_fpga_latency
Throughput,686.813186813187,catapult,LUT,45937,catapult_fpga_latency
Throughput,686.813186813187,catapult,FF,9512,catapult_fpga_latency
Throughput,686.813186813187,catapult,DSP,0,catapult_fpga_latency
Throughput,686.813186813187,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,669.344042838019,catapult,CLB,7956,catapult_fpga_latency
Throughput,669.344042838019,catapult,LUT,43859,catapult_fpga_latency
Throughput,669.344042838019,catapult,FF,8879,catapult_fpga_latency
Throughput,669.344042838019,catapult,DSP,0,catapult_fpga_latency
Throughput,669.344042838019,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,414.9377593361,catapult,CLB,7056,catapult_fpga_latency
Throughput,414.9377593361,catapult,LUT,43019,catapult_fpga_latency
Throughput,414.9377593361,catapult,FF,8641,catapult_fpga_latency
Throughput,414.9377593361,catapult,DSP,0,catapult_fpga_latency
Throughput,414.9377593361,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,634.920634920635,catapult,CLB,7085,catapult_fpga_latency
Throughput,634.920634920635,catapult,LUT,42700,catapult_fpga_latency
Throughput,634.920634920635,catapult,FF,8529,catapult_fpga_latency
Throughput,634.920634920635,catapult,DSP,0,catapult_fpga_latency
Throughput,634.920634920635,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,755.287009063444,catapult,CLB,8151,catapult_fpga_latency
Throughput,755.287009063444,catapult,LUT,45148,catapult_fpga_latency
Throughput,755.287009063444,catapult,FF,9366,catapult_fpga_latency
Throughput,755.287009063444,catapult,DSP,0,catapult_fpga_latency
Throughput,755.287009063444,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.049155145929,catapult,CLB,7465,catapult_fpga_latency
Throughput,768.049155145929,catapult,LUT,43133,catapult_fpga_latency
Throughput,768.049155145929,catapult,FF,8677,catapult_fpga_latency
Throughput,768.049155145929,catapult,DSP,0,catapult_fpga_latency
Throughput,768.049155145929,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,531.914893617021,catapult,CLB,7207,catapult_fpga_latency
Throughput,531.914893617021,catapult,LUT,42884,catapult_fpga_latency
Throughput,531.914893617021,catapult,FF,8608,catapult_fpga_latency
Throughput,531.914893617021,catapult,DSP,0,catapult_fpga_latency
Throughput,531.914893617021,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,794.28117553614,catapult,CLB,7439,catapult_fpga_latency
Throughput,794.28117553614,catapult,LUT,42745,catapult_fpga_latency
Throughput,794.28117553614,catapult,FF,8593,catapult_fpga_latency
Throughput,794.28117553614,catapult,DSP,0,catapult_fpga_latency
Throughput,794.28117553614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,978.473581213307,catapult,CLB,7797,catapult_fpga_latency
Throughput,978.473581213307,catapult,LUT,43662,catapult_fpga_latency
Throughput,978.473581213307,catapult,FF,8892,catapult_fpga_latency
Throughput,978.473581213307,catapult,DSP,0,catapult_fpga_latency
Throughput,978.473581213307,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,587.889476778366,catapult,CLB,7600,catapult_fpga_latency
Throughput,587.889476778366,catapult,LUT,43664,catapult_fpga_latency
Throughput,587.889476778366,catapult,FF,8878,catapult_fpga_latency
Throughput,587.889476778366,catapult,DSP,0,catapult_fpga_latency
Throughput,587.889476778366,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,672.043010752688,catapult,CLB,7677,catapult_fpga_latency
Throughput,672.043010752688,catapult,LUT,45933,catapult_fpga_latency
Throughput,672.043010752688,catapult,FF,9512,catapult_fpga_latency
Throughput,672.043010752688,catapult,DSP,0,catapult_fpga_latency
Throughput,672.043010752688,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.450656018254,catapult,CLB,9989,catapult_fpga_latency
Throughput,570.450656018254,catapult,LUT,56161,catapult_fpga_latency
Throughput,570.450656018254,catapult,FF,10045,catapult_fpga_latency
Throughput,570.450656018254,catapult,DSP,0,catapult_fpga_latency
Throughput,570.450656018254,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,519.48051948052,catapult,CLB,7059,catapult_fpga_latency
Throughput,519.48051948052,catapult,LUT,42977,catapult_fpga_latency
Throughput,519.48051948052,catapult,FF,8688,catapult_fpga_latency
Throughput,519.48051948052,catapult,DSP,0,catapult_fpga_latency
Throughput,519.48051948052,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.02166064982,catapult,CLB,7747,catapult_fpga_latency
Throughput,722.02166064982,catapult,LUT,43678,catapult_fpga_latency
Throughput,722.02166064982,catapult,FF,8801,catapult_fpga_latency
Throughput,722.02166064982,catapult,DSP,0,catapult_fpga_latency
Throughput,722.02166064982,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,771.010023130301,catapult,CLB,7503,catapult_fpga_latency
Throughput,771.010023130301,catapult,LUT,42785,catapult_fpga_latency
Throughput,771.010023130301,catapult,FF,8659,catapult_fpga_latency
Throughput,771.010023130301,catapult,DSP,0,catapult_fpga_latency
Throughput,771.010023130301,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7699,catapult_fpga_latency
Throughput,625,catapult,LUT,46528,catapult_fpga_latency
Throughput,625,catapult,FF,9849,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,587.889476778366,catapult,CLB,7600,catapult_fpga_latency
Throughput,587.889476778366,catapult,LUT,43664,catapult_fpga_latency
Throughput,587.889476778366,catapult,FF,8878,catapult_fpga_latency
Throughput,587.889476778366,catapult,DSP,0,catapult_fpga_latency
Throughput,587.889476778366,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1053.74077976818,catapult,CLB,7848,catapult_fpga_latency
Throughput,1053.74077976818,catapult,LUT,42875,catapult_fpga_latency
Throughput,1053.74077976818,catapult,FF,8652,catapult_fpga_latency
Throughput,1053.74077976818,catapult,DSP,0,catapult_fpga_latency
Throughput,1053.74077976818,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,656.167979002625,catapult,CLB,7490,catapult_fpga_latency
Throughput,656.167979002625,catapult,LUT,44959,catapult_fpga_latency
Throughput,656.167979002625,catapult,FF,9077,catapult_fpga_latency
Throughput,656.167979002625,catapult,DSP,0,catapult_fpga_latency
Throughput,656.167979002625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,519.75051975052,catapult,CLB,7892,catapult_fpga_latency
Throughput,519.75051975052,catapult,LUT,44500,catapult_fpga_latency
Throughput,519.75051975052,catapult,FF,9256,catapult_fpga_latency
Throughput,519.75051975052,catapult,DSP,0,catapult_fpga_latency
Throughput,519.75051975052,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.049155145929,catapult,CLB,7465,catapult_fpga_latency
Throughput,768.049155145929,catapult,LUT,43133,catapult_fpga_latency
Throughput,768.049155145929,catapult,FF,8677,catapult_fpga_latency
Throughput,768.049155145929,catapult,DSP,0,catapult_fpga_latency
Throughput,768.049155145929,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.380281690141,catapult,CLB,7476,catapult_fpga_latency
Throughput,563.380281690141,catapult,LUT,43269,catapult_fpga_latency
Throughput,563.380281690141,catapult,FF,8778,catapult_fpga_latency
Throughput,563.380281690141,catapult,DSP,0,catapult_fpga_latency
Throughput,563.380281690141,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,676.132521974307,catapult,CLB,7405,catapult_fpga_latency
Throughput,676.132521974307,catapult,LUT,44000,catapult_fpga_latency
Throughput,676.132521974307,catapult,FF,8690,catapult_fpga_latency
Throughput,676.132521974307,catapult,DSP,0,catapult_fpga_latency
Throughput,676.132521974307,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,712.758374910905,catapult,CLB,7661,catapult_fpga_latency
Throughput,712.758374910905,catapult,LUT,43491,catapult_fpga_latency
Throughput,712.758374910905,catapult,FF,8845,catapult_fpga_latency
Throughput,712.758374910905,catapult,DSP,0,catapult_fpga_latency
Throughput,712.758374910905,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,703.729767769177,catapult,CLB,7567,catapult_fpga_latency
Throughput,703.729767769177,catapult,LUT,42904,catapult_fpga_latency
Throughput,703.729767769177,catapult,FF,8677,catapult_fpga_latency
Throughput,703.729767769177,catapult,DSP,0,catapult_fpga_latency
Throughput,703.729767769177,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1075.2688172043,catapult,CLB,7604,catapult_fpga_latency
Throughput,1075.2688172043,catapult,LUT,42767,catapult_fpga_latency
Throughput,1075.2688172043,catapult,FF,8547,catapult_fpga_latency
Throughput,1075.2688172043,catapult,DSP,0,catapult_fpga_latency
Throughput,1075.2688172043,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7262,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,42924,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8763,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1053.74077976818,catapult,CLB,7848,catapult_fpga_latency
Throughput,1053.74077976818,catapult,LUT,42875,catapult_fpga_latency
Throughput,1053.74077976818,catapult,FF,8652,catapult_fpga_latency
Throughput,1053.74077976818,catapult,DSP,0,catapult_fpga_latency
Throughput,1053.74077976818,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.450656018254,catapult,CLB,9989,catapult_fpga_latency
Throughput,570.450656018254,catapult,LUT,56161,catapult_fpga_latency
Throughput,570.450656018254,catapult,FF,10045,catapult_fpga_latency
Throughput,570.450656018254,catapult,DSP,0,catapult_fpga_latency
Throughput,570.450656018254,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,755.287009063444,catapult,CLB,8151,catapult_fpga_latency
Throughput,755.287009063444,catapult,LUT,45148,catapult_fpga_latency
Throughput,755.287009063444,catapult,FF,9366,catapult_fpga_latency
Throughput,755.287009063444,catapult,DSP,0,catapult_fpga_latency
Throughput,755.287009063444,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,8008,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,45006,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,9414,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,543.183052688756,catapult,CLB,7128,catapult_fpga_latency
Throughput,543.183052688756,catapult,LUT,42754,catapult_fpga_latency
Throughput,543.183052688756,catapult,FF,8559,catapult_fpga_latency
Throughput,543.183052688756,catapult,DSP,0,catapult_fpga_latency
Throughput,543.183052688756,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.02166064982,catapult,CLB,7747,catapult_fpga_latency
Throughput,722.02166064982,catapult,LUT,43678,catapult_fpga_latency
Throughput,722.02166064982,catapult,FF,8801,catapult_fpga_latency
Throughput,722.02166064982,catapult,DSP,0,catapult_fpga_latency
Throughput,722.02166064982,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,746.825989544436,catapult,CLB,7094,catapult_fpga_latency
Throughput,746.825989544436,catapult,LUT,42721,catapult_fpga_latency
Throughput,746.825989544436,catapult,FF,8625,catapult_fpga_latency
Throughput,746.825989544436,catapult,DSP,0,catapult_fpga_latency
Throughput,746.825989544436,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,696.378830083566,catapult,CLB,7370,catapult_fpga_latency
Throughput,696.378830083566,catapult,LUT,42653,catapult_fpga_latency
Throughput,696.378830083566,catapult,FF,8599,catapult_fpga_latency
Throughput,696.378830083566,catapult,DSP,0,catapult_fpga_latency
Throughput,696.378830083566,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,604.229607250755,catapult,CLB,7117,catapult_fpga_latency
Throughput,604.229607250755,catapult,LUT,43153,catapult_fpga_latency
Throughput,604.229607250755,catapult,FF,8738,catapult_fpga_latency
Throughput,604.229607250755,catapult,DSP,0,catapult_fpga_latency
Throughput,604.229607250755,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7135,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,43156,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8756,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,634.920634920635,catapult,CLB,7085,catapult_fpga_latency
Throughput,634.920634920635,catapult,LUT,42700,catapult_fpga_latency
Throughput,634.920634920635,catapult,FF,8529,catapult_fpga_latency
Throughput,634.920634920635,catapult,DSP,0,catapult_fpga_latency
Throughput,634.920634920635,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.69785794814,catapult,CLB,7987,catapult_fpga_latency
Throughput,563.69785794814,catapult,LUT,45028,catapult_fpga_latency
Throughput,563.69785794814,catapult,FF,9242,catapult_fpga_latency
Throughput,563.69785794814,catapult,DSP,0,catapult_fpga_latency
Throughput,563.69785794814,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,630.914826498423,catapult,CLB,7064,catapult_fpga_latency
Throughput,630.914826498423,catapult,LUT,42978,catapult_fpga_latency
Throughput,630.914826498423,catapult,FF,8667,catapult_fpga_latency
Throughput,630.914826498423,catapult,DSP,0,catapult_fpga_latency
Throughput,630.914826498423,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,8008,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,45006,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,9414,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,8067,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,42982,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8673,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,696.378830083566,catapult,CLB,7370,catapult_fpga_latency
Throughput,696.378830083566,catapult,LUT,42653,catapult_fpga_latency
Throughput,696.378830083566,catapult,FF,8599,catapult_fpga_latency
Throughput,696.378830083566,catapult,DSP,0,catapult_fpga_latency
Throughput,696.378830083566,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,794.28117553614,catapult,CLB,7439,catapult_fpga_latency
Throughput,794.28117553614,catapult,LUT,42745,catapult_fpga_latency
Throughput,794.28117553614,catapult,FF,8593,catapult_fpga_latency
Throughput,794.28117553614,catapult,DSP,0,catapult_fpga_latency
Throughput,794.28117553614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,606.796116504854,catapult,CLB,7941,catapult_fpga_latency
Throughput,606.796116504854,catapult,LUT,44467,catapult_fpga_latency
Throughput,606.796116504854,catapult,FF,9354,catapult_fpga_latency
Throughput,606.796116504854,catapult,DSP,0,catapult_fpga_latency
Throughput,606.796116504854,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7262,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,42924,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8763,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,648.929266709929,catapult,CLB,7390,catapult_fpga_latency
Throughput,648.929266709929,catapult,LUT,44296,catapult_fpga_latency
Throughput,648.929266709929,catapult,FF,8816,catapult_fpga_latency
Throughput,648.929266709929,catapult,DSP,0,catapult_fpga_latency
Throughput,648.929266709929,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,414.9377593361,catapult,CLB,7056,catapult_fpga_latency
Throughput,414.9377593361,catapult,LUT,43019,catapult_fpga_latency
Throughput,414.9377593361,catapult,FF,8641,catapult_fpga_latency
Throughput,414.9377593361,catapult,DSP,0,catapult_fpga_latency
Throughput,414.9377593361,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,509.164969450102,catapult,CLB,7639,catapult_fpga_latency
Throughput,509.164969450102,catapult,LUT,43041,catapult_fpga_latency
Throughput,509.164969450102,catapult,FF,8620,catapult_fpga_latency
Throughput,509.164969450102,catapult,DSP,0,catapult_fpga_latency
Throughput,509.164969450102,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,634.920634920635,catapult,CLB,7085,catapult_fpga_latency
Throughput,634.920634920635,catapult,LUT,42700,catapult_fpga_latency
Throughput,634.920634920635,catapult,FF,8529,catapult_fpga_latency
Throughput,634.920634920635,catapult,DSP,0,catapult_fpga_latency
Throughput,634.920634920635,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.873549175321,catapult,CLB,7845,catapult_fpga_latency
Throughput,610.873549175321,catapult,LUT,43768,catapult_fpga_latency
Throughput,610.873549175321,catapult,FF,8925,catapult_fpga_latency
Throughput,610.873549175321,catapult,DSP,0,catapult_fpga_latency
Throughput,610.873549175321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,630.914826498423,catapult,CLB,7064,catapult_fpga_latency
Throughput,630.914826498423,catapult,LUT,42978,catapult_fpga_latency
Throughput,630.914826498423,catapult,FF,8667,catapult_fpga_latency
Throughput,630.914826498423,catapult,DSP,0,catapult_fpga_latency
Throughput,630.914826498423,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.380281690141,catapult,CLB,7476,catapult_fpga_latency
Throughput,563.380281690141,catapult,LUT,43269,catapult_fpga_latency
Throughput,563.380281690141,catapult,FF,8778,catapult_fpga_latency
Throughput,563.380281690141,catapult,DSP,0,catapult_fpga_latency
Throughput,563.380281690141,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,696.378830083566,catapult,CLB,7370,catapult_fpga_latency
Throughput,696.378830083566,catapult,LUT,42653,catapult_fpga_latency
Throughput,696.378830083566,catapult,FF,8599,catapult_fpga_latency
Throughput,696.378830083566,catapult,DSP,0,catapult_fpga_latency
Throughput,696.378830083566,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,564.652738565782,catapult,CLB,8148,catapult_fpga_latency
Throughput,564.652738565782,catapult,LUT,43800,catapult_fpga_latency
Throughput,564.652738565782,catapult,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,DSP,0,catapult_fpga_latency
Throughput,564.652738565782,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.910414333707,catapult,CLB,9322,catapult_fpga_latency
Throughput,559.910414333707,catapult,LUT,53099,catapult_fpga_latency
Throughput,559.910414333707,catapult,FF,8668,catapult_fpga_latency
Throughput,559.910414333707,catapult,DSP,0,catapult_fpga_latency
Throughput,559.910414333707,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,755.857898715042,catapult,CLB,7385,catapult_fpga_latency
Throughput,755.857898715042,catapult,LUT,44027,catapult_fpga_latency
Throughput,755.857898715042,catapult,FF,9031,catapult_fpga_latency
Throughput,755.857898715042,catapult,DSP,0,catapult_fpga_latency
Throughput,755.857898715042,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,600.240096038415,catapult,CLB,7265,catapult_fpga_latency
Throughput,600.240096038415,catapult,LUT,43599,catapult_fpga_latency
Throughput,600.240096038415,catapult,FF,9048,catapult_fpga_latency
Throughput,600.240096038415,catapult,DSP,0,catapult_fpga_latency
Throughput,600.240096038415,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,632.111251580278,catapult,CLB,7395,catapult_fpga_latency
Throughput,632.111251580278,catapult,LUT,44216,catapult_fpga_latency
Throughput,632.111251580278,catapult,FF,8792,catapult_fpga_latency
Throughput,632.111251580278,catapult,DSP,0,catapult_fpga_latency
Throughput,632.111251580278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,478.927203065134,catapult,CLB,7150,catapult_fpga_latency
Throughput,478.927203065134,catapult,LUT,42850,catapult_fpga_latency
Throughput,478.927203065134,catapult,FF,8586,catapult_fpga_latency
Throughput,478.927203065134,catapult,DSP,0,catapult_fpga_latency
Throughput,478.927203065134,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,569.151963574274,catapult,CLB,7621,catapult_fpga_latency
Throughput,569.151963574274,catapult,LUT,43221,catapult_fpga_latency
Throughput,569.151963574274,catapult,FF,8780,catapult_fpga_latency
Throughput,569.151963574274,catapult,DSP,0,catapult_fpga_latency
Throughput,569.151963574274,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,751.314800901578,catapult,CLB,7422,catapult_fpga_latency
Throughput,751.314800901578,catapult,LUT,44291,catapult_fpga_latency
Throughput,751.314800901578,catapult,FF,9059,catapult_fpga_latency
Throughput,751.314800901578,catapult,DSP,0,catapult_fpga_latency
Throughput,751.314800901578,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7144,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,43156,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,8756,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1042.75286757039,catapult,CLB,6994,catapult_fpga_latency
Throughput,1042.75286757039,catapult,LUT,42997,catapult_fpga_latency
Throughput,1042.75286757039,catapult,FF,8678,catapult_fpga_latency
Throughput,1042.75286757039,catapult,DSP,0,catapult_fpga_latency
Throughput,1042.75286757039,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.866390471258,catapult,CLB,7634,catapult_fpga_latency
Throughput,517.866390471258,catapult,LUT,45006,catapult_fpga_latency
Throughput,517.866390471258,catapult,FF,9379,catapult_fpga_latency
Throughput,517.866390471258,catapult,DSP,0,catapult_fpga_latency
Throughput,517.866390471258,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,615.384615384615,catapult,CLB,7236,catapult_fpga_latency
Throughput,615.384615384615,catapult,LUT,43619,catapult_fpga_latency
Throughput,615.384615384615,catapult,FF,8754,catapult_fpga_latency
Throughput,615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,615.384615384615,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,516.528925619835,catapult,CLB,7071,catapult_fpga_latency
Throughput,516.528925619835,catapult,LUT,42892,catapult_fpga_latency
Throughput,516.528925619835,catapult,FF,8624,catapult_fpga_latency
Throughput,516.528925619835,catapult,DSP,0,catapult_fpga_latency
Throughput,516.528925619835,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.02166064982,catapult,CLB,7747,catapult_fpga_latency
Throughput,722.02166064982,catapult,LUT,43678,catapult_fpga_latency
Throughput,722.02166064982,catapult,FF,8801,catapult_fpga_latency
Throughput,722.02166064982,catapult,DSP,0,catapult_fpga_latency
Throughput,722.02166064982,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,703.729767769177,catapult,CLB,7567,catapult_fpga_latency
Throughput,703.729767769177,catapult,LUT,42904,catapult_fpga_latency
Throughput,703.729767769177,catapult,FF,8677,catapult_fpga_latency
Throughput,703.729767769177,catapult,DSP,0,catapult_fpga_latency
Throughput,703.729767769177,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,632.111251580278,catapult,CLB,7395,catapult_fpga_latency
Throughput,632.111251580278,catapult,LUT,44216,catapult_fpga_latency
Throughput,632.111251580278,catapult,FF,8792,catapult_fpga_latency
Throughput,632.111251580278,catapult,DSP,0,catapult_fpga_latency
Throughput,632.111251580278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,488.758553274682,catapult,CLB,7618,catapult_fpga_latency
Throughput,488.758553274682,catapult,LUT,45009,catapult_fpga_latency
Throughput,488.758553274682,catapult,FF,9379,catapult_fpga_latency
Throughput,488.758553274682,catapult,DSP,0,catapult_fpga_latency
Throughput,488.758553274682,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,610.873549175321,catapult,CLB,7845,catapult_fpga_latency
Throughput,610.873549175321,catapult,LUT,43768,catapult_fpga_latency
Throughput,610.873549175321,catapult,FF,8925,catapult_fpga_latency
Throughput,610.873549175321,catapult,DSP,0,catapult_fpga_latency
Throughput,610.873549175321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,755.287009063444,catapult,CLB,8151,catapult_fpga_latency
Throughput,755.287009063444,catapult,LUT,45148,catapult_fpga_latency
Throughput,755.287009063444,catapult,FF,9366,catapult_fpga_latency
Throughput,755.287009063444,catapult,DSP,0,catapult_fpga_latency
Throughput,755.287009063444,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,8008,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,45006,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,9414,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,586.510263929619,catapult,CLB,7068,catapult_fpga_latency
Throughput,586.510263929619,catapult,LUT,42760,catapult_fpga_latency
Throughput,586.510263929619,catapult,FF,8586,catapult_fpga_latency
Throughput,586.510263929619,catapult,DSP,0,catapult_fpga_latency
Throughput,586.510263929619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,751.314800901578,catapult,CLB,7422,catapult_fpga_latency
Throughput,751.314800901578,catapult,LUT,44291,catapult_fpga_latency
Throughput,751.314800901578,catapult,FF,9059,catapult_fpga_latency
Throughput,751.314800901578,catapult,DSP,0,catapult_fpga_latency
Throughput,751.314800901578,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,9334,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,52921,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,8634,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,794.28117553614,catapult,CLB,7439,catapult_fpga_latency
Throughput,794.28117553614,catapult,LUT,42745,catapult_fpga_latency
Throughput,794.28117553614,catapult,FF,8593,catapult_fpga_latency
Throughput,794.28117553614,catapult,DSP,0,catapult_fpga_latency
Throughput,794.28117553614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,978.473581213307,catapult,CLB,7797,catapult_fpga_latency
Throughput,978.473581213307,catapult,LUT,43662,catapult_fpga_latency
Throughput,978.473581213307,catapult,FF,8892,catapult_fpga_latency
Throughput,978.473581213307,catapult,DSP,0,catapult_fpga_latency
Throughput,978.473581213307,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,587.889476778366,catapult,CLB,7600,catapult_fpga_latency
Throughput,587.889476778366,catapult,LUT,43664,catapult_fpga_latency
Throughput,587.889476778366,catapult,FF,8878,catapult_fpga_latency
Throughput,587.889476778366,catapult,DSP,0,catapult_fpga_latency
Throughput,587.889476778366,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1048.2180293501,catapult,CLB,7680,catapult_fpga_latency
Throughput,1048.2180293501,catapult,LUT,42828,catapult_fpga_latency
Throughput,1048.2180293501,catapult,FF,8620,catapult_fpga_latency
Throughput,1048.2180293501,catapult,DSP,0,catapult_fpga_latency
Throughput,1048.2180293501,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,563.69785794814,catapult,CLB,7987,catapult_fpga_latency
Throughput,563.69785794814,catapult,LUT,45028,catapult_fpga_latency
Throughput,563.69785794814,catapult,FF,9242,catapult_fpga_latency
Throughput,563.69785794814,catapult,DSP,0,catapult_fpga_latency
Throughput,563.69785794814,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,610.50061050061,catapult,CLB,7656,catapult_fpga_latency
Throughput,610.50061050061,catapult,LUT,42887,catapult_fpga_latency
Throughput,610.50061050061,catapult,FF,8658,catapult_fpga_latency
Throughput,610.50061050061,catapult,DSP,0,catapult_fpga_latency
Throughput,610.50061050061,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.630606860158,catapult,CLB,7383,catapult_fpga_latency
Throughput,659.630606860158,catapult,LUT,44237,catapult_fpga_latency
Throughput,659.630606860158,catapult,FF,9082,catapult_fpga_latency
Throughput,659.630606860158,catapult,DSP,0,catapult_fpga_latency
Throughput,659.630606860158,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1042.75286757039,catapult,CLB,6994,catapult_fpga_latency
Throughput,1042.75286757039,catapult,LUT,42997,catapult_fpga_latency
Throughput,1042.75286757039,catapult,FF,8678,catapult_fpga_latency
Throughput,1042.75286757039,catapult,DSP,0,catapult_fpga_latency
Throughput,1042.75286757039,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,501.002004008016,catapult,CLB,7868,catapult_fpga_latency
Throughput,501.002004008016,catapult,LUT,44499,catapult_fpga_latency
Throughput,501.002004008016,catapult,FF,9256,catapult_fpga_latency
Throughput,501.002004008016,catapult,DSP,0,catapult_fpga_latency
Throughput,501.002004008016,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,755.287009063444,catapult,CLB,8151,catapult_fpga_latency
Throughput,755.287009063444,catapult,LUT,45148,catapult_fpga_latency
Throughput,755.287009063444,catapult,FF,9366,catapult_fpga_latency
Throughput,755.287009063444,catapult,DSP,0,catapult_fpga_latency
Throughput,755.287009063444,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,8008,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,45006,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,9414,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.380281690141,catapult,CLB,7476,catapult_fpga_latency
Throughput,563.380281690141,catapult,LUT,43269,catapult_fpga_latency
Throughput,563.380281690141,catapult,FF,8778,catapult_fpga_latency
Throughput,563.380281690141,catapult,DSP,0,catapult_fpga_latency
Throughput,563.380281690141,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.02166064982,catapult,CLB,7747,catapult_fpga_latency
Throughput,722.02166064982,catapult,LUT,43678,catapult_fpga_latency
Throughput,722.02166064982,catapult,FF,8801,catapult_fpga_latency
Throughput,722.02166064982,catapult,DSP,0,catapult_fpga_latency
Throughput,722.02166064982,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,696.378830083566,catapult,CLB,7370,catapult_fpga_latency
Throughput,696.378830083566,catapult,LUT,42653,catapult_fpga_latency
Throughput,696.378830083566,catapult,FF,8599,catapult_fpga_latency
Throughput,696.378830083566,catapult,DSP,0,catapult_fpga_latency
Throughput,696.378830083566,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,674.308833445718,catapult,CLB,7721,catapult_fpga_latency
Throughput,674.308833445718,catapult,LUT,45985,catapult_fpga_latency
Throughput,674.308833445718,catapult,FF,9896,catapult_fpga_latency
Throughput,674.308833445718,catapult,DSP,0,catapult_fpga_latency
Throughput,674.308833445718,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,676.132521974307,catapult,CLB,7405,catapult_fpga_latency
Throughput,676.132521974307,catapult,LUT,44000,catapult_fpga_latency
Throughput,676.132521974307,catapult,FF,8690,catapult_fpga_latency
Throughput,676.132521974307,catapult,DSP,0,catapult_fpga_latency
Throughput,676.132521974307,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,771.010023130301,catapult,CLB,7503,catapult_fpga_latency
Throughput,771.010023130301,catapult,LUT,42785,catapult_fpga_latency
Throughput,771.010023130301,catapult,FF,8659,catapult_fpga_latency
Throughput,771.010023130301,catapult,DSP,0,catapult_fpga_latency
Throughput,771.010023130301,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,604.229607250755,catapult,CLB,7117,catapult_fpga_latency
Throughput,604.229607250755,catapult,LUT,43153,catapult_fpga_latency
Throughput,604.229607250755,catapult,FF,8738,catapult_fpga_latency
Throughput,604.229607250755,catapult,DSP,0,catapult_fpga_latency
Throughput,604.229607250755,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7935,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,44468,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9354,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,587.889476778366,catapult,CLB,7600,catapult_fpga_latency
Throughput,587.889476778366,catapult,LUT,43664,catapult_fpga_latency
Throughput,587.889476778366,catapult,FF,8878,catapult_fpga_latency
Throughput,587.889476778366,catapult,DSP,0,catapult_fpga_latency
Throughput,587.889476778366,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,414.9377593361,catapult,CLB,7056,catapult_fpga_latency
Throughput,414.9377593361,catapult,LUT,43019,catapult_fpga_latency
Throughput,414.9377593361,catapult,FF,8641,catapult_fpga_latency
Throughput,414.9377593361,catapult,DSP,0,catapult_fpga_latency
Throughput,414.9377593361,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,483.325277912035,catapult,CLB,7137,catapult_fpga_latency
Throughput,483.325277912035,catapult,LUT,42849,catapult_fpga_latency
Throughput,483.325277912035,catapult,FF,8586,catapult_fpga_latency
Throughput,483.325277912035,catapult,DSP,0,catapult_fpga_latency
Throughput,483.325277912035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,519.48051948052,catapult,CLB,7059,catapult_fpga_latency
Throughput,519.48051948052,catapult,LUT,42977,catapult_fpga_latency
Throughput,519.48051948052,catapult,FF,8688,catapult_fpga_latency
Throughput,519.48051948052,catapult,DSP,0,catapult_fpga_latency
Throughput,519.48051948052,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,509.164969450102,catapult,CLB,7639,catapult_fpga_latency
Throughput,509.164969450102,catapult,LUT,43041,catapult_fpga_latency
Throughput,509.164969450102,catapult,FF,8620,catapult_fpga_latency
Throughput,509.164969450102,catapult,DSP,0,catapult_fpga_latency
Throughput,509.164969450102,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,630.914826498423,catapult,CLB,7064,catapult_fpga_latency
Throughput,630.914826498423,catapult,LUT,42978,catapult_fpga_latency
Throughput,630.914826498423,catapult,FF,8667,catapult_fpga_latency
Throughput,630.914826498423,catapult,DSP,0,catapult_fpga_latency
Throughput,630.914826498423,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,8067,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,42982,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8673,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7988,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,45541,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,9434,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,564.652738565782,catapult,CLB,8148,catapult_fpga_latency
Throughput,564.652738565782,catapult,LUT,43800,catapult_fpga_latency
Throughput,564.652738565782,catapult,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,DSP,0,catapult_fpga_latency
Throughput,564.652738565782,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,685.400959561343,catapult,CLB,7484,catapult_fpga_latency
Throughput,685.400959561343,catapult,LUT,44564,catapult_fpga_latency
Throughput,685.400959561343,catapult,FF,9280,catapult_fpga_latency
Throughput,685.400959561343,catapult,DSP,0,catapult_fpga_latency
Throughput,685.400959561343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,751.314800901578,catapult,CLB,7422,catapult_fpga_latency
Throughput,751.314800901578,catapult,LUT,44291,catapult_fpga_latency
Throughput,751.314800901578,catapult,FF,9059,catapult_fpga_latency
Throughput,751.314800901578,catapult,DSP,0,catapult_fpga_latency
Throughput,751.314800901578,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,710.732054015636,catapult,CLB,7603,catapult_fpga_latency
Throughput,710.732054015636,catapult,LUT,42972,catapult_fpga_latency
Throughput,710.732054015636,catapult,FF,8710,catapult_fpga_latency
Throughput,710.732054015636,catapult,DSP,0,catapult_fpga_latency
Throughput,710.732054015636,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.630606860158,catapult,CLB,7383,catapult_fpga_latency
Throughput,659.630606860158,catapult,LUT,44237,catapult_fpga_latency
Throughput,659.630606860158,catapult,FF,9082,catapult_fpga_latency
Throughput,659.630606860158,catapult,DSP,0,catapult_fpga_latency
Throughput,659.630606860158,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7135,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,43156,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8756,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1088.13928182807,catapult,CLB,7651,catapult_fpga_latency
Throughput,1088.13928182807,catapult,LUT,45460,catapult_fpga_latency
Throughput,1088.13928182807,catapult,FF,9506,catapult_fpga_latency
Throughput,1088.13928182807,catapult,DSP,0,catapult_fpga_latency
Throughput,1088.13928182807,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1066.09808102345,catapult,CLB,7846,catapult_fpga_latency
Throughput,1066.09808102345,catapult,LUT,42873,catapult_fpga_latency
Throughput,1066.09808102345,catapult,FF,8652,catapult_fpga_latency
Throughput,1066.09808102345,catapult,DSP,0,catapult_fpga_latency
Throughput,1066.09808102345,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,445.43429844098,catapult,CLB,7550,catapult_fpga_latency
Throughput,445.43429844098,catapult,LUT,44285,catapult_fpga_latency
Throughput,445.43429844098,catapult,FF,8971,catapult_fpga_latency
Throughput,445.43429844098,catapult,DSP,0,catapult_fpga_latency
Throughput,445.43429844098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,414.9377593361,catapult,CLB,7056,catapult_fpga_latency
Throughput,414.9377593361,catapult,LUT,43019,catapult_fpga_latency
Throughput,414.9377593361,catapult,FF,8641,catapult_fpga_latency
Throughput,414.9377593361,catapult,DSP,0,catapult_fpga_latency
Throughput,414.9377593361,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,476.190476190476,catapult,CLB,8025,catapult_fpga_latency
Throughput,476.190476190476,catapult,LUT,44310,catapult_fpga_latency
Throughput,476.190476190476,catapult,FF,8947,catapult_fpga_latency
Throughput,476.190476190476,catapult,DSP,0,catapult_fpga_latency
Throughput,476.190476190476,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.277535780958,catapult,CLB,8509,catapult_fpga_latency
Throughput,622.277535780958,catapult,LUT,45946,catapult_fpga_latency
Throughput,622.277535780958,catapult,FF,9848,catapult_fpga_latency
Throughput,622.277535780958,catapult,DSP,0,catapult_fpga_latency
Throughput,622.277535780958,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,563.69785794814,catapult,CLB,7987,catapult_fpga_latency
Throughput,563.69785794814,catapult,LUT,45028,catapult_fpga_latency
Throughput,563.69785794814,catapult,FF,9242,catapult_fpga_latency
Throughput,563.69785794814,catapult,DSP,0,catapult_fpga_latency
Throughput,563.69785794814,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,630.914826498423,catapult,CLB,7064,catapult_fpga_latency
Throughput,630.914826498423,catapult,LUT,42978,catapult_fpga_latency
Throughput,630.914826498423,catapult,FF,8667,catapult_fpga_latency
Throughput,630.914826498423,catapult,DSP,0,catapult_fpga_latency
Throughput,630.914826498423,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,544.662309368192,catapult,CLB,7974,catapult_fpga_latency
Throughput,544.662309368192,catapult,LUT,43224,catapult_fpga_latency
Throughput,544.662309368192,catapult,FF,8786,catapult_fpga_latency
Throughput,544.662309368192,catapult,DSP,0,catapult_fpga_latency
Throughput,544.662309368192,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,563.380281690141,catapult,CLB,7476,catapult_fpga_latency
Throughput,563.380281690141,catapult,LUT,43269,catapult_fpga_latency
Throughput,563.380281690141,catapult,FF,8778,catapult_fpga_latency
Throughput,563.380281690141,catapult,DSP,0,catapult_fpga_latency
Throughput,563.380281690141,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.02166064982,catapult,CLB,7747,catapult_fpga_latency
Throughput,722.02166064982,catapult,LUT,43678,catapult_fpga_latency
Throughput,722.02166064982,catapult,FF,8801,catapult_fpga_latency
Throughput,722.02166064982,catapult,DSP,0,catapult_fpga_latency
Throughput,722.02166064982,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,704.225352112676,catapult,CLB,7701,catapult_fpga_latency
Throughput,704.225352112676,catapult,LUT,42942,catapult_fpga_latency
Throughput,704.225352112676,catapult,FF,8677,catapult_fpga_latency
Throughput,704.225352112676,catapult,DSP,0,catapult_fpga_latency
Throughput,704.225352112676,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,673.400673400673,catapult,CLB,7087,catapult_fpga_latency
Throughput,673.400673400673,catapult,LUT,42973,catapult_fpga_latency
Throughput,673.400673400673,catapult,FF,8712,catapult_fpga_latency
Throughput,673.400673400673,catapult,DSP,0,catapult_fpga_latency
Throughput,673.400673400673,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,739.09830007391,catapult,CLB,8146,catapult_fpga_latency
Throughput,739.09830007391,catapult,LUT,46093,catapult_fpga_latency
Throughput,739.09830007391,catapult,FF,9502,catapult_fpga_latency
Throughput,739.09830007391,catapult,DSP,0,catapult_fpga_latency
Throughput,739.09830007391,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,768.639508070715,catapult,CLB,7188,catapult_fpga_latency
Throughput,768.639508070715,catapult,LUT,43144,catapult_fpga_latency
Throughput,768.639508070715,catapult,FF,8738,catapult_fpga_latency
Throughput,768.639508070715,catapult,DSP,0,catapult_fpga_latency
Throughput,768.639508070715,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,560.538116591928,catapult,CLB,9320,catapult_fpga_latency
Throughput,560.538116591928,catapult,LUT,53099,catapult_fpga_latency
Throughput,560.538116591928,catapult,FF,8668,catapult_fpga_latency
Throughput,560.538116591928,catapult,DSP,0,catapult_fpga_latency
Throughput,560.538116591928,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,694.444444444444,catapult,CLB,7031,catapult_fpga_latency
Throughput,694.444444444444,catapult,LUT,42809,catapult_fpga_latency
Throughput,694.444444444444,catapult,FF,8635,catapult_fpga_latency
Throughput,694.444444444444,catapult,DSP,0,catapult_fpga_latency
Throughput,694.444444444444,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,660.501981505945,catapult,CLB,7490,catapult_fpga_latency
Throughput,660.501981505945,catapult,LUT,44959,catapult_fpga_latency
Throughput,660.501981505945,catapult,FF,9077,catapult_fpga_latency
Throughput,660.501981505945,catapult,DSP,0,catapult_fpga_latency
Throughput,660.501981505945,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,426.803243704652,catapult,CLB,7580,catapult_fpga_latency
Throughput,426.803243704652,catapult,LUT,45457,catapult_fpga_latency
Throughput,426.803243704652,catapult,FF,9390,catapult_fpga_latency
Throughput,426.803243704652,catapult,DSP,0,catapult_fpga_latency
Throughput,426.803243704652,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,413.052457662123,catapult,CLB,7386,catapult_fpga_latency
Throughput,413.052457662123,catapult,LUT,43747,catapult_fpga_latency
Throughput,413.052457662123,catapult,FF,8769,catapult_fpga_latency
Throughput,413.052457662123,catapult,DSP,0,catapult_fpga_latency
Throughput,413.052457662123,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,414.9377593361,catapult,CLB,7056,catapult_fpga_latency
Throughput,414.9377593361,catapult,LUT,43019,catapult_fpga_latency
Throughput,414.9377593361,catapult,FF,8641,catapult_fpga_latency
Throughput,414.9377593361,catapult,DSP,0,catapult_fpga_latency
Throughput,414.9377593361,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,407.166123778502,catapult,CLB,7057,catapult_fpga_latency
Throughput,407.166123778502,catapult,LUT,42837,catapult_fpga_latency
Throughput,407.166123778502,catapult,FF,8592,catapult_fpga_latency
Throughput,407.166123778502,catapult,DSP,0,catapult_fpga_latency
Throughput,407.166123778502,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,433.275563258232,catapult,CLB,7551,catapult_fpga_latency
Throughput,433.275563258232,catapult,LUT,42730,catapult_fpga_latency
Throughput,433.275563258232,catapult,FF,8570,catapult_fpga_latency
Throughput,433.275563258232,catapult,DSP,0,catapult_fpga_latency
Throughput,433.275563258232,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,488.758553274682,catapult,CLB,7618,catapult_fpga_latency
Throughput,488.758553274682,catapult,LUT,45009,catapult_fpga_latency
Throughput,488.758553274682,catapult,FF,9379,catapult_fpga_latency
Throughput,488.758553274682,catapult,DSP,0,catapult_fpga_latency
Throughput,488.758553274682,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,470.809792843691,catapult,CLB,7708,catapult_fpga_latency
Throughput,470.809792843691,catapult,LUT,43723,catapult_fpga_latency
Throughput,470.809792843691,catapult,FF,8961,catapult_fpga_latency
Throughput,470.809792843691,catapult,DSP,0,catapult_fpga_latency
Throughput,470.809792843691,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,515.198351365276,catapult,CLB,7748,catapult_fpga_latency
Throughput,515.198351365276,catapult,LUT,43229,catapult_fpga_latency
Throughput,515.198351365276,catapult,FF,8754,catapult_fpga_latency
Throughput,515.198351365276,catapult,DSP,0,catapult_fpga_latency
Throughput,515.198351365276,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,487.804878048781,catapult,CLB,7435,catapult_fpga_latency
Throughput,487.804878048781,catapult,LUT,42921,catapult_fpga_latency
Throughput,487.804878048781,catapult,FF,8638,catapult_fpga_latency
Throughput,487.804878048781,catapult,DSP,0,catapult_fpga_latency
Throughput,487.804878048781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,505.816894284269,catapult,CLB,7409,catapult_fpga_latency
Throughput,505.816894284269,catapult,LUT,42759,catapult_fpga_latency
Throughput,505.816894284269,catapult,FF,8563,catapult_fpga_latency
Throughput,505.816894284269,catapult,DSP,0,catapult_fpga_latency
Throughput,505.816894284269,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,475.737392959087,catapult,CLB,7555,catapult_fpga_latency
Throughput,475.737392959087,catapult,LUT,42728,catapult_fpga_latency
Throughput,475.737392959087,catapult,FF,8539,catapult_fpga_latency
Throughput,475.737392959087,catapult,DSP,0,catapult_fpga_latency
Throughput,475.737392959087,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,546.149645002731,catapult,CLB,8297,catapult_fpga_latency
Throughput,546.149645002731,catapult,LUT,46241,catapult_fpga_latency
Throughput,546.149645002731,catapult,FF,9867,catapult_fpga_latency
Throughput,546.149645002731,catapult,DSP,0,catapult_fpga_latency
Throughput,546.149645002731,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,491.400491400492,catapult,CLB,7104,catapult_fpga_latency
Throughput,491.400491400492,catapult,LUT,42875,catapult_fpga_latency
Throughput,491.400491400492,catapult,FF,8666,catapult_fpga_latency
Throughput,491.400491400492,catapult,DSP,0,catapult_fpga_latency
Throughput,491.400491400492,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,527.426160337553,catapult,CLB,7737,catapult_fpga_latency
Throughput,527.426160337553,catapult,LUT,45512,catapult_fpga_latency
Throughput,527.426160337553,catapult,FF,9366,catapult_fpga_latency
Throughput,527.426160337553,catapult,DSP,0,catapult_fpga_latency
Throughput,527.426160337553,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,489.476260401371,catapult,CLB,7524,catapult_fpga_latency
Throughput,489.476260401371,catapult,LUT,42804,catapult_fpga_latency
Throughput,489.476260401371,catapult,FF,8576,catapult_fpga_latency
Throughput,489.476260401371,catapult,DSP,0,catapult_fpga_latency
Throughput,489.476260401371,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,491.642084562439,catapult,CLB,7504,catapult_fpga_latency
Throughput,491.642084562439,catapult,LUT,42764,catapult_fpga_latency
Throughput,491.642084562439,catapult,FF,8550,catapult_fpga_latency
Throughput,491.642084562439,catapult,DSP,0,catapult_fpga_latency
Throughput,491.642084562439,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,8050,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,45236,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9361,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,604.59492140266,catapult,CLB,7518,catapult_fpga_latency
Throughput,604.59492140266,catapult,LUT,43897,catapult_fpga_latency
Throughput,604.59492140266,catapult,FF,8944,catapult_fpga_latency
Throughput,604.59492140266,catapult,DSP,0,catapult_fpga_latency
Throughput,604.59492140266,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,570.776255707763,catapult,CLB,7525,catapult_fpga_latency
Throughput,570.776255707763,catapult,LUT,43303,catapult_fpga_latency
Throughput,570.776255707763,catapult,FF,8733,catapult_fpga_latency
Throughput,570.776255707763,catapult,DSP,0,catapult_fpga_latency
Throughput,570.776255707763,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,609.38452163315,catapult,CLB,7154,catapult_fpga_latency
Throughput,609.38452163315,catapult,LUT,42757,catapult_fpga_latency
Throughput,609.38452163315,catapult,FF,8546,catapult_fpga_latency
Throughput,609.38452163315,catapult,DSP,0,catapult_fpga_latency
Throughput,609.38452163315,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,627.746390458255,catapult,CLB,7071,catapult_fpga_latency
Throughput,627.746390458255,catapult,LUT,42887,catapult_fpga_latency
Throughput,627.746390458255,catapult,FF,8644,catapult_fpga_latency
Throughput,627.746390458255,catapult,DSP,0,catapult_fpga_latency
Throughput,627.746390458255,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,732.600732600733,catapult,CLB,8201,catapult_fpga_latency
Throughput,732.600732600733,catapult,LUT,43746,catapult_fpga_latency
Throughput,732.600732600733,catapult,FF,8972,catapult_fpga_latency
Throughput,732.600732600733,catapult,DSP,0,catapult_fpga_latency
Throughput,732.600732600733,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.147812971342,catapult,CLB,7463,catapult_fpga_latency
Throughput,754.147812971342,catapult,LUT,43134,catapult_fpga_latency
Throughput,754.147812971342,catapult,FF,8677,catapult_fpga_latency
Throughput,754.147812971342,catapult,DSP,0,catapult_fpga_latency
Throughput,754.147812971342,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,742.942050520059,catapult,CLB,7527,catapult_fpga_latency
Throughput,742.942050520059,catapult,LUT,42877,catapult_fpga_latency
Throughput,742.942050520059,catapult,FF,8628,catapult_fpga_latency
Throughput,742.942050520059,catapult,DSP,0,catapult_fpga_latency
Throughput,742.942050520059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,569.476082004556,catapult,CLB,8008,catapult_fpga_latency
Throughput,569.476082004556,catapult,LUT,45006,catapult_fpga_latency
Throughput,569.476082004556,catapult,FF,9414,catapult_fpga_latency
Throughput,569.476082004556,catapult,DSP,0,catapult_fpga_latency
Throughput,569.476082004556,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,537.634408602151,catapult,CLB,7833,catapult_fpga_latency
Throughput,537.634408602151,catapult,LUT,43729,catapult_fpga_latency
Throughput,537.634408602151,catapult,FF,9000,catapult_fpga_latency
Throughput,537.634408602151,catapult,DSP,0,catapult_fpga_latency
Throughput,537.634408602151,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,547.345374931582,catapult,CLB,7401,catapult_fpga_latency
Throughput,547.345374931582,catapult,LUT,42985,catapult_fpga_latency
Throughput,547.345374931582,catapult,FF,8673,catapult_fpga_latency
Throughput,547.345374931582,catapult,DSP,0,catapult_fpga_latency
Throughput,547.345374931582,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,542.888165038002,catapult,CLB,7074,catapult_fpga_latency
Throughput,542.888165038002,catapult,LUT,42891,catapult_fpga_latency
Throughput,542.888165038002,catapult,FF,8624,catapult_fpga_latency
Throughput,542.888165038002,catapult,DSP,0,catapult_fpga_latency
Throughput,542.888165038002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7424,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42795,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8601,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.471810089021,catapult,CLB,7793,catapult_fpga_latency
Throughput,593.471810089021,catapult,LUT,46304,catapult_fpga_latency
Throughput,593.471810089021,catapult,FF,9877,catapult_fpga_latency
Throughput,593.471810089021,catapult,DSP,0,catapult_fpga_latency
Throughput,593.471810089021,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,600.961538461538,catapult,CLB,7684,catapult_fpga_latency
Throughput,600.961538461538,catapult,LUT,43672,catapult_fpga_latency
Throughput,600.961538461538,catapult,FF,8958,catapult_fpga_latency
Throughput,600.961538461538,catapult,DSP,0,catapult_fpga_latency
Throughput,600.961538461538,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.928150765607,catapult,CLB,7036,catapult_fpga_latency
Throughput,588.928150765607,catapult,LUT,43036,catapult_fpga_latency
Throughput,588.928150765607,catapult,FF,8697,catapult_fpga_latency
Throughput,588.928150765607,catapult,DSP,0,catapult_fpga_latency
Throughput,588.928150765607,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7909,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,43948,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8994,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.072176949942,catapult,CLB,8295,catapult_fpga_latency
Throughput,582.072176949942,catapult,LUT,45033,catapult_fpga_latency
Throughput,582.072176949942,catapult,FF,9463,catapult_fpga_latency
Throughput,582.072176949942,catapult,DSP,0,catapult_fpga_latency
Throughput,582.072176949942,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,625,catapult,CLB,7526,catapult_fpga_latency
Throughput,625,catapult,LUT,43681,catapult_fpga_latency
Throughput,625,catapult,FF,8973,catapult_fpga_latency
Throughput,625,catapult,DSP,0,catapult_fpga_latency
Throughput,625,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,693.962526023595,catapult,CLB,7301,catapult_fpga_latency
Throughput,693.962526023595,catapult,LUT,43214,catapult_fpga_latency
Throughput,693.962526023595,catapult,FF,8792,catapult_fpga_latency
Throughput,693.962526023595,catapult,DSP,0,catapult_fpga_latency
Throughput,693.962526023595,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,682.59385665529,catapult,CLB,7401,catapult_fpga_latency
Throughput,682.59385665529,catapult,LUT,44000,catapult_fpga_latency
Throughput,682.59385665529,catapult,FF,8690,catapult_fpga_latency
Throughput,682.59385665529,catapult,DSP,0,catapult_fpga_latency
Throughput,682.59385665529,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,727.272727272727,catapult,CLB,7656,catapult_fpga_latency
Throughput,727.272727272727,catapult,LUT,43488,catapult_fpga_latency
Throughput,727.272727272727,catapult,FF,8845,catapult_fpga_latency
Throughput,727.272727272727,catapult,DSP,0,catapult_fpga_latency
Throughput,727.272727272727,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,714.796283059328,catapult,CLB,7552,catapult_fpga_latency
Throughput,714.796283059328,catapult,LUT,42905,catapult_fpga_latency
Throughput,714.796283059328,catapult,FF,8677,catapult_fpga_latency
Throughput,714.796283059328,catapult,DSP,0,catapult_fpga_latency
Throughput,714.796283059328,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,764.525993883792,catapult,CLB,7506,catapult_fpga_latency
Throughput,764.525993883792,catapult,LUT,42785,catapult_fpga_latency
Throughput,764.525993883792,catapult,FF,8659,catapult_fpga_latency
Throughput,764.525993883792,catapult,DSP,0,catapult_fpga_latency
Throughput,764.525993883792,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,618.811881188119,catapult,CLB,7609,catapult_fpga_latency
Throughput,618.811881188119,catapult,LUT,44082,catapult_fpga_latency
Throughput,618.811881188119,catapult,FF,9065,catapult_fpga_latency
Throughput,618.811881188119,catapult,DSP,0,catapult_fpga_latency
Throughput,618.811881188119,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,604.229607250755,catapult,CLB,7117,catapult_fpga_latency
Throughput,604.229607250755,catapult,LUT,43153,catapult_fpga_latency
Throughput,604.229607250755,catapult,FF,8738,catapult_fpga_latency
Throughput,604.229607250755,catapult,DSP,0,catapult_fpga_latency
Throughput,604.229607250755,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,588.235294117647,catapult,CLB,7191,catapult_fpga_latency
Throughput,588.235294117647,catapult,LUT,43041,catapult_fpga_latency
Throughput,588.235294117647,catapult,FF,8682,catapult_fpga_latency
Throughput,588.235294117647,catapult,DSP,0,catapult_fpga_latency
Throughput,588.235294117647,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,605.326876513317,catapult,CLB,7865,catapult_fpga_latency
Throughput,605.326876513317,catapult,LUT,43871,catapult_fpga_latency
Throughput,605.326876513317,catapult,FF,8927,catapult_fpga_latency
Throughput,605.326876513317,catapult,DSP,0,catapult_fpga_latency
Throughput,605.326876513317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,624.219725343321,catapult,CLB,7463,catapult_fpga_latency
Throughput,624.219725343321,catapult,LUT,43781,catapult_fpga_latency
Throughput,624.219725343321,catapult,FF,8753,catapult_fpga_latency
Throughput,624.219725343321,catapult,DSP,0,catapult_fpga_latency
Throughput,624.219725343321,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,559.284116331096,catapult,CLB,9306,catapult_fpga_latency
Throughput,559.284116331096,catapult,LUT,52931,catapult_fpga_latency
Throughput,559.284116331096,catapult,FF,8644,catapult_fpga_latency
Throughput,559.284116331096,catapult,DSP,0,catapult_fpga_latency
Throughput,559.284116331096,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,735.294117647059,catapult,CLB,7679,catapult_fpga_latency
Throughput,735.294117647059,catapult,LUT,45471,catapult_fpga_latency
Throughput,735.294117647059,catapult,FF,9463,catapult_fpga_latency
Throughput,735.294117647059,catapult,DSP,0,catapult_fpga_latency
Throughput,735.294117647059,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7769,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,44331,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,9029,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,754.716981132076,catapult,CLB,7255,catapult_fpga_latency
Throughput,754.716981132076,catapult,LUT,43299,catapult_fpga_latency
Throughput,754.716981132076,catapult,FF,8821,catapult_fpga_latency
Throughput,754.716981132076,catapult,DSP,0,catapult_fpga_latency
Throughput,754.716981132076,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7603,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42976,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8710,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,809.716599190283,catapult,CLB,7052,catapult_fpga_latency
Throughput,809.716599190283,catapult,LUT,42771,catapult_fpga_latency
Throughput,809.716599190283,catapult,FF,8650,catapult_fpga_latency
Throughput,809.716599190283,catapult,DSP,0,catapult_fpga_latency
Throughput,809.716599190283,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,762.7765064836,catapult,CLB,7454,catapult_fpga_latency
Throughput,762.7765064836,catapult,LUT,42742,catapult_fpga_latency
Throughput,762.7765064836,catapult,FF,8634,catapult_fpga_latency
Throughput,762.7765064836,catapult,DSP,0,catapult_fpga_latency
Throughput,762.7765064836,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1131.22171945701,catapult,CLB,7623,catapult_fpga_latency
Throughput,1131.22171945701,catapult,LUT,44656,catapult_fpga_latency
Throughput,1131.22171945701,catapult,FF,9261,catapult_fpga_latency
Throughput,1131.22171945701,catapult,DSP,0,catapult_fpga_latency
Throughput,1131.22171945701,catapult,BRAM,33.5,catapult_fpga_latency
Throughput,1010.10101010101,catapult,CLB,8060,catapult_fpga_latency
Throughput,1010.10101010101,catapult,LUT,43179,catapult_fpga_latency
Throughput,1010.10101010101,catapult,FF,8711,catapult_fpga_latency
Throughput,1010.10101010101,catapult,DSP,0,catapult_fpga_latency
Throughput,1010.10101010101,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1009.08173562059,catapult,CLB,7619,catapult_fpga_latency
Throughput,1009.08173562059,catapult,LUT,42852,catapult_fpga_latency
Throughput,1009.08173562059,catapult,FF,8579,catapult_fpga_latency
Throughput,1009.08173562059,catapult,DSP,0,catapult_fpga_latency
Throughput,1009.08173562059,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1079.91360691145,catapult,CLB,7491,catapult_fpga_latency
Throughput,1079.91360691145,catapult,LUT,42764,catapult_fpga_latency
Throughput,1079.91360691145,catapult,FF,8557,catapult_fpga_latency
Throughput,1079.91360691145,catapult,DSP,0,catapult_fpga_latency
Throughput,1079.91360691145,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,558.347292015634,catapult,CLB,7088,catapult_fpga_latency
Throughput,558.347292015634,catapult,LUT,42993,catapult_fpga_latency
Throughput,558.347292015634,catapult,FF,8787,catapult_fpga_latency
Throughput,558.347292015634,catapult,DSP,0,catapult_fpga_latency
Throughput,558.347292015634,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,646.830530401035,catapult,CLB,7389,catapult_fpga_latency
Throughput,646.830530401035,catapult,LUT,44236,catapult_fpga_latency
Throughput,646.830530401035,catapult,FF,9082,catapult_fpga_latency
Throughput,646.830530401035,catapult,DSP,0,catapult_fpga_latency
Throughput,646.830530401035,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,618.046971569839,catapult,CLB,7953,catapult_fpga_latency
Throughput,618.046971569839,catapult,LUT,43860,catapult_fpga_latency
Throughput,618.046971569839,catapult,FF,8879,catapult_fpga_latency
Throughput,618.046971569839,catapult,DSP,0,catapult_fpga_latency
Throughput,618.046971569839,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,7110,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42926,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8697,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,668.896321070234,catapult,CLB,7308,catapult_fpga_latency
Throughput,668.896321070234,catapult,LUT,42860,catapult_fpga_latency
Throughput,668.896321070234,catapult,FF,8681,catapult_fpga_latency
Throughput,668.896321070234,catapult,DSP,0,catapult_fpga_latency
Throughput,668.896321070234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1017.29399796541,catapult,CLB,7832,catapult_fpga_latency
Throughput,1017.29399796541,catapult,LUT,43928,catapult_fpga_latency
Throughput,1017.29399796541,catapult,FF,9052,catapult_fpga_latency
Throughput,1017.29399796541,catapult,DSP,0,catapult_fpga_latency
Throughput,1017.29399796541,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1033.05785123967,catapult,CLB,7775,catapult_fpga_latency
Throughput,1033.05785123967,catapult,LUT,43689,catapult_fpga_latency
Throughput,1033.05785123967,catapult,FF,8850,catapult_fpga_latency
Throughput,1033.05785123967,catapult,DSP,0,catapult_fpga_latency
Throughput,1033.05785123967,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1018.3299389002,catapult,CLB,7110,catapult_fpga_latency
Throughput,1018.3299389002,catapult,LUT,43069,catapult_fpga_latency
Throughput,1018.3299389002,catapult,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002,catapult,DSP,0,catapult_fpga_latency
Throughput,1018.3299389002,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,599.161174355902,catapult,CLB,7629,catapult_fpga_latency
Throughput,599.161174355902,catapult,LUT,45698,catapult_fpga_latency
Throughput,599.161174355902,catapult,FF,9384,catapult_fpga_latency
Throughput,599.161174355902,catapult,DSP,0,catapult_fpga_latency
Throughput,599.161174355902,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,567.85917092561,catapult,CLB,9443,catapult_fpga_latency
Throughput,567.85917092561,catapult,LUT,53335,catapult_fpga_latency
Throughput,567.85917092561,catapult,FF,8899,catapult_fpga_latency
Throughput,567.85917092561,catapult,DSP,0,catapult_fpga_latency
Throughput,567.85917092561,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,645.994832041344,catapult,CLB,7375,catapult_fpga_latency
Throughput,645.994832041344,catapult,LUT,44296,catapult_fpga_latency
Throughput,645.994832041344,catapult,FF,8816,catapult_fpga_latency
Throughput,645.994832041344,catapult,DSP,0,catapult_fpga_latency
Throughput,645.994832041344,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,650.195058517555,catapult,CLB,7379,catapult_fpga_latency
Throughput,650.195058517555,catapult,LUT,44218,catapult_fpga_latency
Throughput,650.195058517555,catapult,FF,8792,catapult_fpga_latency
Throughput,650.195058517555,catapult,DSP,0,catapult_fpga_latency
Throughput,650.195058517555,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.630606860158,catapult,CLB,7206,catapult_fpga_latency
Throughput,659.630606860158,catapult,LUT,42885,catapult_fpga_latency
Throughput,659.630606860158,catapult,FF,8637,catapult_fpga_latency
Throughput,659.630606860158,catapult,DSP,0,catapult_fpga_latency
Throughput,659.630606860158,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,642.6735218509,catapult,CLB,7141,catapult_fpga_latency
Throughput,642.6735218509,catapult,LUT,43037,catapult_fpga_latency
Throughput,642.6735218509,catapult,FF,8776,catapult_fpga_latency
Throughput,642.6735218509,catapult,DSP,0,catapult_fpga_latency
Throughput,642.6735218509,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,518.403317781234,catapult,CLB,7593,catapult_fpga_latency
Throughput,518.403317781234,catapult,LUT,42755,catapult_fpga_latency
Throughput,518.403317781234,catapult,FF,8548,catapult_fpga_latency
Throughput,518.403317781234,catapult,DSP,0,catapult_fpga_latency
Throughput,518.403317781234,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,543.183052688756,catapult,CLB,7128,catapult_fpga_latency
Throughput,543.183052688756,catapult,LUT,42754,catapult_fpga_latency
Throughput,543.183052688756,catapult,FF,8559,catapult_fpga_latency
Throughput,543.183052688756,catapult,DSP,0,catapult_fpga_latency
Throughput,543.183052688756,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7102,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,42802,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,8559,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,488.758553274682,catapult,CLB,7146,catapult_fpga_latency
Throughput,488.758553274682,catapult,LUT,42823,catapult_fpga_latency
Throughput,488.758553274682,catapult,FF,8654,catapult_fpga_latency
Throughput,488.758553274682,catapult,DSP,0,catapult_fpga_latency
Throughput,488.758553274682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7102,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,42802,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,8559,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,488.758553274682,catapult,CLB,7146,catapult_fpga_latency
Throughput,488.758553274682,catapult,LUT,42823,catapult_fpga_latency
Throughput,488.758553274682,catapult,FF,8654,catapult_fpga_latency
Throughput,488.758553274682,catapult,DSP,0,catapult_fpga_latency
Throughput,488.758553274682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,564.334085778781,catapult,CLB,7752,catapult_fpga_latency
Throughput,564.334085778781,catapult,LUT,42947,catapult_fpga_latency
Throughput,564.334085778781,catapult,FF,8663,catapult_fpga_latency
Throughput,564.334085778781,catapult,DSP,0,catapult_fpga_latency
Throughput,564.334085778781,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,506.072874493927,catapult,CLB,7597,catapult_fpga_latency
Throughput,506.072874493927,catapult,LUT,42753,catapult_fpga_latency
Throughput,506.072874493927,catapult,FF,8548,catapult_fpga_latency
Throughput,506.072874493927,catapult,DSP,0,catapult_fpga_latency
Throughput,506.072874493927,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,729.92700729927,catapult,CLB,7102,catapult_fpga_latency
Throughput,729.92700729927,catapult,LUT,42802,catapult_fpga_latency
Throughput,729.92700729927,catapult,FF,8559,catapult_fpga_latency
Throughput,729.92700729927,catapult,DSP,0,catapult_fpga_latency
Throughput,729.92700729927,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,642.6735218509,catapult,CLB,7141,catapult_fpga_latency
Throughput,642.6735218509,catapult,LUT,43037,catapult_fpga_latency
Throughput,642.6735218509,catapult,FF,8776,catapult_fpga_latency
Throughput,642.6735218509,catapult,DSP,0,catapult_fpga_latency
Throughput,642.6735218509,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,648.508430609598,catapult,CLB,7180,catapult_fpga_latency
Throughput,648.508430609598,catapult,LUT,42832,catapult_fpga_latency
Throughput,648.508430609598,catapult,FF,8536,catapult_fpga_latency
Throughput,648.508430609598,catapult,DSP,0,catapult_fpga_latency
Throughput,648.508430609598,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,634.920634920635,catapult,CLB,7085,catapult_fpga_latency
Throughput,634.920634920635,catapult,LUT,42700,catapult_fpga_latency
Throughput,634.920634920635,catapult,FF,8529,catapult_fpga_latency
Throughput,634.920634920635,catapult,DSP,0,catapult_fpga_latency
Throughput,634.920634920635,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,608.272506082725,catapult,CLB,7136,catapult_fpga_latency
Throughput,608.272506082725,catapult,LUT,42952,catapult_fpga_latency
Throughput,608.272506082725,catapult,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,DSP,0,catapult_fpga_latency
Throughput,608.272506082725,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,634.517766497462,catapult,CLB,7613,catapult_fpga_latency
Throughput,634.517766497462,catapult,LUT,42937,catapult_fpga_latency
Throughput,634.517766497462,catapult,FF,8641,catapult_fpga_latency
Throughput,634.517766497462,catapult,DSP,0,catapult_fpga_latency
Throughput,634.517766497462,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,587.199060481503,catapult,CLB,7127,catapult_fpga_latency
Throughput,587.199060481503,catapult,LUT,42903,catapult_fpga_latency
Throughput,587.199060481503,catapult,FF,8666,catapult_fpga_latency
Throughput,587.199060481503,catapult,DSP,0,catapult_fpga_latency
Throughput,587.199060481503,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,648.508430609598,catapult,CLB,7180,catapult_fpga_latency
Throughput,648.508430609598,catapult,LUT,42832,catapult_fpga_latency
Throughput,648.508430609598,catapult,FF,8536,catapult_fpga_latency
Throughput,648.508430609598,catapult,DSP,0,catapult_fpga_latency
Throughput,648.508430609598,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7161,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42889,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8675,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,648.508430609598,catapult,CLB,7180,catapult_fpga_latency
Throughput,648.508430609598,catapult,LUT,42832,catapult_fpga_latency
Throughput,648.508430609598,catapult,FF,8536,catapult_fpga_latency
Throughput,648.508430609598,catapult,DSP,0,catapult_fpga_latency
Throughput,648.508430609598,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,760.456273764259,catapult,CLB,7524,catapult_fpga_latency
Throughput,760.456273764259,catapult,LUT,42775,catapult_fpga_latency
Throughput,760.456273764259,catapult,FF,8590,catapult_fpga_latency
Throughput,760.456273764259,catapult,DSP,0,catapult_fpga_latency
Throughput,760.456273764259,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,608.272506082725,catapult,CLB,7136,catapult_fpga_latency
Throughput,608.272506082725,catapult,LUT,42952,catapult_fpga_latency
Throughput,608.272506082725,catapult,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,DSP,0,catapult_fpga_latency
Throughput,608.272506082725,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.630606860158,catapult,CLB,7206,catapult_fpga_latency
Throughput,659.630606860158,catapult,LUT,42885,catapult_fpga_latency
Throughput,659.630606860158,catapult,FF,8637,catapult_fpga_latency
Throughput,659.630606860158,catapult,DSP,0,catapult_fpga_latency
Throughput,659.630606860158,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,683.994528043776,catapult,CLB,6985,catapult_fpga_latency
Throughput,683.994528043776,catapult,LUT,42892,catapult_fpga_latency
Throughput,683.994528043776,catapult,FF,8654,catapult_fpga_latency
Throughput,683.994528043776,catapult,DSP,0,catapult_fpga_latency
Throughput,683.994528043776,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,794.28117553614,catapult,CLB,7439,catapult_fpga_latency
Throughput,794.28117553614,catapult,LUT,42745,catapult_fpga_latency
Throughput,794.28117553614,catapult,FF,8593,catapult_fpga_latency
Throughput,794.28117553614,catapult,DSP,0,catapult_fpga_latency
Throughput,794.28117553614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1025.64102564103,catapult,CLB,7705,catapult_fpga_latency
Throughput,1025.64102564103,catapult,LUT,42792,catapult_fpga_latency
Throughput,1025.64102564103,catapult,FF,8554,catapult_fpga_latency
Throughput,1025.64102564103,catapult,DSP,0,catapult_fpga_latency
Throughput,1025.64102564103,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,695.410292072323,catapult,CLB,7330,catapult_fpga_latency
Throughput,695.410292072323,catapult,LUT,44125,catapult_fpga_latency
Throughput,695.410292072323,catapult,FF,8741,catapult_fpga_latency
Throughput,695.410292072323,catapult,DSP,0,catapult_fpga_latency
Throughput,695.410292072323,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.382538770821,catapult,CLB,7264,catapult_fpga_latency
Throughput,574.382538770821,catapult,LUT,42780,catapult_fpga_latency
Throughput,574.382538770821,catapult,FF,8563,catapult_fpga_latency
Throughput,574.382538770821,catapult,DSP,0,catapult_fpga_latency
Throughput,574.382538770821,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,536.768652710682,catapult,CLB,7135,catapult_fpga_latency
Throughput,536.768652710682,catapult,LUT,42822,catapult_fpga_latency
Throughput,536.768652710682,catapult,FF,8654,catapult_fpga_latency
Throughput,536.768652710682,catapult,DSP,0,catapult_fpga_latency
Throughput,536.768652710682,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,582.4111822947,catapult,CLB,7142,catapult_fpga_latency
Throughput,582.4111822947,catapult,LUT,42902,catapult_fpga_latency
Throughput,582.4111822947,catapult,FF,8666,catapult_fpga_latency
Throughput,582.4111822947,catapult,DSP,0,catapult_fpga_latency
Throughput,582.4111822947,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,490.677134445535,catapult,CLB,7495,catapult_fpga_latency
Throughput,490.677134445535,catapult,LUT,42735,catapult_fpga_latency
Throughput,490.677134445535,catapult,FF,8501,catapult_fpga_latency
Throughput,490.677134445535,catapult,DSP,0,catapult_fpga_latency
Throughput,490.677134445535,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,613.120784794605,catapult,CLB,7637,catapult_fpga_latency
Throughput,613.120784794605,catapult,LUT,42926,catapult_fpga_latency
Throughput,613.120784794605,catapult,FF,8613,catapult_fpga_latency
Throughput,613.120784794605,catapult,DSP,0,catapult_fpga_latency
Throughput,613.120784794605,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,574.712643678161,catapult,CLB,7657,catapult_fpga_latency
Throughput,574.712643678161,catapult,LUT,42896,catapult_fpga_latency
Throughput,574.712643678161,catapult,FF,8622,catapult_fpga_latency
Throughput,574.712643678161,catapult,DSP,0,catapult_fpga_latency
Throughput,574.712643678161,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,712.250712250712,catapult,CLB,7538,catapult_fpga_latency
Throughput,712.250712250712,catapult,LUT,42777,catapult_fpga_latency
Throughput,712.250712250712,catapult,FF,8590,catapult_fpga_latency
Throughput,712.250712250712,catapult,DSP,0,catapult_fpga_latency
Throughput,712.250712250712,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,667.556742323098,catapult,CLB,7612,catapult_fpga_latency
Throughput,667.556742323098,catapult,LUT,42868,catapult_fpga_latency
Throughput,667.556742323098,catapult,FF,8608,catapult_fpga_latency
Throughput,667.556742323098,catapult,DSP,0,catapult_fpga_latency
Throughput,667.556742323098,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,572.0823798627,catapult,CLB,7540,catapult_fpga_latency
Throughput,572.0823798627,catapult,LUT,42826,catapult_fpga_latency
Throughput,572.0823798627,catapult,FF,8571,catapult_fpga_latency
Throughput,572.0823798627,catapult,DSP,0,catapult_fpga_latency
Throughput,572.0823798627,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,607.533414337789,catapult,CLB,7124,catapult_fpga_latency
Throughput,607.533414337789,catapult,LUT,42951,catapult_fpga_latency
Throughput,607.533414337789,catapult,FF,8655,catapult_fpga_latency
Throughput,607.533414337789,catapult,DSP,0,catapult_fpga_latency
Throughput,607.533414337789,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.377025036819,catapult,CLB,7569,catapult_fpga_latency
Throughput,736.377025036819,catapult,LUT,42687,catapult_fpga_latency
Throughput,736.377025036819,catapult,FF,8562,catapult_fpga_latency
Throughput,736.377025036819,catapult,DSP,0,catapult_fpga_latency
Throughput,736.377025036819,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,679.809653297077,catapult,CLB,8003,catapult_fpga_latency
Throughput,679.809653297077,catapult,LUT,42740,catapult_fpga_latency
Throughput,679.809653297077,catapult,FF,8600,catapult_fpga_latency
Throughput,679.809653297077,catapult,DSP,0,catapult_fpga_latency
Throughput,679.809653297077,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,616.142945163278,catapult,CLB,7515,catapult_fpga_latency
Throughput,616.142945163278,catapult,LUT,42749,catapult_fpga_latency
Throughput,616.142945163278,catapult,FF,8553,catapult_fpga_latency
Throughput,616.142945163278,catapult,DSP,0,catapult_fpga_latency
Throughput,616.142945163278,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,670.241286863271,catapult,CLB,7212,catapult_fpga_latency
Throughput,670.241286863271,catapult,LUT,42885,catapult_fpga_latency
Throughput,670.241286863271,catapult,FF,8637,catapult_fpga_latency
Throughput,670.241286863271,catapult,DSP,0,catapult_fpga_latency
Throughput,670.241286863271,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,736.919675755343,catapult,CLB,7546,catapult_fpga_latency
Throughput,736.919675755343,catapult,LUT,42755,catapult_fpga_latency
Throughput,736.919675755343,catapult,FF,8613,catapult_fpga_latency
Throughput,736.919675755343,catapult,DSP,0,catapult_fpga_latency
Throughput,736.919675755343,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,629.326620516048,catapult,CLB,7413,catapult_fpga_latency
Throughput,629.326620516048,catapult,LUT,42800,catapult_fpga_latency
Throughput,629.326620516048,catapult,FF,8625,catapult_fpga_latency
Throughput,629.326620516048,catapult,DSP,0,catapult_fpga_latency
Throughput,629.326620516048,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,628.535512256443,catapult,CLB,9337,catapult_fpga_latency
Throughput,628.535512256443,catapult,LUT,52920,catapult_fpga_latency
Throughput,628.535512256443,catapult,FF,8634,catapult_fpga_latency
Throughput,628.535512256443,catapult,DSP,0,catapult_fpga_latency
Throughput,628.535512256443,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,651.465798045603,catapult,CLB,7412,catapult_fpga_latency
Throughput,651.465798045603,catapult,LUT,44235,catapult_fpga_latency
Throughput,651.465798045603,catapult,FF,8642,catapult_fpga_latency
Throughput,651.465798045603,catapult,DSP,0,catapult_fpga_latency
Throughput,651.465798045603,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,794.28117553614,catapult,CLB,7439,catapult_fpga_latency
Throughput,794.28117553614,catapult,LUT,42745,catapult_fpga_latency
Throughput,794.28117553614,catapult,FF,8593,catapult_fpga_latency
Throughput,794.28117553614,catapult,DSP,0,catapult_fpga_latency
Throughput,794.28117553614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1146.78899082569,catapult,CLB,7616,catapult_fpga_latency
Throughput,1146.78899082569,catapult,LUT,42768,catapult_fpga_latency
Throughput,1146.78899082569,catapult,FF,8547,catapult_fpga_latency
Throughput,1146.78899082569,catapult,DSP,0,catapult_fpga_latency
Throughput,1146.78899082569,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1008.06451612903,catapult,CLB,7715,catapult_fpga_latency
Throughput,1008.06451612903,catapult,LUT,42792,catapult_fpga_latency
Throughput,1008.06451612903,catapult,FF,8554,catapult_fpga_latency
Throughput,1008.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,1008.06451612903,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,614.250614250614,catapult,CLB,7087,catapult_fpga_latency
Throughput,614.250614250614,catapult,LUT,42901,catapult_fpga_latency
Throughput,614.250614250614,catapult,FF,8714,catapult_fpga_latency
Throughput,614.250614250614,catapult,DSP,0,catapult_fpga_latency
Throughput,614.250614250614,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,593.824228028504,catapult,CLB,7170,catapult_fpga_latency
Throughput,593.824228028504,catapult,LUT,43090,catapult_fpga_latency
Throughput,593.824228028504,catapult,FF,8739,catapult_fpga_latency
Throughput,593.824228028504,catapult,DSP,0,catapult_fpga_latency
Throughput,593.824228028504,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,690.131124913734,catapult,CLB,7034,catapult_fpga_latency
Throughput,690.131124913734,catapult,LUT,42808,catapult_fpga_latency
Throughput,690.131124913734,catapult,FF,8635,catapult_fpga_latency
Throughput,690.131124913734,catapult,DSP,0,catapult_fpga_latency
Throughput,690.131124913734,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1070.66381156317,catapult,CLB,7676,catapult_fpga_latency
Throughput,1070.66381156317,catapult,LUT,42831,catapult_fpga_latency
Throughput,1070.66381156317,catapult,FF,8620,catapult_fpga_latency
Throughput,1070.66381156317,catapult,DSP,0,catapult_fpga_latency
Throughput,1070.66381156317,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,1054.85232067511,catapult,CLB,7164,catapult_fpga_latency
Throughput,1054.85232067511,catapult,LUT,42898,catapult_fpga_latency
Throughput,1054.85232067511,catapult,FF,8638,catapult_fpga_latency
Throughput,1054.85232067511,catapult,DSP,0,catapult_fpga_latency
Throughput,1054.85232067511,catapult,BRAM,17.5,catapult_fpga_latency
Throughput,659.195781147001,catapult,CLB,7316,catapult_fpga_latency
Throughput,659.195781147001,catapult,LUT,44129,catapult_fpga_latency
Throughput,659.195781147001,catapult,FF,8741,catapult_fpga_latency
Throughput,659.195781147001,catapult,DSP,0,catapult_fpga_latency
Throughput,659.195781147001,catapult,BRAM,17.5,catapult_fpga_latency
