{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -0.230237,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.02399,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.33024,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.23807,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0784822,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.23807,
	"finish__design__instance__count__class:buffer": 124,
	"finish__design__instance__area__class:buffer": 198.436,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 38.304,
	"finish__design__instance__count__class:inverter": 198,
	"finish__design__instance__area__class:inverter": 116.242,
	"finish__design__instance__count__class:sequential_cell": 17,
	"finish__design__instance__area__class:sequential_cell": 99.484,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2350,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4460.55,
	"finish__design__instance__count": 2709,
	"finish__design__instance__area": 4913.02,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.341148,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0150993,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.297403,
	"finish__power__switching__total": 0.341276,
	"finish__power__leakage__total": 0.00012697,
	"finish__power__total": 0.638806,
	"finish__design__io": 27,
	"finish__design__die__area": 669288,
	"finish__design__core__area": 664763,
	"finish__design__instance__count": 5625,
	"finish__design__instance__area": 5688.68,
	"finish__design__instance__count__stdcell": 5625,
	"finish__design__instance__area__stdcell": 5688.68,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00855745,
	"finish__design__instance__utilization__stdcell": 0.00855745,
	"finish__design__rows": 582,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 582,
	"finish__design__sites": 2499108,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 2499108,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}