                                                                                              EVALUATION KIT AVAILABLE
MAX9240A                                    6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                          Coax or STP Cable with Line Fault Detect
General Description                                           Benefits and Features
The MAX9240A compact deserializer is designed to              ●● Ideal for Camera Applications
interface with a GMSL serializer over 50Ω coax or 100Ω           • Works with Low-Cost 50Ω Coax Cable and FAKRA
shielded twisted-pair (STP) cable. The device pairs with            Connectors or 100Ω STP
the MAX9271 or MAX9273 serializers.                              • Error Detection/Correction
The parallel output is programmable for single or double         • 9.6kbps to 1Mbps Control Channel in I2C-to-I2C
output. Double output strobes out half of a parallel word           Mode with Clock Stretch Capability
on each pixel clock cycle. Double output can be used with        • Best-in-Class Supply Current: 90mA (max)
GMSL serializers that have the double-input feature.             • Double-Rate Clock for Megapixel Cameras
                                                                 • Cable Equalization Allows 15m Cable at Full Speed
The device features an embedded control channel that             • 48-Pin (7mm x 7mm) TQFN-EP Package with
operates at 9.6kbps to 1Mbps. Using the control chan-               0.5mm Lead Pitch
nel, a microcontroller (µC) can program the serializer/
deserializer and peripheral device registers at any time,     ●● High-Speed Data Deserialization for Megapixel
independent of video timing. Two programmable GPIO               Cameras
ports and a continuously sampled GPI input are available.        • Up to 1.5Gbps Serial-Bit Rate with Single or 		
                                                                    Double Output: 6.25MHz to 100MHz Clock
For use with longer cables, the device has a program-
mable equalizer. Programmable spread spectrum is avail-       ●● Multiple Control-Channel Modes for System Flexibility
able on the parallel output. The serial input meets ISO          • 9.6kbps to 1Mbps Control Channel in UART-to-
10605 and IEC 61000-4-2 ESD standards. The core sup-                UART or UART-to-I2C Modes
ply range is 1.7V to 1.9V and the I/O supply range is 1.7V    ●● Reduces EMI and Shielding Requirements
to 3.6V. The device is available in a 48-pin (7mm x 7mm)         • Programmable Spread Spectrum on the Parallel
TQFN-EP package with 0.5mm lead pitch and operates                  Output Reduces EMI
over the -40°C to +105°C temperature range.                      • Tracks Spread Spectrum on Serial Input
                                                              ●● Peripheral Features for Camera Power-Up and
Applications                                                     Verification
●● Automotive Camera Systems                                     • Built-In PRBS Checker for BER Testing of the
                                                                    Serial Link
                                                                 • Fault Detection of Serial Link Shorted Together,
                                                                    to Ground, to Battery, or Open
                                                                 • Two GPIO Ports
                                                                 • Dedicated “Up/Down” GPI for Camera Frame Sync
                                                                    Trigger and Other Uses
Ordering Information appears at end of data sheet.               • Remote/Local Wake-Up from Sleep Mode
                                                              ●● Meets Rigorous Automotive and Industrial
Typical Application Circuit appears at end of data sheet.        Requirements
                                                                 • -40°C to +105°C Operating Temperature
                                                                 • ±10kV Contact and ±15kV Air IEC 61000-4-2 ESD
                                                                    Protection
                                                                 • ±10kV Contact and ±30kV Air ISO 10605 ESD
                                                                    Protection
19-7319; Rev 1; 8/15


MAX9240A                                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                     Coax or STP Cable with Line Fault Detect
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21
   Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   Data-Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   Control Channel and
   Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   UART Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
       Interfacing Command-Byte-Only
       I2C Devices with UART  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
       UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
       START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
       Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
       Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
       Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
       Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
       I2C Communication with Remote-Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Control-Channel Broadcast Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   PRBS Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 2


MAX9240A                                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                     Coax or STP Cable with Line Fault Detect
                                             TABLE OF CONTENTS (continued)
   Manual Programming
   of the Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Additional Error Detection and Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
       Cyclic Redundancy Check (CRC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
       Hamming Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   HS/VS Encoding and/or Tracking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Serial Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Coax-Mode Splitter  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Cable Type Configuration Input (CX/TP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
   Error Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   ERR Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Autoerror Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Fast Detection of
   Loss-of-Synchronization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
   Providing a Frame Sync
   (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Software Programming
   of the Device Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Three-Level Configuration Inputs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Compatibility with other GMSL Devices  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Staggered Parallel Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
   Local Control-Channel Enable (LCCEN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   Line-Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 3


MAX9240A                                                      6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                  Coax or STP Cable with Line Fault Detect
                                           TABLE OF CONTENTS (continued)
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
                                                               LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 4. Line Fault . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 3. Test Circuit for Single-Ended Input Measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 5. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 6. Parallel Clock Output High and Low Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 7. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 8. Output Rise-and-Fall Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 9. Deserializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 10. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 11. Lock Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 12. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 13. Single-Output Waveform (Serializer Using Single Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 14. Single-Output Waveform (Serializer Using Double Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 15. Double-Output Waveform (Serializer Using Single Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 16. Double-Output Waveform (Serializer Using Double Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 17. Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 18. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 19. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 20. SYNC Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 21. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 22. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0) . . . . . . . . 28
Figure 23. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 28
Figure 24. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 25. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 26. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 27. Slave Address  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 4


MAX9240A                                                  6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                              Coax or STP Cable with Line Fault Detect
                                            LIST OF FIGURES (continued)
Figure 28. Format for I2C Write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 29. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 30. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 31. 2:1 Coax-Mode Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 32. Coax-Mode Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 33. State Diagram, Remote Microcontroller Application . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 34. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 35 IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 36. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
                                                            LIST OF TABLES
Table 1. Output Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 2. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 3. I2C Bit-Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 4. Cable Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 5. Parallel Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 6. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 7. Configuration Input Map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 8. Startup Procedure for Video-Display Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 9. Startup Procedure for Image-Sensing Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 10. MAX9240A Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Table 11. Staggered Output Delay  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 12. Double-Function Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 13. Line Fault Mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Table 14. Typical Power-Supply Currents (Using Worst-Case Input Pattern)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 15. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 16. Register Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 5


MAX9240A                                                                 6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                               Coax or STP Cable with Line Fault Detect
Absolute Maximum Ratings*
AVDD to EP.............................................................-0.5V to +1.9V                 Continuous Power Dissipation (TA = +70°C)
DVDD to EP...........................................................-0.5V to +1.9V                       TQFN (derate 40mW/°C above +70°C).....................3200mW
IOVDD to EP..........................................................-0.5V to +3.9V                   Junction Temperature......................................................+150°C
IN+, IN- to EP.........................................................-0.5V to +1.9V                 Operating Temperature Range......................... -40°C to +105°C
LMN_ TO EP (15mA current limit).........................-0.5V to +3.9V                                Storage Temperature Range............................. -65°C to +150°C
All other pins to EP................................-0.5V to (VIOVDD + 0.5V)                          Lead Temperature (soldering, 10s).................................+300°C
IN+, IN- short circuit to ground or supply .................Continuous                                Soldering Temperature (reflow).......................................+260°C
*EP is connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 1)
TQFN
    Junction-to-Ambient Thermal Resistance (θJA)...........25°C/W                                         Junction-to-Case Thermal Resistance (θJC)..................1°C/W
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
               board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)(Note 2)
                  PARAMETER                         SYMBOL                                    CONDITIONS                                     MIN           TYP           MAX        UNITS
 SINGLE-ENDED INPUTS (I2CSEL, LCCEN, GPI, PWDN, MS/HVEN)
                                                                                                                                            0.65 x
 High-Level Input Voltage                               VIH1                                                                                                                           V
                                                                                                                                           VIOVDD
                                                                                                                                                                        0.35 x
 Low-Level Input Voltage                                VIL1                                                                                                                           V
                                                                                                                                                                      VIOVDD
 Input Current                                          IIN1          VIN = 0V to VIOVDD                                                      -10                         +20         µA
 THREE-LEVEL LOGIC INPUTS (CX/TP)
                                                                                                                                              0.7 x
 High-Level Input Voltage                                VIH                                                                                                                           V
                                                                                                                                            VIOVDD
                                                                                                                                                                        0.3 x
 Low-Level Input Voltage                                 VIL                                                                                                                           V
                                                                                                                                                                      VIOVDD
 Mid-Level Input Current                                IINM         (Note 3)                                                                 -10                         +10         µA
 Input Current                                           IIN                                                                                 -150                        +150         µA
 SINGLE-ENDED OUTPUTS (DOUT_, PCLKOUT)
                                                                                                                                           VIOVDD
                                                                                                         DCS = 0
                                                                                                                                             - 0.3
 High-Level Output Voltage                             VOH1           IOUT = -2mA                                                                                                      V
                                                                                                                                           VIOVDD
                                                                                                         DCS = 1
                                                                                                                                             - 0.2
                                                                                                         DCS = 0                                                          0.3
 Low-Level Output Voltage                              VOL1           IOUT = 2mA                                                                                                       V
                                                                                                         DCS = 1                                                          0.2
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 6


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                              Coax or STP Cable with Line Fault Detect
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)(Note 2)
            PARAMETER              SYMBOL                     CONDITIONS                     MIN     TYP      MAX      UNITS
                                                          VO = 0V,   VIOVDD = 3.0V to 3.6V     15      25       39
                                                          DCS = 0    VIOVDD = 1.7V to 1.9V      3       7       13
                                               DOUT_
                                                          VO = 0V,   VIOVDD = 3.0V to 3.6V     20      35       63
                                                          DCS = 1    VIOVDD = 1.7V to 1.9V      5      10       21
 Output Short-Circuit Current         IOS                                                                                mA
                                                          VO = 0V,   VIOVDD = 3.0V to 3.6V     15      33       50
                                                          DCS = 0    VIOVDD = 1.7V to 1.9V      5      10       17
                                               PCLKOUT
                                                          VO = 0V,   VIOVDD = 3.0V to 3.6V     30      54       97
                                                          DCS = 1    VIOVDD = 1.7V to 1.9V      9      16       32
 OPEN-DRAIN INPUTS/OUTPUTS (GPIO0/DBL, GPIO1/BWS, RX/SDA/EDC, TX/SCL/ES, ERR, LOCK, LFLT)
                                                                                              0.7 x
 High-Level Input Voltage            VIH2                                                                                 V
                                                                                            VIOVDD
                                                                                                              0.3 x
 Low-Level Input Voltage              VIL2                                                                                V
                                                                                                            VIOVDD
                                                                RX/SDA, TX/SCL               -110               +5
 Input Current                        IIN2     (Note 4)         LOCK, ERR, GPIO_, LFLT        -80               +5       µA
                                                                DBL, BWS, EDC, ES             -10              +20
                                                                VIOVDD = 1.7V to 1.9V                          0.4
 Low-Level Output Voltage            VOL2      IOUT = 3mA                                                                 V
                                                                VIOVDD = 3.0V to 3.6V                          0.3
 OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)
 Differential High Output Peak
                                     VROH      No high-speed data transmission (Figure 1)      30               60       mV
 Voltage, (VIN+) - (VIN-)
 Differential Low Output Peak
                                     VROL      No high-speed data transmission (Figure 1)     -60              -30       mV
 Voltage, (VIN+) - (VIN-)
 DIFFERENTIAL INPUTS (IN+, IN-)
                                                           Activity detector, medium
                                                                                                                60
 Differential High Input Threshold                         threshold (0x22 D[6:5] = 01)
                                    VIDH(P)    (Figure 2)                                                                mV
 (Peak) Voltage, (VIN+) - (VIN-)                           Activity detector,
                                                                                                                45
                                                           low threshold (0x22 D[6:5] = 00)
                                                           Activity detector, medium
                                                                                              -60
 Differential Low Input Threshold                          threshold (0x22 D[6:5] = 01)
                                    VIDL(P)    (Figure 2)                                                                mV
 (Peak) Voltage, (VIN+) - (VIN-)                           Activity detector, medium
                                                                                              -45
                                                           threshold (0x22 D[6:5] = 00)
 Input Common-Mode Voltage
                                     VCMR                                                       1     1.3      1.6        V
 ((VIN+) + (VIN-))/2
 Differential Input Resistance
                                       RI                                                      80     105      130       Ω
 (Internal)
www.maximintegrated.com                                                                                   Maxim Integrated │ 7


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                 Coax or STP Cable with Line Fault Detect
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)(Note 2)
            PARAMETER              SYMBOL                       CONDITIONS                   MIN     TYP      MAX      UNITS
 SINGLE-ENDED INPUTS (IN+, IN-)
                                               Activity detector, medium threshold
                                                                                                                43
 Single-Ended High Input                       (0x22 D[6:5] = 01) (Figure 3)
                                    VISH(P)                                                                              mV
 Threshold (Peak) Voltage                      Activity detector, low threshold
                                                                                                                33
                                               (0x22 D[6:5] = 00) (Figure 3)
                                               Activity detector, medium threshold
                                                                                             -43
 Single-Ended Low Input                        (0x22 D[6:5] = 01) (Figure 3)
                                    VISL(P)                                                                              mV
 Threshold (Peak) Voltage                      Activity detector, medium threshold
                                                                                             -33
                                               (0x22 D[6:5] = 00) (Figure 3)
 Input Resistance (Internal)           RI                                                     40      52.5      65       Ω
 LINE FAULT DETECTION INPUT (LMN0, LMN1)
 Short-to-GND Threshold               VTG      (Figure 4)                                                       0.3       V
 Normal Threshold                     VTN      (Figure 4)                                    0.57              1.07       V
                                                                                                              VIO +
 Open Threshold                       VTO      (Figure 4)                                    1.45                         V
                                                                                                               0.06
 Open Input Voltage                   VIO      (Figure 4)                                    1.47              1.75       V
 Short-to-Battery Threshold           VTE      (Figure 4)                                    2.47                         V
 POWER SUPPLY
                                               BWS = 0, single output, fPCLKOUT = 25MHz               42        65
 Worst-Case Supply Current                     EQ off                      fPCLKOUT = 50MHz           61        90
                                     IWCS                                                                                mA
 (Figure 5)                                    BWS = 0, double output, fPCLKOUT = 50MHz               42        70
                                               EQ off                      fPCLKOUT = 100MHz          62        90
 Sleep Mode Supply Current           ICCS                                                             50       100       µA
 Power-Down Current                  ICCZ      PWDN = EP                                              15        70       µA
 ESD PROTECTION
                                               Human Body Model, RD = 1.5kΩ, CS = 100pF                ±8
                                               IEC 61000-4-2,          Contact discharge              ±10
                                               RD = 330Ω,
 IN+, IN- (Note 5)                   VESD      CS = 150pF              Air discharge                  ±15                kV
                                               ISO 10605,              Contact discharge              ±10
                                               RD = 2kΩ,
                                               CS = 330pF              Air discharge                  ±30
 All Other Pins (Note 6)             VESD      Human Body Model, RD = 1.5kΩ , CS = 100pF               ±4                kV
www.maximintegrated.com                                                                                   Maxim Integrated │ 8


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                 Coax or STP Cable with Line Fault Detect
AC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)(Note 2)
            PARAMETER              SYMBOL                         CONDITIONS                MIN      TYP     MAX      UNITS
  PARALLEL CLOCK OUTPUT (PCLKOUT)
                                                BWS = 0, DRS = 1                            8.33            16.66
                                                BWS = 0, DRS = 0                           16.66               50
                                                BWS = 1, DRS = 1                            6.25             12.5
 Clock Frequency                   fPCLKOUT                                                                            MHz
                                                BWS = 1, DRS = 0                            12.5             37.5
                                                BWS = 1, DRS = 0, 15-bit double input        25                75
                                                BWS = 0, DRS = 0, 11-bit double input      33.33              100
 Clock Duty Cycle                       DC      tHIGH/tT or tLOW/tT (Figure 6, Note 7)       40       50       60        %
                                                Period jitter, peak to peak, spread off,
 Clock Jitter                            tJ     1.5Gbps, PRBS pattern, UI = 1/fPCLKOUT               0.05                UI
                                                (Note 7)
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                           9.6             1000      kbps
                                                30% to 70%, CL = 10pF to 100pF,
 Output Rise Time                        tR                                                  20               120        ns
                                                1kΩ pullup to VIOVDD
                                                70% to 30%, CL = 10pF to 100pF,
 Output Fall Time                        tF                                                  20               120        ns
                                                1kΩ pullup to VIOVDD
 Input Setup Time                      tSET     I2C only (Figure 6, Note 7)                 100                          ns
 Input Hold Time                     tHOLD      I2C only (Figure 6, Note 7)                   0                          ns
 SWITCHING CHARACTERISTICS
                                                20% to 80%,             DCS = 1, CL = 10pF   0.4              2.2
                                                VIOVDD = 1.7V to
                                                1.9V (Note 7)           DCS = 0, CL = 5pF    0.5              2.8
 PCLKOUT Rise-and-Fall Time           tR, tF                                                                             ns
                                                20% to 80%,             DCS = 1, CL = 10pF  0.25              1.7
                                                VIOVDD = 3.0V to
                                                3.6V (Note 7)           DCS = 0, CL = 5pF    0.3              2.0
                                                20% to 80%,             DCS = 1, CL = 10pF   0.5              3.1
                                                VIOVDD = 1.7V to
 Parallel Data Rise-and-Fall Time               1.9V (Note 7)           DCS = 0, CL = 5pF    0.6              3.8
                                      tR, tF                                                                             ns
 (Figure 8)                                     20% to 80%,             DCS = 1, CL = 10pF   0.3              2.2
                                                VIOVDD = 3.0V to
                                                3.6V (Note 7)           DCS = 0, CL = 5pF    0.4              2.4
                                                                        Spread spectrum
                                                                                                             6960
                                                (Figure 9, Notes        enabled
 Deserializer Delay                     tSD                                                                             Bits
                                                7, 8)                   Spread spectrum
                                                                                                             2160
                                                                        disabled
 Reverse Control-Channel Output                 No forward-channel data transmission
                                         tR                                                 180               400        ns
 Rise Time                                      (Figure 1, Note 7)
 Reverse Control-Channel Output                 No forward-channel data transmission
                                         tF                                                 180               400        ns
 Fall Time                                      (Figure 1, Note 7)
www.maximintegrated.com                                                                                   Maxim Integrated │ 9


MAX9240A                                            6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                  Coax or STP Cable with Line Fault Detect
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+105°C, unless otherwise noted. Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C.)(Note 2)
           PARAMETER                  SYMBOL                       CONDITIONS                      MIN      TYP     MAX      UNITS
                                                   Deserializer GPI to serializer GPO
 GPI-to-GPO Delay                      tGPIO                                                                        350        µs
                                                   (cable delay not included) (Figure 10)
                                                   (Figure 11,  Spread spectrum enabled                              1.5
 Lock Time                             tLOCK                                                                                  ms
                                                   Note 7)      Spread spectrum disabled                              1
 Power-Up Time                           tPU       (Figure 12)                                                        6       ms
Note 2: Limits are 100% production tested at TA = +105°C. Limits over the operating temperature range and relevant supply volt-
         age range are guaranteed by design and characterization.
Note 3: To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
         must be less than ±10µA.
Note 4: IIN min due to voltage drop across the internal pullup resistor.
Note 5: Specified pin to ground.
Note 6: Specified pin to all supply/ground.
Note 7: Guaranteed by design and not production tested.
Note 8: Measured in serial link bit times. Bit time = 1/(30 x fPCLKOUT) for BWS = GND. Bit time = 1/(40 x fPCLKOUT) for BWS = 1.
www.maximintegrated.com                                                                                        Maxim Integrated │ 10


MAX9240A                                                                                            6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                                           Coax or STP Cable with Line Fault Detect
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, DBL = low, TA = +25°C, unless otherwise noted.)
                                                            SUPPLY CURRENT                                                                                              SUPPLY CURRENT
                                                    vs. PCLKOUT FREQUENCY (BWS = 0)                                                                             vs. PCLKOUT FREQUENCY (BWS = 1)
                                         75                                                                                                           75
                                                                                                      MAX9240A toc01                                                                                             MAX9240A toc02
                                                    PRBS ON, SS OFF,                                                                                             PRBS ON, SS OFF,
                                         70         COAX MODE                                                                                         70         COAX MODE
                                         65                                                                                                           65
           SUPPLY CURRENT (mA)                                                                                         SUPPLY CURRENT (mA)
                                         60                                                                                                           60
                                         55                    EQ ON                                                                                  55                  EQ ON
                                         50                                                                                                           50
                                         45                                                                                                           45
                                         40                                                                                                           40
                                                            EQ OFF                                                                                                        EQ OFF
                                         35                                                                                                           35
                                                5      10   15    20    25   30     35    40   45   50                                                      5       10      15     20        25     30     35   40
                                                            PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
                                                            SUPPLY CURRENT                                                                                              SUPPLY CURRENT
                                                    vs. PCLKOUT FREQUENCY (BWS = 0)                                                                             vs. PCLKOUT FREQUENCY (BWS = 1)
                                         65                                                                                                           60
                                                                                                      MAX9240A toc03                                                                                             MAX9240A toc04
                                                    PRBS ON, EQ OFF,                                                                                             PRBS ON, EQ OFF,
                                                    COAX MODE                                                                                                    COAX MODE
                                         60
                                                                                                                                                      55
           SUPPLY CURRENT (mA)                                                                                         SUPPLY CURRENT (mA)
                                         55
                                                                                                                                                      50                    SS ON
                                                                  SS ON
                                         50
                                                                                                                                                      45
                                         45
                                                                                                                                                      40
                                         40
                                                            SS OFF                                                                                                   SS OFF
                                         35                                                                                                           35
                                                5      10   15    20    25   30    35     40   45   50                                                      5       10      15     20        25     30     35   40
                                                            PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
                                           OUTPUT POWER SPECTRUM vs. PCLKOUT                                                                            OUTPUT POWER SPECTRUM vs. PCLKOUT
                                              FREQUENCY (VARIOUS SPREAD)                                                                                   FREQUENCY (VARIOUS SPREAD)
                                          0                                                                                                            0
                                                                                                      MAX9240A toc05                                                                                             MAX9240A toc06
                                         -10                                     fPCLKOUT = 20MHz                                                     -10                                    fPCLKOUT = 50MHz
           OUTPUT POWER SPECTRUM (dBm)                                                                                 OUTPUT POWER SPECTRUM (dBm)
                                                      0% SPREAD                                                                                                 0% SPREAD
                                         -20                                                                                                          -20
                                                                                                                                                      -30
                                         -30
                                                                                                                                                      -40
                                         -40
                                                                                                                                                      -60
                                         -60
                                                                                                                                                      -60
                                         -60
                                                                                                                                                      -70
                                         -70                           1% SPREAD                                                                      -80
                                         -80                                      4% SPREAD                                                           -90                 2% SPREAD               4% SPREAD
                                                            2% SPREAD
                                         -90                                                                                                         -100
                                               18.5     19.0     19.5     20.0     20.5    21.0     21.5                                                    47       48      49         50         51     52    53
                                                            PCLKOUT FREQUENCY (MHz)                                                                                      PCLKOUT FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                  Maxim Integrated │ 11


MAX9240A                                                                                                                6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                                                               Coax or STP Cable with Line Fault Detect
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 1.8V, DBL = low, TA = +25°C, unless otherwise noted.)
                                           SERIAL LINK SWITCHING PATTERN                                                                                                                           SERIAL LINK SWITCHING PATTERN
                                          WITH 6dB PREEMPHASIS (PARALELL                                                                                                                          WITH 6dB PREEMPHASIS (PARALELL
                                          BIT RATE = 50MHz, 10m STP CABLE)                                                                                                                        BIT RATE = 50MHz, 20m COAX CABLE)
                                                                             MAX9240A toc07                                                                                                                                                         MAX9240A toc08
                                          50mv/div          200ps/div            1.5Gbps                                                                                                              50mv/div                    200ps/div              1.5Gbps
                                        MAXIMUM PCLKOUT FREQUENCY                                                                                                                                    MAXIMUM PCLKOUT FREQUENCY
                                      vs. STP CABLE LENGTH (BER ≤ 10-10)                                                                                                                          vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                 60                                                                                                                                                          60
                                                                                                            MAX9240A toc09                                                                                                                                           MAX9240A toc10
                                          OPTIMUM PE/EQ                                                                                                                                                                                       6dB PE, EQ OFF
                                               SETTINGS
       PCLKOUT FREQUENCY (MHz)                                                                                                                                 PCLKOUT FREQUENCY (MHz)
                                 40                                                                                                                                                          40
                                             6dB PE, EQ OFF                                                                                                                                                                      NO PE, 10.7dB EQ
                                                     NO PE, 10.7dB EQ                                                                                                                                                                          NO PE, EQ OFF
                                 20                                                                                                                                                          20
                                                               NO PE, EQ OFF
                                                                                                                                                                                                      BER CAN BE AS LOW AS 10-12 FOR
                                          BER CAN BE AS LOW AS 10-12 FOR                                                                                                                              CABLE LENGTHS LESS THAN 10m
                                          CABLE LENGTHS LESS THAN 10m
                                  0                                                                                                                                                           0
                                      0               5        10        15                                20                                                                                     0                     5        10      15         20          25
                                                      STP CABLE LENGTH (m)                                                                                                                                                  COAX CABLE LENGTH (m)
                                                                                                                 MAXIMUM PCLKOUT FREQUENCY
                                                                                                           vs. ADDITIONAL DIFFERENTIAL CL (BER ≤ 10-10)
                                                                                                           60
                                                                                                                                                                                                       MAX9240A toc11
                                                                                                                                 10m STP CABLE OPTIMUM PE/EQ
                                                                                                                                                    SETTINGS
                                                                                                           50
                                                                                 PCLKOUT FREQUENCY (MHz)
                                                                                                                                 6dB PE, EQ OFF
                                                                                                           40
                                                                                                           30
                                                                                                                                      NO PE, 10.7dB EQ
                                                                                                           20                                         NO PE, EQ OFF
                                                                                                           10                    BER CAN BE AS LOW AS 10-12 FOR
                                                                                                                                 CL < 4pF FOR OPTIMUM PE/EQ SETTINGS
                                                                                                              0
                                                                                                                             0         2          4        6                             8            10
                                                                                                           ADDITIONAL DIFFERENTIAL LOAD CAPACITANCE (pF)
www.maximintegrated.com                                                                                                                                                                                                                                  Maxim Integrated │ 12


MAX9240A                                                          6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                         Coax or STP Cable with Line Fault Detect
Pin Configuration
                          TOP VIEW
                                         DOUT8        DOUT9       DOUT10    DOUT11   DOUT12   DOUT13   DOUT14   DOUT15   DOUT16   DOUT17        DOUT18         DOUT19
                                          36 35 34 33 32 31 30 29 28 27 26 25
                            DOUT7   37                                                                                                                                  24   DOUT20
                            DOUT6 38                                                                                                                                    23   DOUT21/HS0
                            DOUT5   39                                                                                                                                  22   DOUT22/VS0
                            DOUT4   40                                                                                                                                  21   DOUT23/HS1
                            IOVDD   41                                                                                                                                  20   IOVDD
                            DOUT3   42                                                                                                                                  19   DOUT24/VS1
                                                                                     MAX9240A
                            DOUT2   43                                                                                                                                  18   LFLT
                            DOUT1   44                                                                                                                                  17   LMN1
                            DOUT0   45                                                                                                                                  16   LMN0
                          PCLKOUT   46                                                                                                                                  15   LOCK
                                                                    EP
                          MS/HVEN   47                 +                                                                                                                14   ERR
                            AVDD    48                                                                                                                                  13   PWDN
                                            1           2           3        4         5        6       7        8         9       10 11 12
                                         GPI01/ BWS   GPIO0/DBL
                                                                  CX / TP   I2CSEL   LCCEN    AVDD
                                                                                                       IN+      IN-      GPI
                                                                                                                                  RX/SDA /EDC   TX /SCL / ES
                                                                                                                                                               DVDD
                                                                        TQFN
                                                                (7mm x 7mm X 0.75mm)
                                                            CONNECT EP TO GROUND PLANE
www.maximintegrated.com                                                                                                                                                                   Maxim Integrated │ 13


MAX9240A                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                              Coax or STP Cable with Line Fault Detect
Pin Description
   PIN        NAME                                                      FUNCTION
                        GPIO/Bus Width Select Input. Function is determined by the state of LCCEN (Table 12).
                          GPIO1 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD.
    1     GPIO1/BWS
                          BWS (LCCEN = low): Input with internal pulldown to EP. Set BWS = low for 22-bit input latch. Set
                          BWS = high for 30-bit input latch.
                        GPIO/Double-Mode Input. Function is determined by the state of LCCEN (Table 12).
                          GPIO0 (LCCEN = high): Open-drain, general-purpose input/output with internal 60kΩ pullup to IOVDD.
    2      GPIO0/DBL
                          DBL (LCCEN = low): Input with internal pulldown to EP. Set DBL = high to use double-input mode. Set
                          DBL = low to use single-input mode.
    3         CX/TP     Coax/Twisted-Pair Three-Level Configuration Input (Table 7)
                        I2C Select. Control-channel interface protocol select input with internal pulldown to EP.
    4        I2CSEL
                        Set I2CSEL = high to select I2C slave interface. Set I2CSEL = low to select UART interface.
                        Local Control-Channel Enable Input with Internal Pulldown to EP. LCCEN = high enables the control-
    5        LCCEN      channel interface pins. LCCEN = low disables the control-channel interface pins and selects an
                        alternate function on the indicated pins (Table 12).
                        1.8V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as
  6, 48       AVDD
                        possible to the device with the smaller capacitor closest to AVDD.
    7          IN+      Noninverting Coax/Twisted-Pair Serial Input
    8           IN-     Inverting Coax/Twisted-Pair Serial Input
    9          GPI      General-Purpose Input. The GMSL serializer GPO (or INT) input follows GPI.
                        Receive/Serial Data/Error Detection Correction. Function is determined by the state of LCCEN (Table 12).
                          RX/SDA (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, RX/SDA
                          is the RX input of the MAX9240A’s UART. In the I2C mode, RX/SDA is the SDA input/output of the
   10     RX/SDA/EDC
                          MAX9240A’s I2C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.
                          EDC (LCCEN = low): Input with internal pulldown to EP. Set EDC = high to enable error detection
                          correction. Set EDC = low to disable error detection correction.
                        Transmit/Serial Clock/Edge Select. Function is determined by the state of LCCEN (Table 12).
                          TX/SCL (LCCEN = high): Input/output with internal 30kΩ pullup to IOVDD. In UART mode, TX/SCL
                          is the TX output of the MAX9240A’s UART. In the I2C mode, TX/SCL is the SCL input/output of the
   11      TX/SCL/ES      MAX9240A’s I2C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.
                          ES (LCCEN = low): Input with internal pulldown to EP. When ES is high, PCLKOUT indicates valid
                          data on the falling edge of PCLKOUT. When ES is low, PCLKOUT indicates valid data on the rising
                          edge of PCLKOUT. Do not change the ES input while the pixel clock is running.
                        1.8V Digital Power Supply. Bypass DVDD to EP with 0.1µF and 0.001µF capacitors as close as possible
   12         DVDD
                        to the device with the smaller value capacitor closest to DVDD.
                        Active-Low Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down mode
   13         PWDN
                        to reduce power consumption.
                        Error Output. Open-drain data error detection and/or correction indication output with internal 60kΩ
   14          ERR
                        pullup to IOVDD. ERR is output high when PWDN = low.
www.maximintegrated.com                                                                                         Maxim Integrated │ 14


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                               Coax or STP Cable with Line Fault Detect
Pin Description (continued)
  PIN        NAME                                                         FUNCTION
                        Open-Drain Lock Output with Internal 60kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are
                        locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or
   15         LOCK
                        an incorrect serial-word-boundary alignment. LOCK remains low when the configuration link is active or
                        during PRBS test. LOCK is output high when PWDN = low.
   16         LMN0      Line Fault Monitor Input 0 (Figure 4)
   17         LMN1      Line Fault Monitor Input 1 (Figure 4)
                        Active-Low Open-Drain Line Fault Output. LFLT has a 60kΩ internal pullup to IOVDD. LFLT = low
   18         LFLT
                        indicates a line fault. LFLT is output high when PWDN = low.
                        Parallel Data/Vertical Sync 1 Output. Defaults to parallel data output on power-up.
   19     DOUT24/VS1      Parallel data output when VS/HS encoding is disabled.
                          Decoded vertical sync for upper half of single-output when VS/HS encoding is enabled (Table 1).
                        I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF
 20, 41      IOVDD
                        capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
                        Parallel Data/Horizontal Sync 1 Output. Defaults to parallel data output on power-up.
   21     DOUT23/HS1      Parallel data output when VS/HS encoding is disabled.
                          Decoded horizontal sync for upper half of single-output when VS/HS encoding is enabled (Table 1).
                        Parallel Data/Vertical Sync 0 Output. Defaults to parallel data output on power-up.
   22     DOUT22/VS0      Parallel data output when VS/HS encoding is disabled.
                          Decoded vertical sync for lower half of single-output when VS/HS encoding is enabled (Table 1).
                        Parallel Data/Horizontal Sync 0 Output. Defaults to parallel data output on power-up.
   23     DOUT21/HS0      Parallel data output when VS/HS encoding is disabled.
                          Decoded horizontal sync for lower half of single-output when VS/HS encoding is enabled (Table 1).
 24–40,     DOUT20–
                        Parallel Data Outputs
 42–45       DOUT0
   46      PCLKOUT      Parallel Clock Output. Latches parallel data into the input of another device.
                        Mode Select/HS and VS Encoding Enable with Internal Pulldown to EP. Function is determined by the
                        state of LCCEN (Table 12).
   47       MS/HVEN       MS (LCCEN = high): Set MS = low to select base mode. Set MS = high to select the bypass mode.
                          HVEN (LCCEN = low): Set HVEN = high to enable HS/VS encoding on DOUT_/HS_ and DOUT_/VS_.
                          Set HVEN = low to use DOUT_/HS_ and DOUT_/VS_ as parallel data outputs.
                        Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane
   —           EP
                        through an array of vias for proper thermal and electrical performance.
www.maximintegrated.com                                                                                           Maxim Integrated │ 15


MAX9240A                                     6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                          Coax or STP Cable with Line Fault Detect
Functional Diagram
                   PCLKOUT                                                                          LFLT
                                             SSPLL      CLKDIV          CDRPLL
                                                                                                    LMN0
                                                                                              LINE
                                                                                             FAULT  LMN1
                  DOUT[20:0]
                                                                                                    IN+
                DOUT21/HS0                                                SERIAL
                                                                            TO
                DOUT22/ VS0                                              PARALLEL                   IN-
                DOUT23/HS1
                                                                                         CML Rx
                DOUT24/ VS1          FIFO                                                AND EQ
                                                   SCRAMBLE/
                                    1x[24:0]           CRC/
                                      OR            HAMMING/
                                    2x[10:0]          8b/10b                            Tx
                                      OR             DECODE
                                    2x[14:0]                                  REVERSE
                                                                              CONTROL
                                                                              CHANNEL
                             VS /HS
                 GPIO0/DBL                     FCC                                     MAX9240A
                 GPIO1/BWS
                              GPIO
                        GPI                                            UART/I2C
                                                               TX/SCL/ES    RX/SDA/EDC
www.maximintegrated.com                                                                            Maxim Integrated │ 16


MAX9240A                                              6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                 Coax or STP Cable with Line Fault Detect
                                                                                            RL/2
                                                                              IN+
                                                         REVERSE
                                                 CONTROL-CHANNEL                  VOD
                                                     TRANSMITTER
                                                                                                 VCMR
                                                                              IN-
                                                                                            RL/2
                                           IN+                                       IN-
             VCMR
                                            IN-                                     IN+
                     VROH
                                   0.9 x VROH
                          0.1 x VROH
       (IN+) - (IN-)
                                                                      0.1 x VROL
                                              tR
                                                                      0.9 x VROL
                                                                                                         VROL
                                                                                         tF
Figure 1. Reverse Control-Channel Output Parameters
www.maximintegrated.com                                                                             Maxim Integrated │ 17


MAX9240A                                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                         Coax or STP Cable with Line Fault Detect
                           RL/2
                                                          IN+
                                                                                                                                  VIS(P)
                                                 VID(P)                                            49.9Ω      0.22µF
                           RL/2                                                                                                   IN_
                                                           IN-   _
  VIN+
         +
         _
                                                                                          +
             VIN-
                      +                  CIN           CIN                         VIN_
                     _                                                                    -                           CIN
                                             VID(P) = | VIN+ - VIN- |
                                             VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement                     Figure 3. Test Circuit for Single-Ended Input Measurement
                                                                                                                    1.8V
                                                                                                            45.3kΩ*        45.3kΩ*
                                                                GMSL
                                                            DESERIALIZER                                                              LMN0
                                                                         LMN0
                                                                                                                                      LMN1
               OUTPUT                                                                                       4.99kΩ*        4.99kΩ*         GMSL
                LOGIC                                                                                                                  DESERIALIZER
                  (IN+)                                                                           TWISTED PAIR
                                                                                                                                      IN+
                                                                                                                                      IN-
                                                                                 49.9kΩ*      49.9kΩ* CONNECTORS
    LFLT
                                                               REFERENCE                                              1.8V
                                                                VOLTAGE
                                                               GENERATOR
                                                                                                                           45.3kΩ*
                                                                         LMN1
                                                                                                                                      LMN0
               OUTPUT                                                                                                      4.99kΩ*         GMSL
                LOGIC                                                                                                                  DESERIALIZER
                  (IN-)                                                                             COAX
                                                                                                                                      IN+
                                                                                                                                      IN-
                                                                                            49.9kΩ*
                                                                                                      CONNECTORS          49.9Ω*
                                                                                *±1%
                                                                                TOLERANCE
Figure 4. Line Fault
www.maximintegrated.com                                                                                                        Maxim Integrated │ 18


MAX9240A                                                   6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                          Coax or STP Cable with Line Fault Detect
                                          PCLKOUT
                                             DOUT_
                                         NOTE: PCLKOUT PROGRAMMED FOR RISING LATCH EDGE.
Figure 5. Worst-Case Pattern Output
                                                                                                    tT
                                                                                                                                        VOH MIN
     PCLKOUT                                                                                                    tHIGH
                                                                                                                                        VOL MAX
                                                                                     tLOW
Figure 6. Parallel Clock Output High and Low Times
                             START            BIT 7                                                                    STOP
                           CONDITION          MSB                 BIT 6                  BIT 0      ACKNOWLEDGE      CONDITION
    PROTOCOL
                              (S)             (A7)                 (A6)                  (R/W)           (A)            (P)
                    tSU;STA             tLOW      tHIGH
                                                                1/fSCL
                                                                                                                                     VIOVDD x 0.7
          SCL
                                                                                                                                     VIOVDD x 0.3
                                                                                 tSP
                      tBUF                              tf
                                               tr
                                                                                                                                     VIOVDD x 0.7
         SDA
                                                                                                                                     VIOVDD x 0.3
                                tHD;STA                     tSU;DAT     tHD;DAT                tVD;DAT         tVD;ACK      tSU;STO
Figure 7. I2C Timing Parameters
www.maximintegrated.com                                                                                                      Maxim Integrated │ 19


MAX9240A                                                  6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                              Coax or STP Cable with Line Fault Detect
                                                                                       CL
                                                                  SINGLE-ENDED OUTPUT LOAD
                                                                          0.8 x VI0VDD
                                                                          0.2 x VI0VDD
                                                                tR                          tF
Figure 8. Output Rise-and-Fall Times
                           SERIAL-WORD LENGTH
                             SERIAL WORD N                              SERIAL WORD N+1                     SERIAL WORD N+2
        IN+/-
                 FIRST BIT                  LAST BIT
      DOUT_                          PARALLEL WORD N-2                            PARALLEL WORD N-1                  PARALLEL WORD N
    PCLKOUT
                                                                       tSD
              NOTE: PCLKOUT PROGRAMMED FOR RISING LATCHING EDGE.
Figure 9. Deserializer Delay
                                                                                             VIH_MIN
                                              DESERIALIZER
                                                  GPI
                                                         VIL_MAX
                                                                    tGPIO                  tGPIO
                                                                             VOH_MIN
                                                   SERIALIZER
                                                      GPO
                                                                                                    VOL_MAX
Figure 10. GPI-to-GPO Delay
www.maximintegrated.com                                                                                                     Maxim Integrated │ 20


MAX9240A                                       6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                           Coax or STP Cable with Line Fault Detect
      IN+ - IN-                                                    IN+/-
                                                                           PWDN           VIH1
                             tLOCK
                                                                                                tPU
      LOCK                                        VOH
                                                                    LOCK                                          VOH
                     PWDN MUST BE HIGH
Figure 11. Lock Time                                         Figure 12. Power-Up Delay
Detailed Description                                         Register Mapping
The MAX9240A deserializer, when paired with the              Registers set the operating conditions of the deserializer
MAX9271 or MAX9273 serializer, provides the full set         and are programmed using the control channel in base
of operating features, but offers basic functionality when   mode. The deserializer holds its device address and the
paired with any GMSL serializer.                             device address of the serializer it is paired with. Similarly,
The deserializer has a maximum serial-bit rate of 1.5Gbps    the serializer holds its device address and the address of
for 15m or more of cable and operates up to a maximum        the deserializer. Whenever a device address is changed,
output clock of 50MHz in 25-bit, single-output mode, or      the new address should be written to both devices. The
75MHz to 100MHz in 15-bit/11-bit, double-output mode,        default device address of the deserializer is set by the
respectively. This bit rate and output flexibility support   CX/TP input and the default device address of any GMSL
a wide range of displays, from QVGA (320 x 240) to           serializer is 0x80 (see Table 7). Registers 0x00 and 0x01
WVGA (800 x 480) and higher with 18-bit color, as well as    in both devices hold the device addresses.
megapixel image sensors. Input equalization, combined        Bit Map
with GMSL serializer pre/deemphasis, extends the cable       The parallel output functioning and width depend on
length and enhances link reliability                         settings of the double-/single-output mode (DBL), HS/VS
The control channel enables a µC to program the serial-      encoding (HVEN), error correction used (EDC), and bus
izer and deserializer registers and program registers on     width (BWS) pins. Table 1 lists the bit map for the control
peripherals. The control channel is also used to configure   pin settings. Unused output bits are pulled low.
and access the GPIO. The µC can be located at either         The parallel output has two output modes: single and
end of the link, or when using two µCs, at both ends. Two    double output. In single-output mode, the deserialized
modes of control-channel operation are available. Base       parallel data is clocked out every PCLKOUT cycle. The
mode uses either I2C or GMSL UART protocol, while            device accepts pixel clocks from 6.25MHz to 50MHz
bypass mode uses a user-defined UART protocol. UART          (Figure 13 and Figure 14).
protocol allows full-duplex communication, while I2C
allows half-duplex communication.                            In double-output mode, the device splits deserialized
                                                             data into two half-sized words that are output at twice
Spread spectrum is available to reduce EMI on the paral-     the serial-word rate (Figure 15 and Figure 16. The
lel output. The serial input complies with ISO 10605 and     serializer/deserializer use pixel clock rates from 33.3MHz
IEC 61000-4-2 ESD protection standards.                      to 100MHz for 11-bit, double-output mode and 25MHz to
                                                             75MHz for 15-bit, double-output mode.
www.maximintegrated.com                                                                              Maxim Integrated │ 21


MAX9240A                                                   6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                         Coax or STP Cable with Line Fault Detect
      PCLKOUT
  DOUT[24:0] OR
                            FIRST WORD                       SECOND WORD                       THIRD WORD                    FOURTH WORD
     DOUT[21:0]
       VS0, VS1        VS (FROM FIRST WORD)             VS (FROM SECOND WORD)             VS (FROM THIRD WORD)          VS (FROM FOURTH WORD)
      HS0, HS1         HS (FROM FIRST WORD)             HS (FROM SECOND WORD)            HS (FROM THIRD WORD)           HS (FROM FOURTH WORD)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS_ /HS_. VS_ /HS_ HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS_, VS_ ACTIVE ONLY WHEN HVEN = 1.
Figure 13. Single-Output Waveform (Serializer Using Single Input)
      PCLKOUT
  DOUT[14:0] OR
                    FIRST WORD (FROM LATCH A)        SECOND WORD (FROM LATCH A)       THIRD WORD (FROM LATCH A)       FOURTH WORD (FROM LATCH A)
     DOUT[10:0]
 DOUT[24:15] OR
                    FIRST WORD (FROM LATCH B)        SECOND WORD (FROM LATCH B)       THIRD WORD (FROM LATCH B)       FOURTH WORD (FROM LATCH B)
    DOUT[21:11]
       VS0, HS0     FIRST WORD (FROM LATCH A)        SECOND WORD (FROM LATCH A)       THIRD WORD (FROM LATCH A)       FOURTH WORD (FROM LATCH A)
       VS1, HS1     FIRST WORD (FROM LATCH B)       SECOND WORD (FROM LATCH B)        THIRD WORD (FROM LATCH B)       FOURTH WORD (FROM LATCH B)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS_ /HS_. VS_ /HS_ HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS_, VS_ ACTIVE ONLY WHEN HVEN = 1.
Figure 14. Single-Output Waveform (Serializer Using Double Input)
www.maximintegrated.com                                                                                                       Maxim Integrated │ 22


MAX9240A                                                  6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                         Coax or STP Cable with Line Fault Detect
      PCLKOUT
  DOUT[14:0] OR
                         DOUTA FIRST WORD                 DOUTB FIRST WORD                DOUTA SECOND WORD              DOUTB SECOND WORD
     DOUT[10:0]
      VS0, HS0
   (SERIALIZER                               FIRST WORD                                                      SECOND WORD
       DBL = 0)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS0 /HS0. VS0 /HS0 HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS0, VS0 ACTIVE ONLY WHEN HVEN = 1.
Figure 15. Double-Output Waveform (Serializer Using Single Input)
      PCLKOUT
  DOUT[14:0] OR
                         DOUTA FIRST WORD                 DOUTB FIRST WORD                DOUTA SECOND WORD              DOUTB SECOND WORD
     DOUT[10:0]
      VS0, HS0
   (SERIALIZER           DOUTA FIRST WORD                 DOUTB FIRST WORD                DOUTA SECOND WORD              DOUTB SECOND WORD
       DBL = 1)
                NOTE: DIAGRAM SHOWS POSSIBLE LOCATIONS FOR TRANSITIONS ON VS0 /HS0. VS0 /HS0 HAVE MINIMUM LENGTH REQUIREMENTS.
                NOTE: HS0, VS0 ACTIVE ONLY WHEN HVEN = 1.
Figure 16. Double-Output Waveform (Serializer Using Double Input)
www.maximintegrated.com                                                                                                     Maxim Integrated │ 23


MAX9240A                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                Coax or STP Cable with Line Fault Detect
Table 1. Output Map
                                         OUTPUT* (PAIRED WITH               OUTPUT* (PAIRED WITH        PCLK RANGE**
   EDC       BWS      DBL     HVEN
                                                 MAX9271)                         MAX9273)                   (MHz)
    00         0        0        0               DOUT0:15                         DOUT0:21                16.66 to 50
    00         0        0        1           DOUT0:13, HS, VS                  DOUT0:20, HS, VS           16.66 to 50
    00         0        1        0               DOUT0:10                         DOUT0:10               33.33 to 100
    00         0        1        1           DOUT0:10, HS, VS                  DOUT0:10, HS, VS          33.33 to 100
    00         1        0        0               DOUT0:15                         DOUT0:21                12.5 to 37.5
    00         1        0        1           DOUT0:13, HS, VS                  DOUT0:20, HS, VS           12.5 to 37.5
    00         1        1        0               DOUT0:14                         DOUT0:14                  25 to 75
    00         1        1        1           DOUT0:13, HS, VS                  DOUT0:14, HS, VS             25 to 75
  01, 10       0        0        0               DOUT0:15                         DOUT0:15                16.66 to 50
  01, 10       0        0        1           DOUT0:13, HS, VS                  DOUT0:15, HS, VS           16.66 to 50
  01, 10       0        1        0               DOUT0:7                           DOUT0:7               33.33 to 100
  01, 10       0        1        1           DOUT0:7, HS, VS                   DOUT0:7, HS, VS           33.33 to 100
  01, 10       1        0        0               DOUT0:15                         DOUT0:21                12.5 to 37.5
  01, 10       1        0        1           DOUT0:13, HS, VS                  DOUT0:20, HS, VS           12.5 to 37.5
  01, 10       1        1        0               DOUT0:11                         DOUT0:11                  25 to 75
  01, 10       1        1        1           DOUT0:11, HS, VS                  DOUT0:11, HS, VS             25 to 75
*The number of available outputs depends on the serializer attached to the MAX9240A.
**Device is in high-speed mode (DRS = LOW). See Table 2 for PCLK ranges in low-speed mode (DRS = high).
www.maximintegrated.com                                                                                Maxim Integrated │ 24


MAX9240A                                               6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                   Coax or STP Cable with Line Fault Detect
Serial Link Signaling and Data Format                                  the opposite direction of the video stream. The reverse
The serializer uses differential CML signaling to drive twist-         control channel and forward video data coexist on the
ed-pair cable and single-ended CML to drive coax cable                 same serial cable, forming a bidirectional link. The
with programmable pre/deemphasis and AC-coupling.                      reverse control channel operates independently from the
The deserializer uses AC-coupling and programmable                     forward control channel. The reverse control channel is
channel equalization.                                                  available 2ms after power-up. The serializer temporarily
                                                                       disables the reverse control channel for 350μs after start-
Input data is scrambled and then 8b/10b coded. The                     ing/stopping the forward serial link.
deserializer recovers the embedded serial clock, then
samples, decodes, and descrambles the data. In 24-bit                  Data-Rate Selection
or 32-bit mode, 22 or 30 bits contain the video data                   The serializer/deserializer use DRS, DBL, and BWS to set
and/or error-correction bits, if used. The 23rd or 31st bit            the PCLKOUT frequency range (Table 2). Set DRS = 1
carries the forward control-channel data. The last bit is the          for a PCLKOUT frequency range of 6.25MHz to 12.5MHz
parity bit of the previous 23 or 31 bits (Figure 17).                  (32-bit, single-output mode) or 8.33MHz to 16.66MHz (24-
Reverse Control Channel                                                bit, single-output mode). Set DRS = 0 for normal opera-
                                                                       tion. It is not recommended to use double-output mode
The serializer uses the reverse control channel to receive             when DRS = 1.
I2C/UART and GPO signals from the deserializer in
Table 2. Data-Rate Selection Table
         DRS SETTING                          DBL SETTING                     BWS SETTING                 PCLKOUT RANGE (MHz)
                  0                           0 (single input)                0 (24-bit mode)                  16.66 to 50
                  0                                  0                        1 (32-bit mode)                   12.5 to 35
                  0                          1 (double input)                        0                         33.3 to 100
                  0                                  1                               1                           25 to 75
                  1                                  0                               0                        8.33 to 16.66
                  1                                  0                               1                         6.25 to 12.5
                  1                                  1                               0                         Do Not Use
                  1                                  1                               1                         Do Not Use
                           24 BITS                                                                32 BITS
     D0      D1                     D21     FCC     PCB             D0      D1                                 D29    FCC      PCB
                                         FORWARD                                                                    FORWARD
              VIDEO AND ERROR                                                        VIDEO AND ERROR
                                         CONTROL-                                                                   CONTROL-
              CORRECTION DATA                                                        CORRECTION DATA
                                        CHANNEL BIT                                                                CHANNEL BIT
                                                   PACKET                                                                    PACKET
                                                   PARITY                                                                     PARITY
                                                  CHECK BIT                                                                 CHECK BIT
     NOTE: SERIAL DATA SHOWN BEFORE SCRAMBLING AND 8b/10b ENCODING
Figure 17. Serial-Data Format
www.maximintegrated.com                                                                                         Maxim Integrated │ 25


MAX9240A                                           6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                  Coax or STP Cable with Line Fault Detect
Control Channel and Register Programming                                The deserializer uses differential line coding to send
The control channel is available for the µC to send and                 signals over the reverse channel to the serializer. The bit
receive control data over the serial link simultaneously                rate of the control channel is 9.6kbps to 1Mbps in both
with the high-speed data. The µC controls the link from                 directions. The serializer/deserializer automatically detect
either the serializer or the deserializer side to support               the control-channel bit rate in base mode. Packet bit-rate
video-display or image-sensing applications. The control                changes can be made in steps of up to 3.5 times higher
channel between the µC and serializer or deserializer                   or lower than the previous bit rate. See the Changing the
runs in base mode or bypass mode, according to the                      Clock Frequency section for more information.
mode selection (MS/HVEN) input of the device connected                  Figure 18 shows the UART protocol for writing and read-
to the µC. Base mode is a half-duplex control channel and               ing in base mode between the µC and the serializer/
bypass mode is a full-duplex control channel.                           deserializer.
UART Interface                                                          Figure 19 shows the UART data format. Even parity is used.
                                                                        Figure 20 and Figure 21 detail the formats of the SYNC
In base mode, the µC is the host and can access the
                                                                        byte (0x79) and the ACK byte (0xC3). The µC and the con-
registers of both the serializer and deserializer from
                                                                        nected slave chip generate the SYNC byte and ACK byte,
either side of the link using the GMSL UART protocol.
                                                                        respectively. Events such as device wake-up and GPI
The µC can also program the peripherals on the remote
                                                                        generate transitions on the control channel that can be
side by sending the UART packets to the serializer or
                                                                        ignored by the µC. Data written to the serializer/deserial-
deserializer, with the UART packets converted to I2C
                                                                        izer registers do not take effect until after the ACK byte is
by the device on the remote side of the link. The µC
                                                                        sent. This allows the µC to verify that write commands are
communicates with a UART peripheral in base mode
                                                                        received without error, even if the result of the write com-
(through INTTYPE register settings), using the half-
                                                                        mand directly affects the serial link. The slave uses the
duplex default GMSL UART protocol of the serializer/
                                                                        SYNC byte to synchronize with the host UART’s data rate.
deserializer. The device addresses of the serializer/
                                                                        If the GPI or MS/HVEN inputs of the deserializer toggle
deserializer in base mode are programmable. The default
                                                                        while there is control-channel communication, or if a line
value is 0x80 for the serializer and is determined by the
                                                                        fault occurs, the control-channel communication is cor-
CX/TP input for the deserializer (Table 7).
                                                                        rupted. In the event of a missed or delayed acknowledge
When the peripheral interface is I2C, the serializer/                   (~1ms due to control-channel timeout), the µC should
deserializer convert UART packets to I2C that have                      assume there was an error in the packet transmission or
device addresses different from those of the serializer or              response. In base mode, the µC must keep the UART Tx/
deserializer. The converted I2C bit rate is the same as the             Rx lines high no more than 4 bit times between bytes in a
original UART bit rate.                                                 packet. Keep the UART Tx/Rx lines high for at least 16 bit
                                                                        times before starting to send a new packet.
                                                             WRITE DATA FORMAT
                      SYNC   DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES     BYTE 1             BYTE N
                                                         MASTER WRITES TO SLAVE                                ACK
                                                                                                MASTER READS FROM SLAVE
                                                            READ DATA FORMAT
                     SYNC    DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES
                                          MASTER WRITES TO SLAVE              ACK        BYTE 1               BYTE N
                                                                         MASTER READS FROM SLAVE
Figure 18. GMSL UART Protocol for Base Mode
www.maximintegrated.com                                                                                              Maxim Integrated │ 26


MAX9240A                                               6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                       Coax or STP Cable with Line Fault Detect
                                                                  1 UART FRAME
                      START      D0          D1     D2        D3        D4        D5       D6         D7     PARITY     STOP
                                 FRAME 1                                    FRAME 2                                   FRAME 3
                                                   STOP    START                              STOP     START
               *BASE MODE USES EVEN PARITY
Figure 19. GMSL UART Data Format for Base Mode
            D0     D1   D2    D3    D4    D5    D6  D7                                  D0   D1    D2    D3   D4    D5   D6   D7
     START   1      0    0     1     1     1     1   0  PARITY STOP              START   1    1     0     0   0     0     1   1   PARITY STOP
Figure 20. SYNC Byte (0x79)                                                  Figure 21. ACK Byte (0xC3)
As shown in Figure 22, the remote-side device converts                       connected to the deserializer, there is a 1ms wait time
packets going to or coming from the peripherals from                         between setting MS/HVEN high and the bypass con-
UART format to I2C format and vice versa. The remote                         trol channel being active. There is no delay time when
device removes the byte number count and adds or                             switching to bypass mode when the µC is connected to
receives the ACK between the data bytes of I2C. The I2C                      the serializer. Do not send a logic-low value longer than
bit rate is the same as the UART bit rate.                                   100µs to ensure proper GPO functionality. Bypass mode
                                                                             accepts bit rates down to 10kbps in either direction. See
Interfacing Command-Byte-Only I2C Devices
with UART                                                                    the GPO/GPI Control section for GPI functionality limita-
                                                                             tions. The control-channel data pattern should not be held
The serializer/deserializer UART-to-I2C conversion                           low longer than 100µs if GPI control is used.
can interface with devices that do not require register
addresses, such as the MAX7324 GPIO expander. In                             I2C Interface
this mode, the I2C master ignores the register address                       In I2C-to-I2C mode, the deserializer’s control-channel
byte and directly reads/writes the subsequent data bytes                     interface sends and receives data through an I2C-
(Figure 23). Change the communication method of the                          compatible 2-wire interface. The interface uses a serial-
I2C master using the I2CMETHOD bit. I2CMETHOD = 1                            data line (SDA) and a serial-clock line (SCL) to achieve
sets command-byte-only mode, while I2CMETHOD = 0                             bidirectional communication between master and slave(s).
sets normal mode where the first byte in the data stream                     A µC master initiates all data transfers to and from the
is the register address.                                                     device and generates the SCL clock that synchronizes
UART Bypass Mode                                                             the data transfer. When an I2C transaction starts on the
                                                                             local-side device’s control-channel port, the remote-side
In bypass mode, the serializer/deserializer ignore UART
                                                                             device’s control-channel port becomes an I2C master
commands from the µC and the µC communicates with
                                                                             that interfaces with remote-side I2C perhipherals. The I2C
the peripherals directly using its own defined UART pro-
                                                                             master must accept clock stretching, which is imposed by
tocol. The µC cannot access the serializer/deserializer
                                                                             the deserializer (holding SCL low). The SDA and SCL lines
registers in this mode. Peripherals accessed through the
                                                                             operate as both an input and an open-drain output. Pullup
forward control channel using the UART interface need
                                                                             resistors are required on SDA and SCL. Each transmis-
to handle at least one PCLKOUT period ± 10ns of jitter
                                                                             sion consists of a START condition (Figure 7) sent by a
due to the asynchronous sampling of the UART signal
                                                                             master, followed by the device’s 7-bit slave address plus a
by PCLKOUT. Set MS/HVEN = high to put the control
                                                                             R/W bit, a register address byte, one or more data bytes,
channel into bypass mode. For applications with the µC
                                                                             and finally a STOP condition.
www.maximintegrated.com                                                                                                   Maxim Integrated │ 27


MAX9240A                                                    6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                             Coax or STP Cable with Line Fault Detect
   UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
   µC           SERIALIZER/DESERIALIZER
            11                  11                   11                 11                 11                       11                      11
       SYNC FRAME        DEVICE ID + WR      REGISTER ADDRESS NUMBER OF BYTES           DATA 0                    DATA N                ACK FRAME
 SERIALIZER/DESERIALIZER             PERIPHERAL
                                             1     7     1 1        8      1                                 8     1                  8       1 1
                                             S DEV ID    W A    REG ADDR   A                              DATA 0   A               DATA N     A P
   UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
   µC           SERIALIZER/DESERIALIZER
            11                  11                   11                 11                            11                  11                      11
       SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                     ACK FRAME             DATA 0                  DATA N
 SERIALIZER/DESERIALIZER             PERIPHERAL
                                             1     7     1 1        8      1 1     7      1 1       8      1           8      1 1
                                             S DEV ID    W A    REG ADDR   A S  DEV ID    R A     DATA 0   A       DATA N     A P
                                         : MASTER TO SLAVE    : SLAVE TO MASTER  S: START     P: STOP    A: ACKNOWLEDGE
Figure 22. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
    µC              SERIALIZER/DESERIALIZER
            11                  11                   11                 11                 11                        11                     11
      SYNC FRAME          DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES            DATA 0                   DATA N                ACK FRAME
 SERIALIZER/DESERIALIZER               PERIPHERAL
                                              1    7     1 1                                                  8    1                  8       1 1
                                              S DEV ID   W A                                               DATA 0  A               DATA N     A P
         UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
    µC              SERIALIZER/DESERIALIZER
            11                  11                   11                 11                            11                  11                      11
       SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                     ACK FRAME             DATA 0                  DATA N
 SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                              1    7      1 1         8        1               8     1 1
                                                                             S  DEV ID    R A      DATA 0      A            DATA N   A P
                                       : MASTER TO SLAVE     : SLAVE TO MASTER  S: START      P: STOP    A: ACKNOWLEDGE
Figure 23. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                             Maxim Integrated │ 28


MAX9240A                                               6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                   Coax or STP Cable with Line Fault Detect
START and STOP Conditions                                               Acknowledge
Both SCL and SDA remain high when the interface is not                  The acknowledge bit is a clocked 9th bit that the recipi-
busy. A master signals the beginning of a transmission                  ent uses to handshake receipt of each byte of data
with a START (S) condition by transitioning SDA from high               (Figure 26). Thus, each byte transferred effectively requires
to low while SCL is high (Figure 24). When the master has               9 bits. The master generates the 9th clock pulse, and the
finished communicating with the slave, it issues a STOP                 recipient pulls down SDA during the acknowledge clock
(P) condition by transitioning SDA from low to high while               pulse. The SDA line is stable low during the high period
SCL is high. The bus is then free for another transmission.             of the clock pulse. When the master is transmitting to the
                                                                        slave device, the slave device generates the acknowl-
Bit Transfer
                                                                        edge bit because the slave device is the recipient. When
One data bit is transferred during each clock pulse                     the slave device is transmitting to the master, the master
(Figure 25). The data on SDA must remain stable while                   generates the acknowledge bit because the master is the
SCL is high.                                                            recipient. The device generates an acknowledge even
                                                                        when the forward control channel is not active (not locked).
                                                                        To prevent acknowledge generation when the forward
                                                                        control channel is not active, set the I2CLOCACK bit low.
            SDA
             SCL
                         S                                                                                         P
                       START                                                                                      STOP
                     CONDITION                                                                                  CONDITION
Figure 24. START and STOP Conditions
                   SDA
                   SCL
                                     DATA LINE STABLE;     CHANGE OF DATA
                                       DATA VALID            ALLOWED
Figure 25. Bit Transfer
                             START                                                          CLOCK PULSE FOR
                           CONDITION                                                           ACKNOWLEDGE
                     SCL                         1                2                          8                 9
                     SDA
                      BY
            TRANSMITTER
                     SDA
                      BY
                RECEIVER
                               S
Figure 26. Acknowledge
www.maximintegrated.com                                                                                          Maxim Integrated │ 29


MAX9240A                                                     6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                              Coax or STP Cable with Line Fault Detect
Slave Address                                                                       beyond storing the register address (Figure 28). Any
The serializer/deserializer have a 7-bit-long slave address.                        bytes received after the register address are data bytes.
The bit following a 7-bit slave address is the R/W bit, which                       The first data byte goes into the register selected by the
is low for a write command and high for a read command.                             register address, and subsequent data bytes go into
The slave address is 100100X1 for read commands and                                 subsequent registers (Figure 29). If multiple data bytes
100100X0 for write commands. See Figure 27.                                         are transmitted before a STOP condition, these bytes
                                                                                    are stored in subsequent registers because the register
Bus Reset                                                                           addresses autoincrement.
The device resets the bus with the I2C START condition
for reads. When the R/W bit is set to 1, the serializer/                            Format for Reading
deserializer transmit data to the master, thus the master                           The serializer/deserializer are read using the internally
is reading from the device.                                                         stored register address as an address pointer, the same
                                                                                    way the stored register address is used as an address
Format for Writing                                                                  pointer for a write. The pointer autoincrements after each
A write to the serializer/deserializer comprises the trans-                         data byte is read using the same rules as for a write. Thus,
mission of the slave address with the R/W bit set to zero,                          a read is initiated by first configuring the register address
followed by at least one byte of information. The first                             by performing a write (Figure 30). The master can now
byte of information is the register address or command                              read consecutive bytes from the device, with the first
byte. The register address determines which register of                             data byte being read from the register address pointed by
the device is to be written by the next byte, if received.                          the previously written register address. Once the master
If a STOP (P) condition is detected after the register                              sends a NACK, the device stops sending valid data.
address is received, the device takes no further action
            SDA         1              0           0               1             0            0              1/0         R/W            ACK
                      MSB                                                                                                LSB
            SCL
Figure 27. Slave Address
                                         0 = WRITE
                     ADDRESS = 0x80                               REGISTER ADDRESS = 0x00                          REGISTER 0x00 WRITE DATA
    S    1    0     0     0   0    0     0    0    A      0     0     0   0    0     0    0     0    A     D7     D6  D5   D4   D3    D2   D1 D0   A   P
       S = START BIT
       P = STOP BIT
       A = ACK
       D_ = DATA BIT
Figure 28. Format for I2C Write
                                                          0 = WRITE
                                      ADDRESS = 0x80                             REGISTER ADDRESS = 0x0000
                    S       1   0    0     0    0    0   0     0     A      0    0     0    0     0    0   0     0    A         S = START BIT
                                                                                                                                P = STOP BIT
                                                                                                                                A = ACK
                                 REGISTER 0x00 WRITE DATA                          REGISTER 0x02 WRITE DATA                     N = NACK
                                                                                                                                D_ = DATA BIT
                           D7  D6   D5    D4   D3   D2  D1     D0    A     D7   D6    D5   D4    D3   D2  D1     D0   N     P
Figure 29. Format for Write to Multiple Registers
www.maximintegrated.com                                                                                                               Maxim Integrated │ 30


MAX9240A                                            6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                      Coax or STP Cable with Line Fault Detect
                                                                 0 = WRITE
                                               ADDRESS = 0x80                           REGISTER ADDRESS = 0x00
                                  S     1  0  0   0    0     0   0     0    A     0   0    0    0     0   0     0 0   A
                                                                  1 = READ
                            REPEATED START     ADDRESS = 0x81                           REGISTER 0x00 READ DATA
                                  S     1  0  0   0    0     0   0     0    A    D7   D6   D5  D4    D3   D2   D1 D0  N    P
                S = START BIT
                P = STOP BIT
                A = ACK
                N = NACK
                D_ = DATA BIT
Figure 30. Format for I2C Read
Table 3. I2C Bit-Rate Ranges
               LOCAL BIT RATE                         REMOTE BIT-RATE RANGE                                  I2CMSTBT SETTING
                    f > 50kbps                                  Up to 1Mbps                                          Any
              20kbps < f < 50kbps                              Up to 400kbps                                      Up to 110
                    f < 20kbps                                 Up to 10kbps                                          000
I2C Communication with Remote-Side Devices                                 Control-Channel Broadcast Mode
The deserializer supports I2C communication with a                         The deserializer supports broadcast commands to con-
peripheral on the remote side of the communication link                    trol multiple peripheral devices. Select an unused device
using SCL clock stretching. While multiple masters can                     address to use as a broadcast device address. Program
reside on either side of the communication link, arbitra-                  the remote-side GMSL device to translate the broadcast
tion is not provided. The connected masters need to sup-                   device address (source address stored in registers 0x09,
port SCL clock stretching. The remote-side I2C bit-rate                    0x0B) to the peripheral device address (destination
range must be set according to the local-side I2C bit rate.                address stored in registers 0x0A, 0x0C). Any commands
Supported remote-side bit rates can be found in Table 3.                   sent to the broadcast address are sent to all designated
Set the I2CMSTBT (register 0x0D) to set the remote I2C                     peripherals, while commands sent to a peripheral’s unique
bit rate. If using a bit rate different than 400kbps, local- and           device address are sent to that particular device only.
remote-side I2C setup and hold times should be adjusted
by setting the SLV_SH register settings on both sides.                     GPO/GPI Control
                                                                           GPO on the serializer follows GPI transitions on the
I2C Address Translation                                                    deserializer. This GPO/GPI function can be used to
The deserializer supports I2C address translation for up to                transmit signals such as frame sync in a surround-
two device addresses. Use address translation to assign                    view camera system. The GPI-to-GPO delay is 0.35ms
unique device addresses to peripherals with limited                        (max). Keep the time between GPI transitions to a
I2C addresses. Source addresses (address to translate                      minimun 0.35ms. This includes transitions from the other
from) are stored in registers 0x09 and 0x0B. Destination                   deserializer in coax-splitter mode. Bit D4 of register 0x0E
addresses (address to translate to) are stored in registers                in the deserializer stores the GPI input state. GPO is low
0x0A and 0x0C.                                                             after power-up. The μC can set GPO by writing to the
                                                                           serializer SET_GPO register bit. Do not send a logic-low
                                                                           value on the deserializer RX/SDA input (UART mode)
                                                                           longer than 100µs in either base or bypass mode to
                                                                           ensure proper GPO/GPI functionality.
www.maximintegrated.com                                                                                                Maxim Integrated │ 31


MAX9240A                                          6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                              Coax or STP Cable with Line Fault Detect
PRBS Test                                                       spectrum modulation frequency within 20kHz to 40kHz.
The serializer includes a PRBS pattern generator that           Additionally, manual configuration of the sawtooth divider
works with bit-error verification in the deserializer. To run   (SDIV: 0x03, D[5:0]) allows the user to set a modulation
the PRBS test, set PRBSEN = 1 (0x04, D5) in the deseri-         frequency according to the PCLKOUT frequency. When
alizer and then in the serializer. To exit the PRBS test, set   ranges are manually selected, program the SDIV value
PRBSEN = 0 (0x04, D5) in the serializer.                        for a fixed modulation frequency around 20kHz.
Line Equalizer                                                  Manual Programming of the
                                                                Spread-Spectrum Divider
The deserializer includes an adjustable line equalizer to
further compensate cable attenuation at high frequencies.       The modulation rate for the deserializer relates to the
The cable equalizer has 11 selectable levels of compen-         PCLKOUT frequency as follows:
sation from 2.1dB to 13dB (Table 4). The device powers                                            f PCLKOUT
up with the equalizer disabled. To select other equaliza-                       f M=  (1 + DRS)
                                                                                                MOD × SDIV
tion levels, set the corresponding register bits in the dese-
rializer (0x05 D[3:0]). Use equalization in the deserializer,   where:
together with preemphasis in the serializer, to create the      fM = Modulation frequency
most reliable link for a given cable.                           DRS = DRS value (0 or 1)
Spread Spectrum                                                 fPCLKOUT = PCLKOUT frequency
To reduce the EMI generated by transitions, the dese-           MOD = Modulation coefficient given in Table 6
rializer output is programmable for spread spectrum. If         SDIV = 5-bit SDIV setting, manually programmed by
the serializer driving the deserializer has programmable        the µC
spread spectrum, do not enable spread for both at the
same time or their interaction will cancel benefits. The        To program the SDIV setting, first look up the modulation
programmable spread-spectrum amplitudes are ±2% and             coefficient according to the desired bus-width and spread-
±4% (Table 5).                                                  spectrum settings. Solve the above equation for SDIV using
                                                                the desired pixel clock and modulation frequencies. If the
The deserializer includes a sawtooth divider to                 calculated SDIV value is larger than the maximum allowed
control the spread-modulation rate. Autodetection of            SDIV value in Table 6, set SDIV to the maximum value.
the PCLKOUT operation range guarantees a spread-
Table 4. Cable Equalizer Boost Levels                           Table 5. Parallel Output Spread
       BOOST SETTING               TYPICAL BOOST GAIN                    SS                        SPREAD (%)
          (0x05 D[3:0])                      (dB)                        00         No spread spectrum. Power-up default.
              0000                            2.1                        01         ±2% spread spectrum.
              0001                            2.8                        10         No spread spectrum.
              0010                            3.4                        11         ±4% spread spectrum.
              0011                            4.2
              0100                            5.2
                                                                Table 6. Modulation Coefficients and
              0101                            6.2
                                                                Maximum SDIV Settings
              0110                             7
              0111                            8.2                     SPREAD-            MODULATION
                                                                                                            SDIV UPPER
              1000                            9.4                    SPECTRUM            COEFFICIENT
                                                                                                             LIMIT (dec)
                                                                    SETTING (%)              (dec)
                                             10.7
              1001
                                            Default*                       4                  208                 15
              1010                           11.7                          2                  208                 30
              1011                            13
www.maximintegrated.com                                                                                 Maxim Integrated │ 32


MAX9240A                                          6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                Coax or STP Cable with Line Fault Detect
Additional Error Detection and Correction                         HS/VS Encoding and/or Tracking
In default mode (additional error detection and                   HS/VS encoding by a GMSL serializer allows horizontal
correction disabled), data encoding/decoding is the same          and vertical synchronization signals to be transmitted
as in previous GMSL serializers/deserializers (parity only).      while conserving pixel data bandwidth. With HS/VS encod-
At the serializer, the parallel input word is scrambled and a     ing enabled, 10-bit pixel data with a clock up to 100MHz
parity bit is added. The scrambled word is divided into 3 or      can be transmitted using one video pixel of data per HS/
4 bytes (depending on the BWS setting), 8b/10b encoded,           VS transition vs. 8-bit data with a clock up to 100MHz
and then transmitted serially. At the deserializer, the same      without HS/VS encoding. The deserializer performs HS/
operations are performed in reverse order. The parity bit         VS decoding, tracks the period of the HS/VS signals, and
is used by the deserializer to find the word boundary and         uses voting to filter HS/VS bit errors. When using HS/VS
for error detection. Errors are counted in an error counter       encoding, use a minimum HS/VS low-pulse duration of two
register and an error pin indicates errors.                       PCLKOUT cycles when DBL = 0 on the deserializer. When
The deserializer can use one of two additional error-detection/   DBL = 1, use a minimum HS/VS low-pulse duration of five
correction methods (selectable by register setting):              PCLKOUT cycles and a minimum high-pulse duration of
                                                                  two PCLKOUT cycles. When using hamming code with
1) 6-bit cyclic redundancy check                                  HS/VS encoding, do not send more than two transitions
2) 6-bit hamming code with 16-word interleaving                   every 16 PCLKOUT cycles.
Cyclic Redundancy Check (CRC)                                     When the serializer uses double-input mode (DBL = 1),
When CRC is enabled, the serializer adds 6 bits of CRC            the active duration, plus the blanking duration of HS or
to the input data. This reduces the available bits in the         VS signals, should be an even number of PCLKOUT
input data word by 6, compared to the non-CRC case                cycles. When DBL = 1 in the serializer and DBL = 0 in the
(see Table 1 for details). For example, 16 bits are avail-        deserializer, two pixel clock cycles of HS/VS at the serial-
able for input data instead of 22 bits when BWS = 0, and          izer input are output at the HS0/VS0 and HS1/VS1 output
24 bits instead of 30 bits when BWS = 1.                          of the deserializer in one cycle. The first cycle of HS/VS
                                                                  goes out of HS0/VS0 and the second cycle goes out of
The CRC generator polynomial is x6 + x + 1 (as used in            HS1/VS1. HS1 and VS1 are not used when HVEN = 0.
the ITU-T G704 telecommunication standard).
                                                                  If HS/VS tracking is used without HS/VS encoding, use
The parity bit is still added when CRC is enabled, because        DOUT0 for HSYNC and DOUT1 for VSYNC. In this
it is used for word-boundary detection. When CRC is               case, if DBL values on the serializer/deserializer are
enabled, each data word is scrambled and then the                 different, set the UNEQDBL register bit in the deserializer
6-bit CRC and 1-bit parity are added before the 8b/10b            to 1. If the serializer and deserializer have unequal DBL
encoding.                                                         settings and HVEN = 0, then HS/VS inversion should only
At the deserializer, the CRC code is recalculated. If the         be used on the side that has DBL = 1. HS/VS encoding
recalculated CRC code does not match the received CRC             sends packets when HSYNC or VSYNC is low; use HS/
code, an error is flagged. This CRC error is reported to the      VS inversion register bits if input HSYNC and VSYNC
error counter.                                                    signals use an active-low convention in order to send data
                                                                  packets during the inactive pixel clock periods.
Hamming Code
Hamming code is a simple and effective error-correction           Serial Input
code to detect and/or correct errors. The MAX9240A                The device can receive serial data from two kinds of
deserializer (when used with the MAX9271/MAX9273                  cables: 100Ω twisted pair and 50Ω coax (contact the
GMSL serializers) uses a single-error correction/double-          factory for devices compatible with 75Ω cables).
error detection per pixel hamming-code scheme.
                                                                  Coax-Mode Splitter
The deserializer uses data interleaving for burst error
tolerance. Burst errors up to 11 consecutive bits on              In coax mode, OUT+ and OUT- of the serializer are active.
the serial link are corrected and burst errors up to 31           This enables use as a 1:2 splitter (Figure 31). In coax
consecutive bits are detected.                                    mode, connect OUT+ to IN+ of the deserializer. Connect
                                                                  OUT- to IN- of the second deserializer. Control-channel
Hamming code adds overhead similar to CRC. See Table 1            data is broadcast from the serializer to both deserializers
for details regarding the available input word size.              and their attached peripherals. Assign a unique address
www.maximintegrated.com                                                                                   Maxim Integrated │ 33


MAX9240A                                          6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                             Coax or STP Cable with Line Fault Detect
       GMSL                                     MAX9240A
   SERIALIZER
                                                                      GMSL                                    MAX9240A
            OUT+                                 IN+               SERIALIZER
            OUT-                                 IN-                        OUT+                            IN+
                            OPTIONAL
                        COMPONENTS
                      FOR INCREASED                                         OUT-                            IN-
                                                                                       AVDD
                       POWER-SUPPLY             MAX9240A
                           REJECTION
                                                                                                      OPTIONAL COMPONENTS
                                                 IN+                                         50Ω      FOR INCREASED POWER-SUPPLY
                                                                                                      REJECTION
                                                 IN-
Figure 31. 2:1 Coax-Mode Splitter Connection Diagram           Figure 32. Coax-Mode Connection Diagram
to send control data to one deserializer. Leave all unused     Table 7. Configuration Input Map
IN_ pins unconnected, or connect them to ground through
50Ω and a capacitor for increased power-supply rejection.          CX/TP                         FUNCTION
If OUT- is not used, connect OUT- to AVDD through a 50Ω             High      Coax+ input. Device address 0x90.
resistor (Figure 32). When there are µCs at the serializer,         Mid       Coax- input. Device address 0x92.
and at each deserializer, only one µC can communicate at            Low       Twisted-pair input. Device address 0x90.
a time. Disable one splitter control-channel link to prevent
contention. Use the DIS_REV_P or DIS_REV_N register            the activity on the serial link and then when it locks, it
bits to disable a control-channel link.                        automatically sets its SLEEP register bit to 0.
Cable Type Configuration Input (CX/TP)                         Power-Down Mode
CX/TP determines the power-up state of the serial input.       The deserializer has a power-down mode that further
In coax mode, CX/TP also determines which coax input           reduces power consumption compared to sleep mode.
is active, along with the default device address (Table 7).    Set PWDN low to enter power-down mode. In power-
These functions can be changed after power-up by writing       down mode, the outputs of the device remain in high
to the appropriate register bits.                              impedance. Entering power-down resets the device’s
                                                               registers. Upon exiting power-down, the state of external
Sleep Mode
                                                               pins GPIO1/BWS, GPIO0/DBL, CX/TP, I2CSEL, LCCEN,
The deserializer includes a sleep mode to reduce power         RX/SDA/EDC, TX/SCL/ES, and MS/HVEN are latched.
consumption. The device enters or exits sleep mode by a
command from a local µC or a remote µC using the con-          Configuration Link
trol channel. Set the SLEEP bit to 1 to initiate sleep mode.   The control channel can operate in a low-speed mode
The serializer sleeps immediately after setting its SLEEP      called configuration link in the absence of a clock input.
= 1. The deserializer sleeps after serial link inactivity or   This allows a microprocessor to program configuration
8ms (whichever arrives first) after setting its SLEEP = 1.     registers before starting the video link. An internal oscil-
To wake up from the local side, send an arbitrary control-     lator provides the clock for the configuration link. Set
channel command to the deserializer, wait 5ms for the          CLINKEN = 1 on the serializer to enable the configuration
chip to power up, and then write 0 to the SLEEP register       link. The configuration link is active until the video link is
bit to make the wake-up permanent. To wake up from the         enabled. The video link overrides the configuration link
remote side, enable serialization. To deserializer detects     and attempts to lock when SEREN = 1.
www.maximintegrated.com                                                                                   Maxim Integrated │ 34


MAX9240A                                          6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                 Coax or STP Cable with Line Fault Detect
Link Startup Procedure                                                sensing applications. The control channel is available after
Table 8 lists the startup procedure for video-display appli-          the video link or the configuration link is established. If
cations. Table 9 lists the startup procedure for image-               the deserializer powers up after the serializer, the control
                                                                      channel becomes unavailable until 2ms after power-up.
Table 8. Startup Procedure for Video-Display Applications
  NO.                       µC                                SERIALIZER                               DESERIALIZER
                                               Sets all configuration inputs. If any      Sets all configuration inputs. If any
                                               configuration inputs are available on      configuration inputs are available on
   —      µC connected to serializer.          one end of the link but not on the other,  one end of the link but not on the other,
                                               always connects that configuration input   always connects that configuration input
                                               low.                                       low.
    1     Powers up.                           Powers up and loads default settings.      Powers up and loads default settings.
          Enables configuration link by
          setting CLINKEN = 1 (if not
    2     enabled automatically) and gets      Establishes configuration link.            Locks to configuration link signal.
          an acknowledge. Waits for link to
          be established (~3ms).
          Writes one link configuration
                                                                                          Configuration changed from default
          bit (DRS, BWS, or EDC) in
    3                                          —                                          settings (loss-of-lock can occur when
          the deserializer and gets an
                                                                                          BWS or EDC changes).
          acknowledge.
          Writes corresponding serializer
                                               Configuration changed from default
    4     link configuration bit and gets an                                              Relocks to configuration link signal.
                                               settings.
          acknowledge.
          Waits for link to be established
          (~3ms) and then repeats steps 3
    5                                          —                                          —
          and 4 until all serial link bits are
          configured.
          Writes remaining configuration bits
                                               Configuration changed from default         Configuration changed from default
    6     in the serializer/deserializer and
                                               settings.                                  settings.
          gets an acknowledge.
          Enables video link by setting
          SEREN = 1 and gets an                                                           Locks to serial link signal and begins
    7                                          Begins serializing data.
          acknowledge. Waits for link to be                                               deserializing data.
          established (~3ms).
www.maximintegrated.com                                                                                         Maxim Integrated │ 35


MAX9240A                                                    6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                             Coax or STP Cable with Line Fault Detect
Table 9. Startup Procedure for Image-Sensing Applications
   NO.                       µC                                        SERIALIZER                                       DESERIALIZER
                                                       Sets all configuration inputs. If any
                                                                                                         Sets all configuration inputs. If any
                                                       configuration inputs are available on
                                                                                                         configuration inputs are available on one
    —      µC connected to deserializer.               one end of the link but not on the other,
                                                                                                         end of the link but not on the other, always
                                                       always connects that configuration input
                                                                                                         connects that configuration input low.
                                                       low.
                                                       Powers up and loads default settings.             Powers up and loads default settings.
    1      Powers up.
                                                       Establishes serial link.                          Locks to serial link signal.
           Writes deserializer configuration                                                             Configuration changed from default settings
    3                                                  —
           bits and gets an acknowledge.                                                                 (loss-of-lock can occur).
           Writes serializer configuration
           bits. Cannot get an acknowledge             Configuration changed from default
    4                                                                                                    Relocks the serial link signal.
           (or gets a dummy acknowledge)               settings.
           if loss-of-lock occurred.
           Enables video link by setting
           SEREN = 1 (if not enabled
           automatically). Cannot get an
                                                                                                         Locks to serial link signal and begins
    5      acknowledge (or gets a dummy                Begins serializing data.
                                                                                                         deserializing data.
           acknowledge) if loss-of-lock
           occurred. Waits for link to be
           established (~3ms).
                                                     SLEEP = 1, VIDEO LINK OR CONFIG
                                                         LINK NOT LOCKED AFTER 8ms
                                                                                                                        CONFIG LINK
                                                                                                                                       CONFIG LINK
                                                                                                                         UNLOCKED
                                                     WAKE-UP            POWER-ON        SIGNAL      SERIAL PORT                         OPERATING
                                        SLEEP
                                                      SIGNAL               IDLE       DETECTED        LOCKING                            PROGRAM
                                                                                                                       CONFIG LINK
                                                                                                                                        REGISTERS
                                                                                                                          LOCKED
                                                                                                                                           0      SLEEP
                     SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                           VIDEO LINK                     VIDEO LINK
                                                                                 PWDN = HIGH,   LOCKED                        UNLOCKED
                                     µC SETS SLEEP = 1                           POWER-ON
                     GPI CHANGES FROM
                       LOW TO HIGH OR                                                                               PRBSEN = 0
      SEND GPI TO       HIGH TO LOW                      PWDN = LOW OR    POWER-DOWN              VIDEO LINK                         VIDEO LINK
                                          ALL STATES                            OR                OPERATING                          PRBS TEST
         GMSL                                             POWER-OFF         POWER-OFF                               PRBSEN = 1
       SERIALIZER
                                                                                                      0       SLEEP
Figure 33. State Diagram, Remote Microcontroller Application
www.maximintegrated.com                                                                                                           Maxim Integrated │ 36


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                              Coax or STP Cable with Line Fault Detect
Applications Information                                        In addition, the control channel does not provide arbitration
                                                                between I2C masters on both sides of the link. An acknowl-
Error Checking                                                  edge frame is not generated when communication fails due
The deserializer checks the serial link for errors and stores   to contention. If communication across the serial link is
the number of detected and corrected errors in the 8-bit        not required, the µCs can disable the forward and reverse
registers, DETERR (0x10) and CORRERR (0x12). If a               control channel using the FWDCCEN and REVCCEN bits
large number of 8b/10b errors are detected within a short       (0x04, D[1:0]) in the serializer/deserializer. Communication
duration (error rate > 1/4), the deserializer loses lock and    across the serial link is stopped and contention between
stops the error counter. The deserializer then attempts to      µCs cannot occur.
relock to the serial data. DETERR and CORRERR reset
                                                                As an example of dual µC use in an image-sensing
upon successful video link lock, successful readout of their
                                                                application, the serializer can be in sleep mode and waiting
respective registers (through µC), or whenever autoerror
                                                                for wake-up by the µC on the deserializer side. After wake-
reset is enabled. The deserializer uses a separate PRBS
                                                                up, the serializer-side µC assumes master control of the
register during the internal PRBS test, and DETERR and
                                                                serializer’s registers.
CORRERR are reset to 0x00.
                                                                Changing the Clock Frequency
ERR Output
                                                                It is recommended that the serial link be enabled after
The deserializer has an open-drain ERR output. This
                                                                the video clock (fPCLKOUT) and the control-channel
output asserts low whenever the number of detected/
                                                                clock (fUART/fI2C) are stable. When changing the clock
corrected errors exceeds their respective error thresholds
                                                                frequency, stop the video clock for 5µs, apply the clock
during normal operation, or when at least one PRBS error
                                                                at the new frequency, then restart the serial link or
is detected during PRBS test. ERR deasserts high when-
                                                                toggle SEREN. On-the-fly changes in clock frequency are
ever DETERR and CORRERR reset, due to DETERR/
                                                                possible if the new frequency is immediately stable and
CORRERR readout, video link lock, or autoerror reset.
                                                                without glitches. The reverse control channel remains
Autoerror Reset                                                 unavailable for 350µs after serial link start or stop. When
The default method to reset errors is to read the respec-       using the UART interface, limit on-the-fly changes in fUART
tive error registers in the deserializer (0x10, 0x12, and       to factors of less than 3.5 at a time to ensure that the device
0x13). Autoerror reset clears the error counters DETERR/        recognizes the UART sync pattern. For example, when
CORRERR and the ERR output ~1μs after ERR goes low.             lowering the UART frequency from 1Mbps to 100kbps, first
Autoerror reset is disabled on power-up. Enable autoerror       send data at 333kbps then at 100kbps for reduction ratios
reset through AUTORST (0x08, D2). Autoerror reset does          of 3 and 3.333, respectively.
not run when the device is in PRBS test mode.                   Fast Detection of Loss-of-Synchronization
Dual µC Control                                                 A measure of link quality is the recovery time from loss-of-
Usually systems have one µC to run the control channel,         synchronization. The host can be quickly notified of loss-
located on the serializer side for video-display applica-       of-lock by connecting the deserializer’s LOCK output to
tions or on the deserializer side for image-sensing appli-      the GPI input. If other sources use the GPI input, such as
cations. However, a µC can reside on each side simulta-         a touch-screen controller, the µC can implement a routine
neously and trade off running the control channel. In this      to distinguish between interrupts from loss-of-sync and
case, each µC can communicate with the serializer and           normal interrupts. Reverse control-channel communica-
deserializer and any peripheral devices.                        tion does not require an active forward link to operate and
                                                                accurately tracks the LOCK status of the GMSL link. LOCK
Contention occurs if both µCs attempt to use the control        asserts for video link only and not for the configuration link.
channel at the same time. It is up to the user to prevent
this contention by implementing a higher-level protocol.
www.maximintegrated.com                                                                                   Maxim Integrated │ 37


MAX9240A                                             6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                   Coax or STP Cable with Line Fault Detect
Providing a Frame Sync (Camera Applications)                             level, a pulldown resistor to GND to set a low level, or
The GPI/GPO provides a simple solution for camera                        open to set a midlevel. For digital control, use three-state
applications that require a frame sync signal from the                   logic to drive the three-level logic input.
ECU (e.g., surround-view systems). Connect the ECU                       Configuration Blocking
frame sync signal to the GPI input, and connect the GPO
                                                                         The deserializer can block changes to registers. Set
output to the camera frame sync input. GPI/GPO have
                                                                         CFGBLOCK to make all registers read only. Once set, the
a typical delay of 275µs. Skew between multiple GPI/
                                                                         registers remain blocked until the supplies are removed or
GPO channels is 115µs (max). If a lower skew signal is
                                                                         until PWDN is low.
required, connect the camera’s frame sync input to one of
the GMSL deserializer’s GPIOs and use an I2C broadcast                   Compatibility with other GMSL Devices
write command to change the GPIO output state. This has                  The MAX9240A deserializer is designed to pair with the
a maximum skew of 1.5µs.                                                 MAX9271/MAX9273 serializers, but interoperate with any
Software Programming of the                                              GMSL serializers. See the Table 10 for operating limitations.
Device Addresses                                                         GPIOs
Both the serializer and the deserializer have programmable               The deserializer has two open-drain GPIOs available
device addresses. This allows multiple GMSL devices,                     when not used as configuration inputs. GPIO1OUT and
along with I2C peripherals, to coexist on the same control               GPIO0OUT (0x0E, D3 and D1) set the output state of the
channel. The serializer device address is in register 0x00               GPIOs. Setting the GPIO output bits to 0 pulls the output
of each device, while the deserializer device address is in              low, while setting the bits to 1 leaves the output undriven
register 0x01 of each device. To change a device address,                and pulled high through internal/external pullup resistors.
first write to the device whose address changes (register                The GPIO input buffers are always enabled. The input
0x00 of the serializer for serializer device address change,             states are stored in GPIO1 and GPIO0 (0x0E, D2 and
or register 0x01 of the deserializer for deserializer device             D0). Set GPIO1OUT/GPIO0OUT to 1 when using GPIO1/
address change). Then write the same address into the                    GPIO0 as an input.
corresponding register on the other device (register 0x00
of the deserializer for serializer device address change,                Staggered Parallel Outputs
or register 0x01 of the serializer for deserializer device               The deserializer staggers the parallel data outputs to
address change).                                                         reduce EMI and noise. Staggering outputs also reduces
                                                                         the power-supply transient requirements. By default, the
Three-Level Configuration Inputs
                                                                         deserializer staggers outputs according to Table 11. Disable
CX/TP is a three-level input that controls the serial-                   output staggering through the DISSTAG bit (0x08, D3).
interface configuration and power-up defaults. Connect
CX/TP through a pullup resistor to IOVDD to set a high
Table 10. MAX9240A Feature Compatibility
       MAX9240A FEATURE                                                     GMSL DESERIALIZER
  HSYNC/VSYNC encoding               If feature not supported in the serializer, must be turned off in the deserializer.
  Hamming-code error correction      If feature not supported in the serializer, must be turned off in the deserializer.
  I2C-to-I2C                         If feature not supported in the serializer, must use UART-to-I2C or UART-to-UART.
  CRC error detection                If feature not supported in the serializer, must be turned off in the deserializer.
                                     If feature not supported in the serializer, the data is inputted as a single word at 1/2 the output
  Double output
                                     frequency.
                                     If feature not supported in the deserializer, must connect unused serial output through 200nF
  Coax
                                     and 50Ω in series to AVDD and set the reverse control-channel amplitude to 100mV.
  I2S encoding                       If feature is supported in the serializer, must disable I2S in the serializer.
www.maximintegrated.com                                                                                              Maxim Integrated │ 38


MAX9240A                                         6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                Coax or STP Cable with Line Fault Detect
Table 11. Staggered Output Delay
                                                                           OUTPUT DELAY RELATIVE TO DOUT0 (ns)
                            OUTPUT
                                                                          DISSTAG = 0                         DISSTAG = 1
               DOUT0–DOUT5, DOUT21, DOUT22                                       0                                  0
              DOUT6–DOUT10, DOUT23, DOUT24                                      0.5                                 0
                        DOUT11–DOUT15                                            1                                  0
                        DOUT16–DOUT20                                           1.5                                 0
                           PCLKOUT                                             0.75                                 0
Table 12. Double-Function Configuration
              GPIO0/DBL        GPIO1/BWS               MS/HVEN
  LCCEN                                                                  RX/SDA/EDC FUNCTION              TX/SCL/ES FUNCTION
              FUNCTION          FUNCTION              FUNCTION
                                                        MS input
             Functions as      Functions as
    High                                          (low = base mode,        UART/I2C input/output           UART/I2C input/output
                 GPIO               GPIO
                                                 high = bypass mode)
               DBL input         BWS input            HVEN input                  EDC input                       ES input
             (low = single      (low = 24-bit        (low = HS/VS          (low = error detection/         (low = valid DOUT_ on
    Low          input,            mode,          encoding disabled,         correction disabled,        rising edge of PCLKOUT,
             high = double     high = 32-bit         high = HS/VS          high = error detection/         high = valid DOUT_ on
                 input)            mode)          encoding enabled)          correction enabled)        falling edge of PCLKOUT)
Table 13. Line Fault Mapping
      REGISTER ADDRESS               BITS      NAME         VALUE                           LINE FAULT TYPE
                                                              00      Negative cable wire shorted to supply voltage
                                                              01      Negative cable wire shorted to ground
                                    D[3:2]     LFNEG
                                                              10      Normal operation
                                                              11      Negative cable wire disconnected
              0x14
                                                              00      Positive cable wire shorted to supply voltage
                                                              01      Positive cable wire shorted to ground
                                    D[1:0]     LFPOS
                                                              10      Normal operation
                                                              11      Positive cable wire disconnected
Local Control-Channel Enable (LCCEN)                               required external resistor connections. LFLT goes low
The deserializer provides inputs for limited configura-            when a line fault is detected and LFLT goes high when
tion of the device when a µC is not connected. Connect             the line returns to normal. The line-fault failure type is
LCCEN = low upon power-up to disable the local control             stored in 0x14 D[3:0] of the deserializer. Filter LFLT with
channel and enable the double-function configuration               the µC to reduce the detector’s susceptibility to temporary
inputs (Table 12). All input configuration states are latched      ground shifts. The fault detector threshold voltages are
at power-up.                                                       referenced to the deserializer ground. Additional passive
                                                                   components set the DC level of the cable (Figure 4). If the
Line-Fault Detection                                               serializer and GMSL deserializer grounds are different,
The line-fault detector in the deserializer monitors for line      the link DC voltage during normal operation can vary and
failures such as short to ground, short to battery, and            cross one of the fault detection thresholds.
open link for system fault diagnosis. Figure 4 shows the
www.maximintegrated.com                                                                                        Maxim Integrated │ 39


MAX9240A                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                              Coax or STP Cable with Line Fault Detect
For the fault-detection circuit, select the resistor’s power    transmission line impedance (usually 100Ω differential and
rating to handle a short to the battery. In coax mode,          50Ω single-ended). This leaves the capacitor selection to
leave the unused line-fault inputs unconnected. To detect       change the system time constant. Use 0.22µF or larger
the short-together case, refer to Application Note 4709:        high-frequency surface-mount ceramic capacitors, with
MAX9259 GMSL Line-Fault Detection. Table 13 lists the           sufficient voltage rating to withstand a short to battery, to
mapping for line-fault types.                                   pass the lower speed reverse control-channel signal. Use
                                                                capacitors with a case size less than 3.2mm x 1.6mm to
Internal Input Pulldowns                                        have lower parasitic effects to the high-speed signal.
The control and configuration inputs, except three-level
inputs, include a pulldown resistor to GND. External            Power-Supply Circuits and Bypassing
pulldown resistors are not needed.                              The deserializer uses an AVDD and DVDD of 1.7V to 1.9V.
                                                                All inputs and outputs, except for the serial input, derive
Choosing I2C/UART Pullup Resistors                              power from an IOVDD of 1.7V to 3.6V that scales with
The I2C and UART open-drain lines require a pullup              IOVDD. Proper voltage-supply bypassing is essential for
resistor to provide a logic-high level. There are tradeoffs     high-frequency circuit stability. The GPI-to-GPO delay is
between power dissipation and speed, and a compromise           0.35ms (max). Keep the time between GPI transmissions
may be required when choosing pullup resistor values.           to a minimum 0.35ms.
Every device connected to the bus introduces some
capacitance even when the device is not in operation. I2C       Power-Supply Table
specifies 300ns rise times (30% to 70%) for fast mode,          Power-supply currents shown in the Electrical
which is defined for data rates up to 400kbps (see the I2C      Characteristics table are the sum of the currents from
specifications in the AC Electrical Characteristics table       AVDD, DVDD, and IOVDD. Typical currents from the
for details). To meet the fast-mode rise-time requirement,      individual power supplies are shown in Table 14.
choose the pullup resistors so that rise time tR = 0.85 x
RPULLUP x CBUS < 300ns. The waveforms are not recog-            Cables and Connectors
nized if the transition time becomes too slow. The deserial-    Interconnect for CML typically has a differential
izer supports I2C/UART rates up to 1Mbps (UART-to-I2C           impedance of 100Ω. Use cables and connectors that have
mode) and 400kbps (I2C-to-I2C mode).                            matched differential impedance to minimize impedance
                                                                discontinuities. Coax cables typically have a characteristic
AC-Coupling                                                     impedance of 50Ω (contact the factory for 75Ω operation).
AC-coupling isolates the receiver from DC voltages up           Table 15 lists the suggested cables and connectors used
to the voltage rating of the capacitor. Capacitors at the       in the GMSL link.
serializer output and at the deserializer input are needed
for proper link operation and to provide protection if either   Table 14. Typical Power-Supply Currents
end of the cable is shorted to a battery. AC-coupling
blocks low-frequency ground shifts and low-frequency
                                                                (Using Worst-Case Input Pattern)
common-mode noise.                                                PCLK (MHz)      AVDD (mA)      DVDD (mA)      IOVDD (mA)
Selection of AC-Coupling Capacitors                                    25            25.1            9.2             10.3
Voltage droop and the digital sum variation (DSV) of trans-            50            33.3           13.7             13.3
mitted symbols cause signal transitions to start from dif-
ferent voltage levels. Because the transition time is fixed,
                                                                Table 15. Suggested Connectors and
starting the signal transition from different voltage levels
causes timing jitter. The time constant for an AC-coupled       Cables for GMSL
link needs to be chosen to reduce droop and jitter to an           SUPPLIER        CONNECTOR             CABLE          TYPE
acceptable level. The RC network for an AC-coupled link           Rosenberger    59S2AX-400A5-Y          RG174          Coax
consists of the CML/coax receiver termination resistor
                                                                  JAE                MX38-FF          A-BW-Lxxxxx        STP
(RTR), the CML/coax driver termination resistor (RTD),
and the series AC-coupling capacitors (C). The RC time                                                  F-2WME
                                                                  Nissei             GT11L-2S                            STP
constant, for four equal-value series capacitors, is (C x                                                AWG28
(RTD + RTR))/4. RTD and RTR are required to match the             Rosenberger    D4S10A-40ML5-Z        Dacar 538         STP
www.maximintegrated.com                                                                                  Maxim Integrated │ 40


MAX9240A                                        6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                            Coax or STP Cable with Line Fault Detect
Board Layout
Separate the LVCMOS logic signals and CML/coax high-                                             RD
                                                                                      1MΩ      1.5kΩ
speed signals to prevent crosstalk. Use a four-layer PCB
with separate layers for power, ground, CML/coax, and                        CHARGE-CURRENT- DISCHARGE
LVCMOS logic signals. Layout PCB traces close to each                         LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
other for a 100Ω differential characteristic impedance.              VOLTAGE              CS  STORAGE            DEVICE
The trace dimensions depend on the type of trace used                                  100pF  CAPACITOR          UNDER
                                                                       DC
                                                                                                                  TEST
(microstrip or stripline). Note that two 50Ω PCB traces do           SOURCE
not have 100Ω differential impedance when brought close
together—the impedance goes down when the traces
are brought closer. Use a 50Ω trace for the single-ended
output when driving coax.                                     Figure 34. Human Body Model ESD Test Circuit
Route the PCB traces        for differential CML channel in
parallel to maintain        the differential characteristic
                                                                                                 RD
impedance. Avoid vias.      Keep PCB traces that make up                                       330Ω
a differential pair equal   length to avoid skew within the
differential pair.                                                           CHARGE-CURRENT- DISCHARGE
                                                                              LIMIT RESISTOR RESISTANCE
ESD Protection                                                        HIGH-
                                                                     VOLTAGE              CS  STORAGE            DEVICE
                                                                                       150pF                     UNDER
ESD tolerance is rated for Human Body Model, IEC                       DC                     CAPACITOR
                                                                                                                  TEST
61000-4-2, and ISO 10605. The ISO 10605 and IEC                      SOURCE
61000-4-2 standards specify ESD tolerance for electronic
systems. The serial link inputs are rated for ISO 10605
ESD protection and IEC 61000-4-2 ESD protection. All
pins are tested for the Human Body Model. The Human           Figure 35 IEC 61000-4-2 Contact Discharge ESD Test Circuit
Body Model discharge components are CS = 100pF and
RD = 1.5kΩ (Figure 34). The IEC 61000-4-2 discharge
                                                                                                 RD
components are CS = 150pF and RD = 330Ω (Figure 35).                                            2kΩ
The ISO 10605 discharge components are CS = 330pF
and RD = 2kΩ (Figure 36).                                                    CHARGE-CURRENT- DISCHARGE
                                                                              LIMIT RESISTOR RESISTANCE
                                                                      HIGH-
                                                                                          CS  STORAGE            DEVICE
                                                                     VOLTAGE
                                                                                       330pF  CAPACITOR          UNDER
                                                                       DC
                                                                                                                  TEST
                                                                     SOURCE
                                                              Figure 36. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                                 Maxim Integrated │ 41


MAX9240A                               6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                   Coax or STP Cable with Line Fault Detect
Table 16. Register Table
 REGISTER                                                                                                DEFAULT
               BITS       NAME    VALUE                           FUNCTION
 ADDRESS                                                                                                   VALUE
               D[7:1]     SERID  XXXXXXX   Serializer device address.                                     1000000
    0x00
                 D0         —        0     Reserved.                                                          0
                                           Deserializer device address. Default address is                1001000,
               D[7:1]     DESID  XXXXXXX
                                           determined by the state of the CX/TP input (Table 8).          1001001
    0x01
                                     0     Normal operation.
                 D0     CFGBLOCK                                                                              0
                                     1     Registers 0x00 to 0x1F are read only.
                                    00     No spread spectrum.
                                    01     ±2% spread spectrum.
               D[7:6]       SS                                                                               00
                                    10     No spread spectrum.
                                    11     ±4% spread spectrum.
               D[5:4]       —       01     Reserved.                                                         01
                                    00     12.5MHz to 25MHz pixel clock.
    0x02                            01     25MHz to 50MHz pixel clock.
               D[3:2]     PRNG                                                                               11
                                    10     Do not use.
                                    11     Automatically detect the pixel clock range.
                                    00     0.5Gbps to 1Gbps serial-data rate.
                                    01     1Gbps to 1.5Gbps serial-data rate.
               D[1:0]     SRNG                                                                               11
                                    10     Automatically detect serial-data rate.
                                    11     Automatically detect serial-data rate.
                                    00     Calibrate spread-modulation rate only once after locking.
                                           Calibrate spread-modulation rate every 2ms after
                                    01
                                           locking.
               D[7:6]    AUTOFM            Calibrate spread-modulation rate every 16ms after                 00
                                    10
                                           locking.
    0x03                                   Calibrate spread-modulation rate every 256ms after
                                    11
                                           locking.
                 D5         —        0     Reserved.                                                          0
                                  00000    Autocalibrate sawtooth divider.
               D[4:0]      SDIV            Manual SDIV setting. See the Manual Programming of              00000
                                  XXXXX
                                           the Spread-Spectrum Divider section.
www.maximintegrated.com                                                                           Maxim Integrated │ 42


MAX9240A                                 6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                     Coax or STP Cable with Line Fault Detect
Table 16. Register Table (continued)
 REGISTER                                                                                                  DEFAULT
               BITS         NAME  VALUE                            FUNCTION
 ADDRESS                                                                                                     VALUE
                                      0      LOCK output is low.                                                0
                 D7       LOCKED
                                      1      LOCK output is high.                                          (read only)
                                      0      Enable PCLKOUT, DOUT_ and I2S outputs.
                 D6       OUTENB                                                                                0
                                      1      Disable PCLKOUT, DOUT_ and I2S outputs.
                                      0      Disable PRBS test.
                 D5       PRBSEN                                                                                0
                                      1      Enable PRBS test.
                                      0      Normal mode.
                 D4        SLEEP                                                                                0
                                      1      Activate sleep mode.
    0x04                             00      Local control channel uses I2C when I2CSEL = 0.
               D[3:2]     INTTYPE    01      Local control channel uses UART when I2CSEL = 0.                  01
                                   10, 11    Local control channel disabled.
                                      0      Disable reverse control channel to serializer (sending).
                 D1      REVCCEN                                                                                1
                                      1      Enable reverse control channel to serializer (sending).
                                             Disable forward control channel from serializer
                                      0
                                             (receiving).
                 D0      FWDCCEN                                                                                1
                                             Enable forward control channel from serializer
                                      1
                                             (receiving).
                                             I2C conversion sends the register address when
                                      0
                                             converting UART to I2C.
                 D7     I2CMETHOD                                                                               0
                                             Disable sending of I2C register address when
                                      1
                                             converting UART to I2C (command-byte-only mode).
                                      0      Normal parallel output driver current.
                 D6          DCS                                                                                0
                                      1      Boosted parallel output driver current.
                                      0      Partial periodic HS/VS tracking.
                 D5     HVTRMODE                                                                                1
                                      1      Full periodic HS/VS tracking.
                                      0      Equalizer disabled. Power-up default.
                 D4         ENEQ                                                                                0
                                      1      Equalizer enabled.
                                   0000      2.1dB equalizer-boost gain.
    0x05                           0001      2.8dB equalizer-boost gain.
                                   0010      3.4dB equalizer-boost gain.
                                   0011      4.2dB equalizer-boost gain.
                                   0100      5.2dB equalizer-boost gain.
                                   0101      6.2dB equalizer-boost gain.
               D[3:0]     EQTUNE   0110      7dB equalizer-boost gain.                                        1001
                                    0111     8.2dB equalizer-boost gain.
                                   1000      9.4dB equalizer-boost gain.
                                   1001      10.7dB equalizer-boost gain. Power-up default.
                                   1010      11.7dB equalizer-boost gain.
                                   1011      13dB equalizer-boost gain.
                                   11XX      Do not use.
www.maximintegrated.com                                                                             Maxim Integrated │ 43


MAX9240A                              6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                   Coax or STP Cable with Line Fault Detect
Table 16. Register Table (continued)
 REGISTER                                                                                               DEFAULT
               BITS      NAME    VALUE                            FUNCTION
 ADDRESS                                                                                                  VALUE
    0x06       D[7:0]      —    00000010  Reserved.                                                     00000010
                                          Single-input mode. Power-up default when LCCEN =
                                    0
                                          high or GPIO0/DBL = low.
                 D7       DBL                                                                              0, 1
                                          Double-input mode. Power-up default when LCCEN =
                                    1
                                          low and GPIO0/DBL = high.
                                    0     High data-rate mode.
                 D6       DRS                                                                                0
                                    1     Low data-rate mode.
                                          24-bit mode. Power-up default when LCCEN = high
                                    0
                                          or GPIO1/BWS = low.
                 D5       BWS                                                                              0, 1
                                          32-bit mode. Power-up default when LCCEN = low and
                                    1
                                          GPIO1/BWS = high.
                                          Output data valid on rising edge of PCLKOUT.
                                          Power-up default when LCCEN = high or TX/SCL/ES
                                    0
                                          = low. Do not change this value while the pixel clock is
                                          running.
                 D4        ES                                                                              0, 1
                                          Output data valid on falling edge of PCLKOUT.
                                          Power-up default when LCCEN = low and TX/SCL/
                                    1
                                          ES = high. Do not change this value while the pixel
    0x07                                  clock is running.
                                          HS/VS tracking disabled. Power-up default when
                                    0
                                          LCCEN = high or MS/HVEN = low.
                 D3     HVTRACK                                                                            0, 1
                                          HS/VS tracking enabled. Power-up default when
                                    1
                                          LCCEN = low and MS/HVEN = high.
                                          HS/VS encoding disabled. Power-up default when
                                    0
                                          LCCEN = high or MS/HVEN = low.
                 D2      HVEN                                                                              0, 1
                                          HS/VS encoding enabled. Power-up default when
                                    1
                                          LCCEN = low and MS/HVEN = high.
                                          1-bit parity error detection (GMSL compatible).
                                   00     Power-up default when LCCEN = high or RX/SDA/
                                          EDC = low.
                                   01     6-bit CRC error detection.
               D[1:0]     EDC                                                                             00, 10
                                          6-bit hamming code (single-bit error correct, double-
                                   10     bit error detect) and 16-word interleaving. Power-up
                                          default when LCCEN = low and RX/SDA/EDC = high.
                                   11     Do not use.
www.maximintegrated.com                                                                          Maxim Integrated │ 44


MAX9240A                                6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                    Coax or STP Cable with Line Fault Detect
Table 16. Register Table (continued)
 REGISTER                                                                                                  DEFAULT
               BITS       NAME   VALUE                             FUNCTION
 ADDRESS                                                                                                     VALUE
                                    0       No VS or DOUT0 inversion.
                                            Invert VS when HVEN = 1. Invert DOUT0 when
                 D7       INVVS             HVEN = 0.                                                           0
                                    1
                                            Do not use if DBL = 0 in the deserializer and DBL = 1 in
                                            the serializer.
                                    0       No HS or DOUT1 inversion.
                                            Invert HS when HVEN = 1. Invert DOUT1 when
                 D6       INVHS                                                                                 0
                                    1       HVEN = 0. Do not use if DBL = 0 in the deserializer and
                                            DBL = 1 in the serializer.
                 D5         —       0       Reserved.                                                           0
                                    0       Serializer DBL is not the same as deserializer.
    0x08         D4     UNEQDBL             Serializer DBL same as deserializer (set to 1 only when             0
                                    1
                                            HVEN = 0 and HVTRACK = 1).
                                    0       Enable staggered outputs.
                 D3     DISSTAG                                                                                 0
                                    1       Disable staggered outputs.
                                    0       Do not automatically reset error registers and outputs.
                 D2     AUTORST             Automatically reset DETERR and CORRERR registers                    0
                                    1
                                            1μs after ERR asserts.
                                   00       ERR asserts when DETERR is larger than DETTHR.
                                            ERR asserts when CORRERR is larger than
                                   01
               D[1:0]    ERRSEL             CORRTHR.                                                           00
                                            ERR asserts when DETERR is larger than DETTHR or
                                  10, 11
                                            CORRERR is larger than CORRTHR.
               D[7:1]   I2CSRCA XXXXXXX     I2C address translator source A.                                0000000
    0x09
                 D0         —       0       Reserved.                                                           0
               D[7:1]   I2CDSTA XXXXXXX     I2C address translator destination A.                           0000000
    0x0A
                 D0         —       0       Reserved.                                                           0
               D[7:1]   I2CSRCB XXXXXXX     I2C address translator source B.                                0000000
    0x0B
                 D0         —       0       Reserved.                                                           0
               D[7:1]   I2CDSTB XXXXXXX     I2C address translator destination B.                           0000000
    0x0C
                 D0         —       0       Reserved.                                                           0
www.maximintegrated.com                                                                             Maxim Integrated │ 45


MAX9240A                                 6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                     Coax or STP Cable with Line Fault Detect
Table 16. Register Table (continued)
 REGISTER                                                                                                 DEFAULT
               BITS        NAME     VALUE                           FUNCTION
 ADDRESS                                                                                                    VALUE
                                             Acknowledge not generated when forward channel is
                                       0
                                             not available.
                 D7     I2CLOCACK                                                                               1
                                             I2C-to-I2C slave generates local acknowledge when
                                       1
                                             forward channel is not available.
                                      00     352ns/117ns I2C setup/hold time.
                                      01     469ns/234ns I2C setup/hold time.
               D[6:5]    I2CSLVSH                                                                              01
                                      10     938ns/352ns I2C setup/hold time.
                                      11     1046ns/469ns I2C setup/hold time.
                                     000     8.47kbps (typ) I2C-to-I2C master bit-rate setting.
                                     001     28.3kbps (typ) I2C-to-I2C master bit-rate setting.
    0x0D
                                     010     84.7kbps (typ) I2C-to-I2C master bit-rate setting.
                                     011     105kbps (typ) I2C-to-I2C master bit-rate setting.
               D[4:2]    I2CMSTBT                                                                             101
                                     100     173kbps (typ) I2C-to-I2C master bit-rate setting.
                                     101     339kbps (typ) I2C-to-I2C master bit-rate setting.
                                     110     533kbps (typ) I2C-to-I2C master bit-rate setting.
                                     111     837kbps (typ) I2C-to-I2C master bit-rate setting.
                                      00     64µs (typ) I2C-to-I2C slave remote timeout.
                                      01     256µs (typ) I2C-to-I2C slave remote timeout.
               D[1:0]    I2CSLVTO                                                                              10
                                      10     1024µs (typ) I2C-to-I2C slave remote timeout.
                                      11     No I2C-to-I2C slave remote timeout.
               D[7:6]       —         01     Reserved.                                                         01
                                       0     Disable GPI-to-GPO signal transmission to serializer.
                 D5        GPIEN                                                                                1
                                       1     Enable GPI-to-GPO signal transmission to serializer.
                                       0     GPI input is low.                                                  0
                 D4        GPIIN
                                       1     GPI input is high.                                           (read only)
                                       0     Set GPIO1 to low.
                 D3      GPIO1OUT                                                                               1
    0x0E                               1     Set GPIO1 to high.
                                       0     GPIO1 input is low.                                                0
                 D2       GPIO1IN
                                       1     GPIO1 input is high.                                         (read only)
                                       0     Set GPIO0 to low.
                 D1      GPIO0OUT                                                                               1
                                       1     Set GPIO0 to high.
                                       0     GPIO0 input is low.                                                0
                 D0       GPIO0IN
                                       1     GPIO0 input is high.                                         (read only)
    0x0F       D[7:0]     DETTHR  XXXXXXXX   Error threshold for detected errors.                         00000000
                                                                                                          00000000
    0x10       D[7:0]     DETERR  XXXXXXXX   Detected error counter.
                                                                                                          (read only)
    0x11       D[7:0]    CORRTHR  XXXXXXXX   Error threshold for corrected errors.                        00000000
                                                                                                          00000000
    0x12       D[7:0]    CORRERR  XXXXXXXX   Corrected error counter.
                                                                                                          (read only)
                                                                                                          00000000
    0x13       D[7:0]    PRBSERR  XXXXXXXX   PRBS error counter.
                                                                                                          (read only)
www.maximintegrated.com                                                                            Maxim Integrated │ 46


MAX9240A                                 6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                     Coax or STP Cable with Line Fault Detect
Table 16. Register Table (continued)
 REGISTER                                                                                         DEFAULT
               BITS       NAME     VALUE                            FUNCTION
 ADDRESS                                                                                            VALUE
                                       0     PRBS test not completed.                                   0
                 D7     PRBSOK
                                       1     PRBS test completed with success.                    (read only)
                                                                                                      000
               D[6:4]       —        000     Reserved.
                                                                                                  (read only)
                                      00     Negative cable wire shorted to supply voltage
                                      01     Negative cable wire shorted to ground                     10
    0x14       D[3:2]    LFNEG
                                      10     Normal operation                                     (read only)
                                      11     Negative cable wire disconnected
                                      00     Positive cable wire shorted to supply voltage
                                      01     Positive cable wire shorted to ground                     10
               D[1:0]    LFPOS
                                      10     Normal operation                                     (read only)
                                      11     Positive cable wire disconnected
    0x15       D[7:0]       —    00100XXX    Reserved.                                            00100XXX
    0x16       D[7:0]       —     00110000   Reserved.                                             00110000
    0x17       D[7:0]       —     01010100   Reserved.                                            01010100
    0x18       D[7:0]       —     00110000   Reserved.                                             00110000
    0x19       D[7:0]       —     11001000   Reserved.                                             11001000
                                                                                                  00000000
    0x1A       D[7:0]       —    XXXXXXXX    Reserved.
                                                                                                  (read only)
                                                                                                  00000000
    0x1B       D[7:0]       —    XXXXXXXX    Reserved.
                                                                                                  (read only)
                                                                                                  00000000
    0x1C       D[7:0]       —    XXXXXXXX    Reserved.
                                                                                                  (read only)
                                       0     CX/TP input is low.                                        0
                 D7       CXTP
                                       1     CX/TP input is high.                                 (read only)
                                       0     CXSEL is 0.                                                0
                 D6      CXSEL
                                       1     CXSEL is 1.                                          (read only)
                                       0     Input is low.                                              0
    0x1D         D5      I2CSEL
                                       1     Input is high.                                       (read only)
                                       0     Input is low.                                              0
                 D4      LCCEN
                                       1     Input is high.                                       (read only)
                                                                                                     0000
               D[3:0]       —       XXXX     Reserved.
                                                                                                  (read only)
                                                                                                   00001100
    0x1E       D[7:0]       ID    00001100   Device identifier (MAX9240A = 0x0C).
                                                                                                  (read only)
                                                                                                      000
               D[7:5]       —        000     Reserved.
                                                                                                  (read only)
    0x1F                               0     Not HDCP capable.                                          0
                 D4       CAPS
                                       1     HDCP capable.                                        (read only)
               D[3:0]   REVISION    XXXX     Device revision.                                     (read only)
www.maximintegrated.com                                                                    Maxim Integrated │ 47


MAX9240A                                              6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                     Coax or STP Cable with Line Fault Detect
Typical Application Circuit
                                                          CAMERA APPLICATION
         PCLK                 PCLKIN                                                                     PCLKOUT                   PCLK
          DATA                DIN0–DIN9                                                             DOUT0–DOUT9                    DATA
            FS                GPO
                              CONF1
     CAMERA                                                                                                                           GPU
                              CONF0
                                                                                                 MAX9240A
                                   MAX9271                            45.3kΩ         45.3kΩ
                                                                                             LMN0
                                                                                             LMN1     RX/SDA/EDC                   TX
                                                                                                                                        UART
                                                                                                        TX/SCL/ES                  RX
                                                                      4.99kΩ        4.99kΩ
  TO PERIPHERALS                                                                                              LFLT              LFLT
                              RX/SDA/EDC    OUT+                                             IN+               GPI              FS
                                                                                                             LOCK
                              TX/SCL/DBL     OUT-                                            IN-
                                                                                                            CX/ TP
                              LCCEN
                                                   49.9kΩ      49.9kΩ
                                                                                                                                      ECU
                               NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
Ordering Information                                                       Package Information
                                                                           For the latest package outline information and land patterns
           PART            TEMP RANGE             PIN-PACKAGE
                                                                           (footprints), go to www.maximintegrated.com/packages. Note
  MAX9240AGTM+            -40°C to +105°C          48 TQFN-EP*             that a “+”, “#”, or “-” in the package code indicates RoHS status
  MAX9240AGTM/V+**        -40°C to +105°C          48 TQFN-EP*             only. Package drawings may show a different suffix character, but
+Denotes a lead(Pb)-free/RoHS-compliant package.                           the drawing pertains to the package regardless of RoHS status.
/V denotes an automotive qualified part.
                                                                              PACKAGE            PACKAGE           OUTLINE           LAND
*EP = Exposed pad.
                                                                                 TYPE              CODE              NO.       PATTERN NO.
**Future product—contact factory for availability.
                                                                             48 TQFN-EP           T4877+4          21-0144          90-0130
Chip Information
PROCESS: BiCMOS
www.maximintegrated.com                                                                                                   Maxim Integrated │ 48


MAX9240A                                                       6.25MHz to 100MHz, 25-Bit GMSL Deserializer for
                                                                                Coax or STP Cable with Line Fault Detect
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                3/14        Initial release                                                                                                       —
        1                8/15        Corrected typos and unclear text in data sheet                                                                      1–48
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2015 Maxim Integrated Products, Inc. │ 49


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9240AGTM/V+ MAX9240AGTM/V+T
