# ğŸ“š TÃ i Liá»‡u Tá»•ng Há»£p Dá»± Ãn AXI - Comprehensive Documentation

> **TÃ i liá»‡u nÃ y tá»•ng há»£p táº¥t cáº£ thÃ´ng tin tá»« cÃ¡c README.md trong dá»± Ã¡n, Ä‘Æ°á»£c tá»• chá»©c má»™t cÃ¡ch logic vÃ  dá»… tÃ¬m kiáº¿m.**

**Cáº­p nháº­t láº§n cuá»‘i**: 2025-11-24

---

## ğŸ“– Má»¥c Lá»¥c

1. [Tá»•ng Quan Dá»± Ãn](#tá»•ng-quan-dá»±-Ã¡n)
2. [Kiáº¿n TrÃºc Há»‡ Thá»‘ng](#kiáº¿n-trÃºc-há»‡-thá»‘ng)
3. [Source Code](#source-code)
4. [Documentation](#documentation)
5. [Simulation & Synthesis](#simulation--synthesis)
6. [Testbenches](#testbenches)
7. [HÆ°á»›ng Dáº«n Sá»­ Dá»¥ng](#hÆ°á»›ng-dáº«n-sá»­-dá»¥ng)
8. [Troubleshooting](#troubleshooting)

---

## ğŸ¯ Tá»•ng Quan Dá»± Ãn

### Má»¥c ÄÃ­ch

Dá»± Ã¡n AXI lÃ  má»™t há»‡ thá»‘ng tÃ­ch há»£p AXI4 Interconnect vá»›i:
- **SERV RISC-V Processor**: Bit-serial RISC-V core (world's smallest RISC-V CPU)
- **ALU Master**: Custom AXI master cho ALU operations
- **AXI4 Interconnect**: Full-featured interconnect há»— trá»£ 2 masters, 4 slaves
- **Memory Slaves**: AXI4 memory slaves (ROM, RAM)

### Cáº¥u TrÃºc Dá»± Ãn

```
AXI/
â”œâ”€â”€ src/              # Source code RTL
â”‚   â”œâ”€â”€ axi_interconnect/  # AXI Interconnect core
â”‚   â”œâ”€â”€ wrapper/          # Wrapper modules
â”‚   â”œâ”€â”€ cores/            # CPU cores (SERV, ALU)
â”‚   â””â”€â”€ common/           # Common utilities
â”‚
â”œâ”€â”€ docs/             # Documentation
â”‚   â”œâ”€â”€ architecture/     # Kiáº¿n trÃºc há»‡ thá»‘ng
â”‚   â”œâ”€â”€ axi_interconnect_signals/  # Signals documentation
â”‚   â”œâ”€â”€ design_notes/     # Ghi chÃº thiáº¿t káº¿
â”‚   â””â”€â”€ meta/             # Meta documentation
â”‚
â”œâ”€â”€ sim/              # Simulation files
â”‚   â”œâ”€â”€ quartus/          # Quartus project
â”‚   â””â”€â”€ modelsim/         # ModelSim project
â”‚
â”œâ”€â”€ tb/               # Testbenches
â”‚   â”œâ”€â”€ interconnect_tb/  # AXI Interconnect testbenches
â”‚   â”œâ”€â”€ wrapper_tb/       # Wrapper testbenches
â”‚   â””â”€â”€ utils_tb/         # Utility testbenches
â”‚
â””â”€â”€ tools/            # Utility scripts
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc Há»‡ Thá»‘ng

### Há»‡ Thá»‘ng ChÃ­nh: Dual Master System IP

**Top-Level Module**: `dual_master_system_ip`

```
[SERV RISC-V]    [ALU Master]
      |                |
      +--------+-------+
               |
    [AXI Interconnect (2M, 4S)]
               |
      +--------+--------+--------+--------+
      |        |        |        |        |
  [Inst Mem] [Data Mem] [ALU Mem] [Reserved]
```

### Kiáº¿n TrÃºc Chi Tiáº¿t

#### 1. SERV RISC-V to AXI4 Flow

```
[SERV RISC-V Core]
       |
   +---+---+
   |       |
[ibus]  [dbus]
(Wishbone RO) (Wishbone RW)
   |       |
[wb2axi_] [wb2axi_]
[read]    [write]
   |       |
[AXI M0]  [AXI M1]
   |       |
   +---+---+
       |
[AXI Interconnect]
       |
   +---+---+
   |       |
[Inst Mem] [Data Mem]
```

#### 2. AXI Interconnect

- **2 Masters**: SERV (2 ports), ALU Master
- **4 Slaves**: Instruction Memory, Data Memory, ALU Memory, Reserved
- **Arbitration**: Round-robin, QoS-based
- **Address Decoding**: Configurable address ranges

### TÃ i Liá»‡u Kiáº¿n TrÃºc

ğŸ“– **Báº¯t Ä‘áº§u tá»« Ä‘Ã¢y**: [architecture/SYSTEM_DIAGRAM.md](architecture/SYSTEM_DIAGRAM.md)

- **[SYSTEM_DIAGRAM.md](architecture/SYSTEM_DIAGRAM.md)** - SÆ¡ Ä‘á»“ tá»•ng thá»ƒ (ASCII art)
- **[SYSTEM_DIAGRAM_MERMAID.md](architecture/SYSTEM_DIAGRAM_MERMAID.md)** - SÆ¡ Ä‘á»“ Mermaid (interactive)
- **[SYSTEM_ARCHITECTURE.md](architecture/SYSTEM_ARCHITECTURE.md)** - Chi tiáº¿t kiáº¿n trÃºc tá»«ng module
- **[CONNECTION_DIAGRAM.md](architecture/CONNECTION_DIAGRAM.md)** - SÆ¡ Ä‘á»“ káº¿t ná»‘i chi tiáº¿t
- **[AXI_INTERCONNECT_CONFLICTS.md](architecture/AXI_INTERCONNECT_CONFLICTS.md)** - PhÃ¢n tÃ­ch xung Ä‘á»™t vÃ  arbitration

---

## ğŸ’» Source Code

### Wrapper Modules (`src/wrapper/`)

Wrapper modules tÃ­ch há»£p SERV RISC-V vÃ  ALU Master vá»›i AXI4 Interconnect.

#### Cáº¥u TrÃºc

```
src/wrapper/
â”œâ”€â”€ converters/           # Wishbone to AXI converters
â”‚   â”œâ”€â”€ wb2axi_read.v    # Wishbone â†’ AXI4 Read
â”‚   â”œâ”€â”€ wb2axi_write.v   # Wishbone â†’ AXI4 Write
â”‚   â””â”€â”€ serv_axi_wrapper.v  # SERV to AXI4 wrapper
â”‚
â”œâ”€â”€ systems/             # System integration modules
â”‚   â”œâ”€â”€ serv_axi_system.v           # SERV system
â”‚   â”œâ”€â”€ dual_master_system.v       # SERV + ALU Master
â”‚   â”œâ”€â”€ alu_master_system.v        # ALU Master system
â”‚   â”œâ”€â”€ axi_interconnect_wrapper.v  # AXI Interconnect wrapper (read-only)
â”‚   â””â”€â”€ axi_interconnect_2m4s_wrapper.v  # AXI Interconnect wrapper (2M, 4S, full AXI4)
â”‚
â”œâ”€â”€ ip/                  # Self-contained IP modules
â”‚   â”œâ”€â”€ serv_axi_system_ip.v       # SERV IP module
â”‚   â””â”€â”€ dual_master_system_ip.v    # Dual Master IP module â­
â”‚
â””â”€â”€ memory/              # AXI memory slave modules
    â”œâ”€â”€ axi_rom_slave.v            # Read-only memory
    â”œâ”€â”€ axi_memory_slave.v         # Read-write memory
    â””â”€â”€ Simple_Memory_Slave.v     # Simple memory (no ID)
```

#### Modules Chi Tiáº¿t

**ğŸ“– Xem chi tiáº¿t**: [src/wrapper/README.md](../../src/wrapper/README.md)

##### Converters
- **wb2axi_read.v**: Chuyá»ƒn Ä‘á»•i Wishbone read-only â†’ AXI4 Read channels
- **wb2axi_write.v**: Chuyá»ƒn Ä‘á»•i Wishbone read-write â†’ AXI4 Write channels
- **serv_axi_wrapper.v**: Top-level wrapper káº¿t ná»‘i SERV vá»›i AXI4

##### Systems
- **serv_axi_system.v**: Complete SERV RISC-V system vá»›i AXI Interconnect
- **dual_master_system.v**: Dual master system (SERV + ALU Master) vá»›i external memory
- **alu_master_system.v**: ALU Master system vá»›i multiple masters
- **axi_interconnect_wrapper.v**: Wrapper cho AXI_Interconnect (read-only interface)
- **axi_interconnect_2m4s_wrapper.v**: Wrapper cho AXI_Interconnect_Full (2M, 4S, full AXI4)

##### IP Modules (Khuyáº¿n Nghá»‹)
- **serv_axi_system_ip.v**: Self-contained SERV RISC-V IP module
- **dual_master_system_ip.v**: â­ **Self-contained Dual Master System IP** (Khuyáº¿n nghá»‹ sá»­ dá»¥ng)

##### Memory Slaves
- **axi_rom_slave.v**: AXI4 Read-Only Memory (instruction memory)
- **axi_memory_slave.v**: AXI4 Read-Write Memory (data memory)
- **Simple_Memory_Slave.v**: Simple memory slave (khÃ´ng dÃ¹ng ID)

### AXI Interconnect Core (`src/axi_interconnect/rtl/`)

```
src/axi_interconnect/rtl/
â”œâ”€â”€ core/                    # Top-level modules
â”‚   â”œâ”€â”€ AXI_Interconnect_Full.v    # Full AXI4 (2M, 4S)
â”‚   â”œâ”€â”€ AXI_Interconnect.v         # Read-only wrapper
â”‚   â””â”€â”€ AXI_Interconnect_2S_RDONLY.v
â”‚
â”œâ”€â”€ arbitration/            # Arbitration logic
â”‚   â”œâ”€â”€ Read_Arbiter.v
â”‚   â”œâ”€â”€ Write_Arbiter.v
â”‚   â”œâ”€â”€ Write_Arbiter_RR.v
â”‚   â””â”€â”€ Qos_Arbiter.v
â”‚
â”œâ”€â”€ channel_controllers/    # Channel controllers
â”‚   â”œâ”€â”€ read/
â”‚   â”‚   â”œâ”€â”€ AR_Channel_Controller_Top.v
â”‚   â”‚   â””â”€â”€ Controller.v
â”‚   â””â”€â”€ write/
â”‚       â”œâ”€â”€ AW_Channel_Controller_Top.v
â”‚       â”œâ”€â”€ WD_Channel_Controller_Top.v
â”‚       â””â”€â”€ BR_Channel_Controller_Top.v
â”‚
â”œâ”€â”€ datapath/              # MUX/DEMUX
â”‚   â”œâ”€â”€ mux/
â”‚   â””â”€â”€ demux/
â”‚
â”œâ”€â”€ decoders/              # Address decoders
â”‚   â”œâ”€â”€ Read_Addr_Channel_Dec.v
â”‚   â”œâ”€â”€ Write_Addr_Channel_Dec.v
â”‚   â””â”€â”€ Write_Resp_Channel_Dec.v
â”‚
â”œâ”€â”€ handshake/             # Handshake logic
â”‚   â”œâ”€â”€ AW_HandShake_Checker.v
â”‚   â”œâ”€â”€ WD_HandShake.v
â”‚   â””â”€â”€ WR_HandShake.v
â”‚
â”œâ”€â”€ buffers/               # FIFO/Queue buffers
â”‚   â”œâ”€â”€ Queue.v
â”‚   â””â”€â”€ Resp_Queue.v
â”‚
â””â”€â”€ utils/                 # Utility modules
    â”œâ”€â”€ Raising_Edge_Det.v
    â””â”€â”€ Faling_Edge_Detc.v
```

### CPU Cores (`src/cores/`)

- **serv/**: SERV RISC-V processor (bit-serial, world's smallest RISC-V CPU)
- **alu/**: ALU Master (custom AXI master)

---

## ğŸ“š Documentation

### TÃ i Liá»‡u ChÃ­nh

#### 1. Kiáº¿n TrÃºc & Thiáº¿t Káº¿ (`docs/architecture/`)

ğŸ“– **Báº¯t Ä‘áº§u tá»« Ä‘Ã¢y**: [architecture/README.md](architecture/README.md)

- **[SYSTEM_DIAGRAM.md](architecture/SYSTEM_DIAGRAM.md)** â­ - SÆ¡ Ä‘á»“ tá»•ng thá»ƒ há»‡ thá»‘ng
- **[SYSTEM_DIAGRAM_MERMAID.md](architecture/SYSTEM_DIAGRAM_MERMAID.md)** - SÆ¡ Ä‘á»“ Mermaid
- **[SYSTEM_ARCHITECTURE.md](architecture/SYSTEM_ARCHITECTURE.md)** - Chi tiáº¿t kiáº¿n trÃºc
- **[CONNECTION_DIAGRAM.md](architecture/CONNECTION_DIAGRAM.md)** - SÆ¡ Ä‘á»“ káº¿t ná»‘i
- **[AXI_INTERCONNECT_CONFLICTS.md](architecture/AXI_INTERCONNECT_CONFLICTS.md)** - PhÃ¢n tÃ­ch xung Ä‘á»™t

#### 2. Signals Documentation (`docs/axi_interconnect_signals/`)

ğŸ“– **Xem**: [axi_interconnect_signals/README.md](axi_interconnect_signals/README.md)

- **[README.md](axi_interconnect_signals/README.md)** - Báº£ng tÃ­n hiá»‡u Ä‘áº§u vÃ o/Ä‘áº§u ra
- **[Quartus_Warnings_Analysis.md](axi_interconnect_signals/Quartus_Warnings_Analysis.md)** - PhÃ¢n tÃ­ch warnings tá»« Quartus
- **[Device_Change_Summary.md](axi_interconnect_signals/Device_Change_Summary.md)** - TÃ³m táº¯t thay Ä‘á»•i device
- **[Wrapper_Optimization_Guide.md](axi_interconnect_signals/Wrapper_Optimization_Guide.md)** - HÆ°á»›ng dáº«n tá»‘i Æ°u wrapper
- **[Controller_Warnings_Analysis.md](axi_interconnect_signals/Controller_Warnings_Analysis.md)** - PhÃ¢n tÃ­ch warnings trong Controller

#### 3. Design Notes (`docs/design_notes/`)

ğŸ“– **Xem**: [design_notes/README.md](design_notes/README.md)

- **[AXI_INTERCONNECT_TEST_DESIGN.txt](design_notes/AXI_INTERCONNECT_TEST_DESIGN.txt)** - Äá» Ã¡n test AXI Interconnect

#### 4. Meta Documentation (`docs/meta/`)

ğŸ“– **Xem**: [meta/README.md](meta/README.md)

- **[DOCUMENTATION_REVIEW.md](meta/DOCUMENTATION_REVIEW.md)** - ÄÃ¡nh giÃ¡ tÃ i liá»‡u
- **[REORGANIZATION_PLAN.md](meta/REORGANIZATION_PLAN.md)** - Káº¿ hoáº¡ch tá»• chá»©c láº¡i
- **[PROJECT_STRUCTURE_ANALYSIS.md](meta/PROJECT_STRUCTURE_ANALYSIS.md)** - PhÃ¢n tÃ­ch cáº¥u trÃºc dá»± Ã¡n
- **[PROJECT_STRUCTURE_SUMMARY.md](meta/PROJECT_STRUCTURE_SUMMARY.md)** - TÃ³m táº¯t cáº¥u trÃºc

### TÃ i Liá»‡u KhÃ¡c

- **user_guides/**: HÆ°á»›ng dáº«n sá»­ dá»¥ng (Ä‘ang phÃ¡t triá»ƒn)
- **specifications/**: Äáº·c táº£ ká»¹ thuáº­t (Ä‘ang phÃ¡t triá»ƒn)
- **api_reference/**: API Reference (Ä‘ang phÃ¡t triá»ƒn)
- **changelog/**: Lá»‹ch sá»­ thay Ä‘á»•i (Ä‘ang phÃ¡t triá»ƒn)

---

## ğŸ”¬ Simulation & Synthesis

### Quartus II (`sim/quartus/`)

ğŸ“– **Xem chi tiáº¿t**: [sim/quartus/README.md](../../sim/quartus/README.md)

#### Quick Start

```bash
# Má»Ÿ Quartus
quartus AXI_PROJECT.qpf
```

#### ThÃªm File Má»›i

```tcl
# Trong Quartus TCL Console
cd D:/AXI/sim/quartus
source add_files.tcl
```

#### Top-Level Entity Options

1. **dual_master_system_ip** â­ **KHUYáº¾N NGHá»Š**
   - Complete IP module vá»›i SERV + ALU Master
   - Integrated memory slaves
   - No external connections needed

2. **serv_axi_system_ip**
   - SERV RISC-V IP module
   - Integrated instruction vÃ  data memory

3. **AXI_Interconnect_Full**
   - Chá»‰ AXI Interconnect

4. CÃ¡c options khÃ¡c: `dual_master_system`, `serv_axi_system`, `serv_axi_wrapper`, `alu_master_system`

#### Scripts

- **add_files.tcl** â­ - Tá»± Ä‘á»™ng thÃªm file má»›i vÃ o project
- **add_all_source_files.tcl** - Reset láº¡i project (thÃªm táº¥t cáº£ file)

#### Device Configuration

- **Current Device**: EP2C70F672C6 (Cyclone II)
- **Previous Devices**: EP2C35F672C6, EP2C50F672C6 (khÃ´ng Ä‘á»§ I/O pins)

### ModelSim (`sim/modelsim/`)

ğŸ“– **Xem chi tiáº¿t**: [sim/modelsim/docs/README.md](../../sim/modelsim/docs/README.md)

#### Quick Start

```bash
# RISC-V System
cd sim/modelsim
run_riscv.bat

# Dual Master System IP
run_dual_master_ip_test.bat
```

#### TCL Scripts

- **scripts/compile/**: Compilation scripts
- **scripts/sim/**: Simulation scripts
- **scripts/project/**: Project management scripts

---

## ğŸ§ª Testbenches

### Wrapper Testbenches (`tb/wrapper_tb/`)

ğŸ“– **Xem chi tiáº¿t**: [tb/wrapper_tb/README.md](../../tb/wrapper_tb/README.md)

#### Cáº¥u TrÃºc

```
tb/wrapper_tb/
â”œâ”€â”€ testbenches/
â”‚   â”œâ”€â”€ serv/              # SERV RISC-V testbenches
â”‚   â”œâ”€â”€ dual_master/       # Dual Master System testbenches
â”‚   â””â”€â”€ alu_master/        # ALU Master System testbenches
â””â”€â”€ programs/              # Test programs (hex files)
```

#### Cháº¡y Testbench

```tcl
# Trong ModelSim TCL Console
cd D:/AXI/sim/modelsim

# SERV RISC-V
source scripts/sim/run_riscv_test.tcl

# Dual Master IP
source scripts/sim/run_dual_master_ip_test.tcl

# ALU Master
source scripts/sim/run_wrapper_test.tcl
```

### Utils Testbenches (`tb/utils_tb/`)

ğŸ“– **Xem chi tiáº¿t**: [tb/utils_tb/README.md](../../tb/utils_tb/README.md)

- **edge_detectors/**: Edge detector testbenches
- **mux_demux/**: MUX/Demux testbenches
- **utils_tb_all.v**: All-in-one testbench suite

### Interconnect Testbenches (`tb/interconnect_tb/`)

- **core/**: Core testbenches
- **channel_controllers/**: Controller testbenches
- **datapath/**: Datapath testbenches
- **arbitration/**: Arbitration testbenches

---

## ğŸš€ HÆ°á»›ng Dáº«n Sá»­ Dá»¥ng

### Cho NgÆ°á»i Má»›i

1. **Äá»c**: [architecture/SYSTEM_DIAGRAM.md](architecture/SYSTEM_DIAGRAM.md) - Tá»•ng quan há»‡ thá»‘ng
2. **Xem**: [architecture/SYSTEM_DIAGRAM_MERMAID.md](architecture/SYSTEM_DIAGRAM_MERMAID.md) - SÆ¡ Ä‘á»“ trá»±c quan
3. **Hiá»ƒu**: [architecture/SYSTEM_ARCHITECTURE.md](architecture/SYSTEM_ARCHITECTURE.md) - Chi tiáº¿t kiáº¿n trÃºc

### Cho Developer

1. **Thiáº¿t káº¿**: [architecture/SYSTEM_ARCHITECTURE.md](architecture/SYSTEM_ARCHITECTURE.md)
2. **Káº¿t ná»‘i**: [architecture/CONNECTION_DIAGRAM.md](architecture/CONNECTION_DIAGRAM.md)
3. **Xung Ä‘á»™t**: [architecture/AXI_INTERCONNECT_CONFLICTS.md](architecture/AXI_INTERCONNECT_CONFLICTS.md)
4. **Test**: [design_notes/AXI_INTERCONNECT_TEST_DESIGN.txt](design_notes/AXI_INTERCONNECT_TEST_DESIGN.txt)

### Cho Integrator

1. **Tá»•ng quan**: [architecture/SYSTEM_DIAGRAM.md](architecture/SYSTEM_DIAGRAM.md)
2. **Ports**: [architecture/SYSTEM_ARCHITECTURE.md](architecture/SYSTEM_ARCHITECTURE.md) - Section 1.5
3. **Wiring**: [architecture/CONNECTION_DIAGRAM.md](architecture/CONNECTION_DIAGRAM.md)
4. **Wrapper**: [src/wrapper/README.md](../../src/wrapper/README.md)

### Sá»­ Dá»¥ng IP Modules (Khuyáº¿n Nghá»‹)

```verilog
// Dual Master System IP
dual_master_system_ip #(
    .INST_MEM_SIZE(8192),
    .DATA_MEM_SIZE(8192),
    .ALU_MEM_SIZE(4096)
) u_dual_master_ip (
    .ACLK(aclk),
    .ARESETN(aresetn),
    .i_timer_irq(timer_irq),
    .alu_master_start(start),
    .alu_master_busy(busy),
    .alu_master_done(done),
    .inst_mem_ready(inst_ready),
    .data_mem_ready(data_ready),
    .alu_mem_ready(alu_ready)
);
```

---

## ğŸ”§ Troubleshooting

### Quartus Issues

#### Pin Placement Errors

**Lá»—i**: `Can't place X pins with 3.3-V LVTTL I/O standard because Fitter has only Y such free pins available`

**Giáº£i phÃ¡p**:
1. Thay Ä‘á»•i device sang EP2C70F672C6 (hoáº·c device lá»›n hÆ¡n)
2. Tá»‘i Æ°u wrapper Ä‘á»ƒ giáº£m I/O pins (xem [Wrapper_Optimization_Guide.md](axi_interconnect_signals/Wrapper_Optimization_Guide.md))

#### Top-Level Entity Not Found

**Giáº£i phÃ¡p**:
- Set top-level entity trong Project Settings
- Hoáº·c cháº¡y `add_all_source_files.tcl` (tá»± Ä‘á»™ng set)

#### Design Unit Not Found

**Giáº£i phÃ¡p**:
- Kiá»ƒm tra file Ä‘Ã£ Ä‘Æ°á»£c thÃªm vÃ o project chÆ°a
- Cháº¡y `add_files.tcl` Ä‘á»ƒ add file
- Kiá»ƒm tra thá»© tá»± compile (dependencies pháº£i compile trÆ°á»›c)

### ModelSim Issues

#### File Not Found

**Giáº£i phÃ¡p**:
- Kiá»ƒm tra paths trong TCL scripts
- Sá»­ dá»¥ng relative paths tá»« `sim/modelsim/`

#### Compilation Errors

**Giáº£i phÃ¡p**:
- Compile dependencies trÆ°á»›c
- Kiá»ƒm tra include paths

---

## ğŸ“Š Tá»•ng Káº¿t

### Äiá»ƒm Máº¡nh

âœ… Cáº¥u trÃºc rÃµ rÃ ng vÃ  logic  
âœ… TÃ i liá»‡u Ä‘áº§y Ä‘á»§ vÃ  cÃ³ tá»• chá»©c  
âœ… Wrapper modules dá»… sá»­ dá»¥ng  
âœ… IP modules self-contained  
âœ… Testbenches Ä‘áº§y Ä‘á»§  

### Cáº§n Cáº£i Thiá»‡n

âš ï¸ Má»™t sá»‘ tÃ i liá»‡u Ä‘ang phÃ¡t triá»ƒn (user_guides, specifications, api_reference)  
âš ï¸ Cáº§n tá»‘i Æ°u wrapper Ä‘á»ƒ giáº£m I/O pins (náº¿u cáº§n)  

---

## ğŸ”— LiÃªn Káº¿t Nhanh

### Source Code
- [Wrapper Modules](../../src/wrapper/README.md)
- [AXI Interconnect Signals](axi_interconnect_signals/README.md)

### Documentation
- [Architecture](architecture/README.md)
- [Design Notes](design_notes/README.md)
- [Meta Documentation](meta/README.md)

### Simulation
- [Quartus](../../sim/quartus/README.md)
- [ModelSim](../../sim/modelsim/docs/README.md)

### Testbenches
- [Wrapper Testbenches](../../tb/wrapper_tb/README.md)
- [Utils Testbenches](../../tb/utils_tb/README.md)

---

## ğŸ“ Cáº­p Nháº­t TÃ i Liá»‡u

Khi thÃªm tÃ i liá»‡u má»›i:

1. **ThÃªm vÃ o má»¥c lá»¥c** trong README.md tÆ°Æ¡ng á»©ng
2. **Cáº­p nháº­t cross-references** giá»¯a cÃ¡c file
3. **Kiá»ƒm tra tÃ­nh nháº¥t quÃ¡n** vá»›i code thá»±c táº¿
4. **Cáº­p nháº­t file nÃ y** náº¿u cáº§n

---

**TÃ i liá»‡u nÃ y tá»•ng há»£p tá»« táº¥t cáº£ README.md trong dá»± Ã¡n, Ä‘Æ°á»£c cáº­p nháº­t láº§n cuá»‘i: 2025-11-24**

