







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5_(
.param .u32 _Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1[48],
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2[48]
)
{
.reg .pred %p<18>;
.reg .b16 %rs<3>;
.reg .f32 %f<25>;
.reg .b32 %r<115>;
.reg .b64 %rd<49>;


ld.param.u32 %r50, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_0];
ld.param.v2.u32 {%r51, %r52}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+40];
ld.param.v2.u32 {%r53, %r54}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+16];
ld.param.v2.u32 {%r59, %r60}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+40];
ld.param.v2.u32 {%r63, %r64}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+16];
ld.param.v2.u32 {%r69, %r70}, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_5d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r74, %r71, %r72, %r73;
setp.ge.s32	%p1, %r74, %r50;
@%p1 bra BB0_14;

mul.lo.s32 %r75, %r61, %r62;
rem.s32 %r80, %r74, %r75;
rem.s32 %r19, %r80, %r62;
div.s32 %r20, %r80, %r62;
div.s32 %r21, %r74, %r75;
setp.eq.s32	%p2, %r51, %r61;
setp.eq.s32	%p3, %r54, %r64;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r52, %r62;
and.pred %p6, %p4, %p5;
@%p6 bra BB0_8;
bra.uni BB0_2;

BB0_8:
setp.lt.s32	%p14, %r56, 1;
@%p14 bra BB0_14;

mul.lo.s32 %r100, %r21, %r57;
cvt.s64.s32	%rd31, %r100;
mul.lo.s32 %r101, %r20, %r58;
cvt.s64.s32	%rd32, %r101;
mul.lo.s32 %r102, %r19, %r55;
cvt.s64.s32	%rd33, %r102;
add.s64 %rd34, %rd32, %rd33;
add.s64 %rd7, %rd34, %rd31;
mul.lo.s32 %r103, %r21, %r67;
cvt.s64.s32	%rd35, %r103;
mul.lo.s32 %r104, %r20, %r68;
cvt.s64.s32	%rd36, %r104;
mul.lo.s32 %r105, %r19, %r65;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd8, %rd38, %rd35;
mov.u32 %r113, 0;

BB0_10:
setp.lt.s32	%p15, %r53, 1;
@%p15 bra BB0_13;

mul.lo.s32 %r107, %r113, %r59;
cvt.s64.s32	%rd39, %r107;
add.s64 %rd9, %rd7, %rd39;
mul.lo.s32 %r108, %r113, %r69;
cvt.s64.s32	%rd40, %r108;
add.s64 %rd10, %rd8, %rd40;
mov.u32 %r114, 0;

BB0_12:
mul.lo.s32 %r109, %r114, %r60;
cvt.s64.s32	%rd41, %r109;
add.s64 %rd42, %rd9, %rd41;
shl.b64 %rd43, %rd42, 1;
add.s64 %rd44, %rd1, %rd43;
ld.global.u16 %rs2, [%rd44];
mul.lo.s32 %r110, %r114, %r70;
cvt.s64.s32	%rd45, %r110;
add.s64 %rd46, %rd10, %rd45;
shl.b64 %rd47, %rd46, 1;
add.s64 %rd48, %rd2, %rd47;
st.global.u16 [%rd48], %rs2;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p16, %r114, %r53;
@%p16 bra BB0_12;

BB0_13:
add.s32 %r113, %r113, 1;
setp.lt.s32	%p17, %r113, %r56;
@%p17 bra BB0_10;
bra.uni BB0_14;

BB0_2:
cvt.rn.f32.s32	%f4, %r54;
cvt.rn.f32.s32	%f5, %r64;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r51;
cvt.rn.f32.s32	%f8, %r61;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r52;
cvt.rn.f32.s32	%f11, %r62;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r81, %r51, -1;
cvt.rn.f32.s32	%f16, %r81;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r82, %r52, -1;
cvt.rn.f32.s32	%f20, %r82;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r83, %r54, -1;
cvt.rn.f32.s32	%f24, %r83;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r56, 1;
@%p10 bra BB0_14;

cvt.rzi.s32.f32	%r85, %f3;
mul.lo.s32 %r86, %r85, %r57;
cvt.s64.s32	%rd13, %r86;
cvt.rzi.s32.f32	%r87, %f1;
mul.lo.s32 %r88, %r87, %r58;
cvt.s64.s32	%rd14, %r88;
cvt.rzi.s32.f32	%r89, %f2;
mul.lo.s32 %r90, %r89, %r55;
cvt.s64.s32	%rd15, %r90;
add.s64 %rd16, %rd15, %rd14;
add.s64 %rd3, %rd16, %rd13;
mul.lo.s32 %r91, %r21, %r67;
cvt.s64.s32	%rd17, %r91;
mul.lo.s32 %r92, %r20, %r68;
cvt.s64.s32	%rd18, %r92;
mul.lo.s32 %r93, %r19, %r65;
cvt.s64.s32	%rd19, %r93;
add.s64 %rd20, %rd18, %rd19;
add.s64 %rd4, %rd20, %rd17;
mov.u32 %r111, 0;

BB0_4:
setp.lt.s32	%p11, %r53, 1;
@%p11 bra BB0_7;

mul.lo.s32 %r95, %r111, %r59;
cvt.s64.s32	%rd21, %r95;
add.s64 %rd5, %rd3, %rd21;
mul.lo.s32 %r96, %r111, %r69;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd6, %rd4, %rd22;
mov.u32 %r112, 0;

BB0_6:
mul.lo.s32 %r97, %r112, %r60;
cvt.s64.s32	%rd23, %r97;
add.s64 %rd24, %rd5, %rd23;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd1, %rd25;
ld.global.u16 %rs1, [%rd26];
mul.lo.s32 %r98, %r112, %r70;
cvt.s64.s32	%rd27, %r98;
add.s64 %rd28, %rd6, %rd27;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd2, %rd29;
st.global.u16 [%rd30], %rs1;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r53;
@%p12 bra BB0_6;

BB0_7:
add.s32 %r111, %r111, 1;
setp.lt.s32	%p13, %r111, %r56;
@%p13 bra BB0_4;

BB0_14:
ret;
}


.visible .entry _Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5_(
.param .u32 _Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1[48],
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2[48]
)
{
.reg .pred %p<20>;
.reg .b16 %rs<6>;
.reg .f32 %f<28>;
.reg .b32 %r<128>;
.reg .b64 %rd<53>;


ld.param.u32 %r53, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+40];
ld.param.v2.u32 {%r56, %r57}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+32];
ld.param.v2.u32 {%r58, %r59}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+24];
ld.param.v2.u32 {%r60, %r61}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+16];
ld.param.v2.u32 {%r62, %r63}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1+8];
ld.param.u64 %rd1, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_1];
ld.param.v2.u32 {%r64, %r65}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+40];
ld.param.v2.u32 {%r66, %r67}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+32];
ld.param.v2.u32 {%r68, %r69}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+24];
ld.param.v2.u32 {%r70, %r71}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+16];
ld.param.v2.u32 {%r72, %r73}, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2+8];
ld.param.u64 %rd15, [_Z35nearest_neighbor_5d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES5__param_2];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd15;
mov.u32 %r74, %ntid.x;
mov.u32 %r75, %ctaid.x;
mov.u32 %r76, %tid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
setp.ge.s32	%p1, %r77, %r53;
@%p1 bra BB1_16;

mul.lo.s32 %r78, %r64, %r65;
rem.s32 %r83, %r77, %r78;
rem.s32 %r19, %r83, %r65;
div.s32 %r20, %r83, %r65;
div.s32 %r21, %r77, %r78;
setp.eq.s32	%p2, %r54, %r64;
setp.eq.s32	%p3, %r57, %r67;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r55, %r65;
and.pred %p6, %p4, %p5;
@%p6 bra BB1_10;
bra.uni BB1_2;

BB1_10:
setp.lt.s32	%p16, %r59, 1;
@%p16 bra BB1_16;

mul.lo.s32 %r112, %r21, %r70;
cvt.s64.s32	%rd35, %r112;
mul.lo.s32 %r113, %r20, %r71;
cvt.s64.s32	%rd36, %r113;
mul.lo.s32 %r114, %r19, %r68;
cvt.s64.s32	%rd37, %r114;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd10, %rd38, %rd35;
mul.lo.s32 %r115, %r21, %r60;
cvt.s64.s32	%rd39, %r115;
mul.lo.s32 %r116, %r20, %r61;
cvt.s64.s32	%rd40, %r116;
mul.lo.s32 %r117, %r19, %r58;
cvt.s64.s32	%rd41, %r117;
add.s64 %rd42, %rd40, %rd41;
add.s64 %rd11, %rd42, %rd39;
mov.u32 %r126, 0;

BB1_12:
setp.lt.s32	%p17, %r56, 1;
@%p17 bra BB1_15;

mul.lo.s32 %r119, %r126, %r72;
cvt.s64.s32	%rd43, %r119;
add.s64 %rd12, %rd10, %rd43;
mul.lo.s32 %r120, %r126, %r62;
cvt.s64.s32	%rd44, %r120;
add.s64 %rd13, %rd11, %rd44;
mov.u32 %r127, 0;

BB1_14:
mul.lo.s32 %r121, %r127, %r73;
cvt.s64.s32	%rd45, %r121;
add.s64 %rd46, %rd12, %rd45;
shl.b64 %rd47, %rd46, 1;
add.s64 %rd48, %rd3, %rd47;
ld.global.u16 %rs5, [%rd48];
mul.lo.s32 %r122, %r127, %r63;
cvt.s64.s32	%rd49, %r122;
add.s64 %rd50, %rd13, %rd49;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd2, %rd51;
st.global.u16 [%rd52], %rs5;
add.s32 %r127, %r127, 1;
setp.lt.s32	%p18, %r127, %r56;
@%p18 bra BB1_14;

BB1_15:
add.s32 %r126, %r126, 1;
setp.lt.s32	%p19, %r126, %r59;
@%p19 bra BB1_12;
bra.uni BB1_16;

BB1_2:
cvt.rn.f32.s32	%f4, %r57;
cvt.rn.f32.s32	%f5, %r67;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r54;
cvt.rn.f32.s32	%f8, %r64;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r55;
cvt.rn.f32.s32	%f11, %r65;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r84, %r54, -1;
cvt.rn.f32.s32	%f16, %r84;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r85, %r55, -1;
cvt.rn.f32.s32	%f20, %r85;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r86, %r57, -1;
cvt.rn.f32.s32	%f24, %r86;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r59, 1;
@%p10 bra BB1_16;

cvt.rzi.s32.f32	%r88, %f3;
mul.lo.s32 %r89, %r21, %r70;
cvt.s64.s32	%rd16, %r89;
mul.lo.s32 %r90, %r20, %r71;
cvt.s64.s32	%rd17, %r90;
mul.lo.s32 %r91, %r19, %r68;
cvt.s64.s32	%rd18, %r91;
add.s64 %rd19, %rd17, %rd18;
add.s64 %rd4, %rd19, %rd16;
mul.lo.s32 %r92, %r88, %r60;
cvt.s64.s32	%rd20, %r92;
cvt.rzi.s32.f32	%r93, %f1;
mul.lo.s32 %r94, %r93, %r61;
cvt.s64.s32	%rd21, %r94;
cvt.rzi.s32.f32	%r95, %f2;
mul.lo.s32 %r96, %r95, %r58;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd23, %rd22, %rd21;
add.s64 %rd5, %rd23, %rd20;
mov.u32 %r123, 0;

BB1_4:
setp.lt.s32	%p11, %r56, 1;
@%p11 bra BB1_9;

mul.lo.s32 %r98, %r123, %r72;
cvt.s64.s32	%rd24, %r98;
add.s64 %rd6, %rd4, %rd24;
mul.lo.s32 %r99, %r123, %r62;
cvt.s64.s32	%rd25, %r99;
add.s64 %rd7, %rd5, %rd25;
mov.u32 %r124, 0;

BB1_6:
mul.lo.s32 %r100, %r124, %r73;
cvt.s64.s32	%rd26, %r100;
add.s64 %rd27, %rd6, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd3, %rd28;
ld.global.u16 %rs1, [%rd29];
mul.lo.s32 %r101, %r124, %r63;
cvt.s64.s32	%rd30, %r101;
add.s64 %rd31, %rd7, %rd30;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd2, %rd32;
add.s64 %rd34, %rd1, %rd32;
and.b64 %rd8, %rd34, 2;
sub.s64 %rd9, %rd33, %rd8;
ld.global.u32 %r125, [%rd9];

BB1_7:
mov.u32 %r25, %r125;
shr.u32 %r102, %r25, 16;
setp.eq.s64	%p12, %rd8, 0;
selp.b32	%r103, %r25, %r102, %p12;
cvt.u16.u32	%rs2, %r103;

	{ cvt.f32.f16 %f25, %rs2;}


	
	{ cvt.f32.f16 %f26, %rs1;}


	add.f32 %f27, %f25, %f26;

	{ cvt.rn.f16.f32 %rs4, %f27;}


	cvt.u32.u16	%r104, %rs4;
shl.b32 %r105, %r104, 16;
and.b32 %r106, %r25, 65535;
or.b32 %r107, %r105, %r106;
and.b32 %r108, %r25, -65536;
or.b32 %r109, %r104, %r108;
selp.b32	%r110, %r109, %r107, %p12;
atom.global.cas.b32 %r125, [%rd9], %r25, %r110;
setp.ne.s32	%p13, %r25, %r125;
@%p13 bra BB1_7;

add.s32 %r124, %r124, 1;
setp.lt.s32	%p14, %r124, %r56;
@%p14 bra BB1_6;

BB1_9:
add.s32 %r123, %r123, 1;
setp.lt.s32	%p15, %r123, %r59;
@%p15 bra BB1_4;

BB1_16:
ret;
}


.visible .entry _Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3_(
.param .u32 _Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1[48],
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2[48]
)
{
.reg .pred %p<18>;
.reg .f32 %f<27>;
.reg .b32 %r<115>;
.reg .b64 %rd<49>;


ld.param.u32 %r50, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r51, %r52}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+40];
ld.param.v2.u32 {%r53, %r54}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r59, %r60}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+40];
ld.param.v2.u32 {%r63, %r64}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r69, %r70}, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_5d_kernelIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r74, %r71, %r72, %r73;
setp.ge.s32	%p1, %r74, %r50;
@%p1 bra BB2_14;

mul.lo.s32 %r75, %r61, %r62;
rem.s32 %r80, %r74, %r75;
rem.s32 %r19, %r80, %r62;
div.s32 %r20, %r80, %r62;
div.s32 %r21, %r74, %r75;
setp.eq.s32	%p2, %r51, %r61;
setp.eq.s32	%p3, %r54, %r64;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r52, %r62;
and.pred %p6, %p4, %p5;
@%p6 bra BB2_8;
bra.uni BB2_2;

BB2_8:
setp.lt.s32	%p14, %r56, 1;
@%p14 bra BB2_14;

mul.lo.s32 %r100, %r21, %r57;
cvt.s64.s32	%rd31, %r100;
mul.lo.s32 %r101, %r20, %r58;
cvt.s64.s32	%rd32, %r101;
mul.lo.s32 %r102, %r19, %r55;
cvt.s64.s32	%rd33, %r102;
add.s64 %rd34, %rd32, %rd33;
add.s64 %rd7, %rd34, %rd31;
mul.lo.s32 %r103, %r21, %r67;
cvt.s64.s32	%rd35, %r103;
mul.lo.s32 %r104, %r20, %r68;
cvt.s64.s32	%rd36, %r104;
mul.lo.s32 %r105, %r19, %r65;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd8, %rd38, %rd35;
mov.u32 %r113, 0;

BB2_10:
setp.lt.s32	%p15, %r53, 1;
@%p15 bra BB2_13;

mul.lo.s32 %r107, %r113, %r59;
cvt.s64.s32	%rd39, %r107;
add.s64 %rd9, %rd7, %rd39;
mul.lo.s32 %r108, %r113, %r69;
cvt.s64.s32	%rd40, %r108;
add.s64 %rd10, %rd8, %rd40;
mov.u32 %r114, 0;

BB2_12:
mul.lo.s32 %r109, %r114, %r60;
cvt.s64.s32	%rd41, %r109;
add.s64 %rd42, %rd9, %rd41;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd44, %rd1, %rd43;
ld.global.f32 %f26, [%rd44];
mul.lo.s32 %r110, %r114, %r70;
cvt.s64.s32	%rd45, %r110;
add.s64 %rd46, %rd10, %rd45;
shl.b64 %rd47, %rd46, 2;
add.s64 %rd48, %rd2, %rd47;
st.global.f32 [%rd48], %f26;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p16, %r114, %r53;
@%p16 bra BB2_12;

BB2_13:
add.s32 %r113, %r113, 1;
setp.lt.s32	%p17, %r113, %r56;
@%p17 bra BB2_10;
bra.uni BB2_14;

BB2_2:
cvt.rn.f32.s32	%f4, %r54;
cvt.rn.f32.s32	%f5, %r64;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r51;
cvt.rn.f32.s32	%f8, %r61;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r52;
cvt.rn.f32.s32	%f11, %r62;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r81, %r51, -1;
cvt.rn.f32.s32	%f16, %r81;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r82, %r52, -1;
cvt.rn.f32.s32	%f20, %r82;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r83, %r54, -1;
cvt.rn.f32.s32	%f24, %r83;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r56, 1;
@%p10 bra BB2_14;

cvt.rzi.s32.f32	%r85, %f3;
mul.lo.s32 %r86, %r85, %r57;
cvt.s64.s32	%rd13, %r86;
cvt.rzi.s32.f32	%r87, %f1;
mul.lo.s32 %r88, %r87, %r58;
cvt.s64.s32	%rd14, %r88;
cvt.rzi.s32.f32	%r89, %f2;
mul.lo.s32 %r90, %r89, %r55;
cvt.s64.s32	%rd15, %r90;
add.s64 %rd16, %rd15, %rd14;
add.s64 %rd3, %rd16, %rd13;
mul.lo.s32 %r91, %r21, %r67;
cvt.s64.s32	%rd17, %r91;
mul.lo.s32 %r92, %r20, %r68;
cvt.s64.s32	%rd18, %r92;
mul.lo.s32 %r93, %r19, %r65;
cvt.s64.s32	%rd19, %r93;
add.s64 %rd20, %rd18, %rd19;
add.s64 %rd4, %rd20, %rd17;
mov.u32 %r111, 0;

BB2_4:
setp.lt.s32	%p11, %r53, 1;
@%p11 bra BB2_7;

mul.lo.s32 %r95, %r111, %r59;
cvt.s64.s32	%rd21, %r95;
add.s64 %rd5, %rd3, %rd21;
mul.lo.s32 %r96, %r111, %r69;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd6, %rd4, %rd22;
mov.u32 %r112, 0;

BB2_6:
mul.lo.s32 %r97, %r112, %r60;
cvt.s64.s32	%rd23, %r97;
add.s64 %rd24, %rd5, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd1, %rd25;
ld.global.f32 %f25, [%rd26];
mul.lo.s32 %r98, %r112, %r70;
cvt.s64.s32	%rd27, %r98;
add.s64 %rd28, %rd6, %rd27;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd2, %rd29;
st.global.f32 [%rd30], %f25;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r53;
@%p12 bra BB2_6;

BB2_7:
add.s32 %r111, %r111, 1;
setp.lt.s32	%p13, %r111, %r56;
@%p13 bra BB2_4;

BB2_14:
ret;
}


.visible .entry _Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3_(
.param .u32 _Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1[48],
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2[48]
)
{
.reg .pred %p<18>;
.reg .f32 %f<28>;
.reg .b32 %r<115>;
.reg .b64 %rd<49>;


ld.param.u32 %r50, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r51, %r52}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+40];
ld.param.v2.u32 {%r53, %r54}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r59, %r60}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+40];
ld.param.v2.u32 {%r63, %r64}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r69, %r70}, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z35nearest_neighbor_5d_kernel_backwardIffEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r74, %r71, %r72, %r73;
setp.ge.s32	%p1, %r74, %r50;
@%p1 bra BB3_14;

mul.lo.s32 %r75, %r61, %r62;
rem.s32 %r80, %r74, %r75;
rem.s32 %r19, %r80, %r62;
div.s32 %r20, %r80, %r62;
div.s32 %r21, %r74, %r75;
setp.eq.s32	%p2, %r51, %r61;
setp.eq.s32	%p3, %r54, %r64;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r52, %r62;
and.pred %p6, %p4, %p5;
@%p6 bra BB3_8;
bra.uni BB3_2;

BB3_8:
setp.lt.s32	%p14, %r56, 1;
@%p14 bra BB3_14;

mul.lo.s32 %r100, %r21, %r67;
cvt.s64.s32	%rd31, %r100;
mul.lo.s32 %r101, %r20, %r68;
cvt.s64.s32	%rd32, %r101;
mul.lo.s32 %r102, %r19, %r65;
cvt.s64.s32	%rd33, %r102;
add.s64 %rd34, %rd32, %rd33;
add.s64 %rd7, %rd34, %rd31;
mul.lo.s32 %r103, %r21, %r57;
cvt.s64.s32	%rd35, %r103;
mul.lo.s32 %r104, %r20, %r58;
cvt.s64.s32	%rd36, %r104;
mul.lo.s32 %r105, %r19, %r55;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd8, %rd38, %rd35;
mov.u32 %r113, 0;

BB3_10:
setp.lt.s32	%p15, %r53, 1;
@%p15 bra BB3_13;

mul.lo.s32 %r107, %r113, %r69;
cvt.s64.s32	%rd39, %r107;
add.s64 %rd9, %rd7, %rd39;
mul.lo.s32 %r108, %r113, %r59;
cvt.s64.s32	%rd40, %r108;
add.s64 %rd10, %rd8, %rd40;
mov.u32 %r114, 0;

BB3_12:
mul.lo.s32 %r109, %r114, %r70;
cvt.s64.s32	%rd41, %r109;
add.s64 %rd42, %rd9, %rd41;
shl.b64 %rd43, %rd42, 2;
add.s64 %rd44, %rd2, %rd43;
ld.global.f32 %f27, [%rd44];
mul.lo.s32 %r110, %r114, %r60;
cvt.s64.s32	%rd45, %r110;
add.s64 %rd46, %rd10, %rd45;
shl.b64 %rd47, %rd46, 2;
add.s64 %rd48, %rd1, %rd47;
st.global.f32 [%rd48], %f27;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p16, %r114, %r53;
@%p16 bra BB3_12;

BB3_13:
add.s32 %r113, %r113, 1;
setp.lt.s32	%p17, %r113, %r56;
@%p17 bra BB3_10;
bra.uni BB3_14;

BB3_2:
cvt.rn.f32.s32	%f4, %r54;
cvt.rn.f32.s32	%f5, %r64;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r51;
cvt.rn.f32.s32	%f8, %r61;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r52;
cvt.rn.f32.s32	%f11, %r62;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r81, %r51, -1;
cvt.rn.f32.s32	%f16, %r81;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r82, %r52, -1;
cvt.rn.f32.s32	%f20, %r82;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r83, %r54, -1;
cvt.rn.f32.s32	%f24, %r83;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r56, 1;
@%p10 bra BB3_14;

cvt.rzi.s32.f32	%r85, %f3;
mul.lo.s32 %r86, %r21, %r67;
cvt.s64.s32	%rd13, %r86;
mul.lo.s32 %r87, %r20, %r68;
cvt.s64.s32	%rd14, %r87;
mul.lo.s32 %r88, %r19, %r65;
cvt.s64.s32	%rd15, %r88;
add.s64 %rd16, %rd14, %rd15;
add.s64 %rd3, %rd16, %rd13;
mul.lo.s32 %r89, %r85, %r57;
cvt.s64.s32	%rd17, %r89;
cvt.rzi.s32.f32	%r90, %f1;
mul.lo.s32 %r91, %r90, %r58;
cvt.s64.s32	%rd18, %r91;
cvt.rzi.s32.f32	%r92, %f2;
mul.lo.s32 %r93, %r92, %r55;
cvt.s64.s32	%rd19, %r93;
add.s64 %rd20, %rd19, %rd18;
add.s64 %rd4, %rd20, %rd17;
mov.u32 %r111, 0;

BB3_4:
setp.lt.s32	%p11, %r53, 1;
@%p11 bra BB3_7;

mul.lo.s32 %r95, %r111, %r69;
cvt.s64.s32	%rd21, %r95;
add.s64 %rd5, %rd3, %rd21;
mul.lo.s32 %r96, %r111, %r59;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd6, %rd4, %rd22;
mov.u32 %r112, 0;

BB3_6:
mul.lo.s32 %r97, %r112, %r70;
cvt.s64.s32	%rd23, %r97;
add.s64 %rd24, %rd5, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd2, %rd25;
ld.global.f32 %f25, [%rd26];
mul.lo.s32 %r98, %r112, %r60;
cvt.s64.s32	%rd27, %r98;
add.s64 %rd28, %rd6, %rd27;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd1, %rd29;
atom.global.add.f32 %f26, [%rd30], %f25;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r53;
@%p12 bra BB3_6;

BB3_7:
add.s32 %r111, %r111, 1;
setp.lt.s32	%p13, %r111, %r56;
@%p13 bra BB3_4;

BB3_14:
ret;
}


.visible .entry _Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3_(
.param .u32 _Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1[48],
.param .align 8 .b8 _Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2[48]
)
{
.reg .pred %p<18>;
.reg .f32 %f<25>;
.reg .b32 %r<115>;
.reg .f64 %fd<3>;
.reg .b64 %rd<49>;


ld.param.u32 %r50, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r51, %r52}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+40];
ld.param.v2.u32 {%r53, %r54}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r59, %r60}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+40];
ld.param.v2.u32 {%r63, %r64}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r69, %r70}, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_5d_kernelIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r74, %r71, %r72, %r73;
setp.ge.s32	%p1, %r74, %r50;
@%p1 bra BB4_14;

mul.lo.s32 %r75, %r61, %r62;
rem.s32 %r80, %r74, %r75;
rem.s32 %r19, %r80, %r62;
div.s32 %r20, %r80, %r62;
div.s32 %r21, %r74, %r75;
setp.eq.s32	%p2, %r51, %r61;
setp.eq.s32	%p3, %r54, %r64;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r52, %r62;
and.pred %p6, %p4, %p5;
@%p6 bra BB4_8;
bra.uni BB4_2;

BB4_8:
setp.lt.s32	%p14, %r56, 1;
@%p14 bra BB4_14;

mul.lo.s32 %r100, %r21, %r57;
cvt.s64.s32	%rd31, %r100;
mul.lo.s32 %r101, %r20, %r58;
cvt.s64.s32	%rd32, %r101;
mul.lo.s32 %r102, %r19, %r55;
cvt.s64.s32	%rd33, %r102;
add.s64 %rd34, %rd32, %rd33;
add.s64 %rd7, %rd34, %rd31;
mul.lo.s32 %r103, %r21, %r67;
cvt.s64.s32	%rd35, %r103;
mul.lo.s32 %r104, %r20, %r68;
cvt.s64.s32	%rd36, %r104;
mul.lo.s32 %r105, %r19, %r65;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd8, %rd38, %rd35;
mov.u32 %r113, 0;

BB4_10:
setp.lt.s32	%p15, %r53, 1;
@%p15 bra BB4_13;

mul.lo.s32 %r107, %r113, %r59;
cvt.s64.s32	%rd39, %r107;
add.s64 %rd9, %rd7, %rd39;
mul.lo.s32 %r108, %r113, %r69;
cvt.s64.s32	%rd40, %r108;
add.s64 %rd10, %rd8, %rd40;
mov.u32 %r114, 0;

BB4_12:
mul.lo.s32 %r109, %r114, %r60;
cvt.s64.s32	%rd41, %r109;
add.s64 %rd42, %rd9, %rd41;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd1, %rd43;
ld.global.f64 %fd2, [%rd44];
mul.lo.s32 %r110, %r114, %r70;
cvt.s64.s32	%rd45, %r110;
add.s64 %rd46, %rd10, %rd45;
shl.b64 %rd47, %rd46, 3;
add.s64 %rd48, %rd2, %rd47;
st.global.f64 [%rd48], %fd2;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p16, %r114, %r53;
@%p16 bra BB4_12;

BB4_13:
add.s32 %r113, %r113, 1;
setp.lt.s32	%p17, %r113, %r56;
@%p17 bra BB4_10;
bra.uni BB4_14;

BB4_2:
cvt.rn.f32.s32	%f4, %r54;
cvt.rn.f32.s32	%f5, %r64;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r51;
cvt.rn.f32.s32	%f8, %r61;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r52;
cvt.rn.f32.s32	%f11, %r62;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r81, %r51, -1;
cvt.rn.f32.s32	%f16, %r81;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r82, %r52, -1;
cvt.rn.f32.s32	%f20, %r82;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r83, %r54, -1;
cvt.rn.f32.s32	%f24, %r83;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r56, 1;
@%p10 bra BB4_14;

cvt.rzi.s32.f32	%r85, %f3;
mul.lo.s32 %r86, %r85, %r57;
cvt.s64.s32	%rd13, %r86;
cvt.rzi.s32.f32	%r87, %f1;
mul.lo.s32 %r88, %r87, %r58;
cvt.s64.s32	%rd14, %r88;
cvt.rzi.s32.f32	%r89, %f2;
mul.lo.s32 %r90, %r89, %r55;
cvt.s64.s32	%rd15, %r90;
add.s64 %rd16, %rd15, %rd14;
add.s64 %rd3, %rd16, %rd13;
mul.lo.s32 %r91, %r21, %r67;
cvt.s64.s32	%rd17, %r91;
mul.lo.s32 %r92, %r20, %r68;
cvt.s64.s32	%rd18, %r92;
mul.lo.s32 %r93, %r19, %r65;
cvt.s64.s32	%rd19, %r93;
add.s64 %rd20, %rd18, %rd19;
add.s64 %rd4, %rd20, %rd17;
mov.u32 %r111, 0;

BB4_4:
setp.lt.s32	%p11, %r53, 1;
@%p11 bra BB4_7;

mul.lo.s32 %r95, %r111, %r59;
cvt.s64.s32	%rd21, %r95;
add.s64 %rd5, %rd3, %rd21;
mul.lo.s32 %r96, %r111, %r69;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd6, %rd4, %rd22;
mov.u32 %r112, 0;

BB4_6:
mul.lo.s32 %r97, %r112, %r60;
cvt.s64.s32	%rd23, %r97;
add.s64 %rd24, %rd5, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd1, %rd25;
ld.global.f64 %fd1, [%rd26];
mul.lo.s32 %r98, %r112, %r70;
cvt.s64.s32	%rd27, %r98;
add.s64 %rd28, %rd6, %rd27;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd2, %rd29;
st.global.f64 [%rd30], %fd1;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r53;
@%p12 bra BB4_6;

BB4_7:
add.s32 %r111, %r111, 1;
setp.lt.s32	%p13, %r111, %r56;
@%p13 bra BB4_4;

BB4_14:
ret;
}


.visible .entry _Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3_(
.param .u32 _Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1[48],
.param .align 8 .b8 _Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2[48]
)
{
.reg .pred %p<18>;
.reg .f32 %f<25>;
.reg .b32 %r<115>;
.reg .f64 %fd<4>;
.reg .b64 %rd<49>;


ld.param.u32 %r50, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r51, %r52}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+40];
ld.param.v2.u32 {%r53, %r54}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r59, %r60}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+40];
ld.param.v2.u32 {%r63, %r64}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r65, %r66}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+24];
ld.param.v2.u32 {%r67, %r68}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r69, %r70}, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z35nearest_neighbor_5d_kernel_backwardIddEvi15THCDeviceTensorIT_Li5Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r71, %ntid.x;
mov.u32 %r72, %ctaid.x;
mov.u32 %r73, %tid.x;
mad.lo.s32 %r74, %r71, %r72, %r73;
setp.ge.s32	%p1, %r74, %r50;
@%p1 bra BB5_14;

mul.lo.s32 %r75, %r61, %r62;
rem.s32 %r80, %r74, %r75;
rem.s32 %r19, %r80, %r62;
div.s32 %r20, %r80, %r62;
div.s32 %r21, %r74, %r75;
setp.eq.s32	%p2, %r51, %r61;
setp.eq.s32	%p3, %r54, %r64;
and.pred %p4, %p3, %p2;
setp.eq.s32	%p5, %r52, %r62;
and.pred %p6, %p4, %p5;
@%p6 bra BB5_8;
bra.uni BB5_2;

BB5_8:
setp.lt.s32	%p14, %r56, 1;
@%p14 bra BB5_14;

mul.lo.s32 %r100, %r21, %r67;
cvt.s64.s32	%rd31, %r100;
mul.lo.s32 %r101, %r20, %r68;
cvt.s64.s32	%rd32, %r101;
mul.lo.s32 %r102, %r19, %r65;
cvt.s64.s32	%rd33, %r102;
add.s64 %rd34, %rd32, %rd33;
add.s64 %rd7, %rd34, %rd31;
mul.lo.s32 %r103, %r21, %r57;
cvt.s64.s32	%rd35, %r103;
mul.lo.s32 %r104, %r20, %r58;
cvt.s64.s32	%rd36, %r104;
mul.lo.s32 %r105, %r19, %r55;
cvt.s64.s32	%rd37, %r105;
add.s64 %rd38, %rd36, %rd37;
add.s64 %rd8, %rd38, %rd35;
mov.u32 %r113, 0;

BB5_10:
setp.lt.s32	%p15, %r53, 1;
@%p15 bra BB5_13;

mul.lo.s32 %r107, %r113, %r69;
cvt.s64.s32	%rd39, %r107;
add.s64 %rd9, %rd7, %rd39;
mul.lo.s32 %r108, %r113, %r59;
cvt.s64.s32	%rd40, %r108;
add.s64 %rd10, %rd8, %rd40;
mov.u32 %r114, 0;

BB5_12:
mul.lo.s32 %r109, %r114, %r70;
cvt.s64.s32	%rd41, %r109;
add.s64 %rd42, %rd9, %rd41;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd2, %rd43;
ld.global.f64 %fd3, [%rd44];
mul.lo.s32 %r110, %r114, %r60;
cvt.s64.s32	%rd45, %r110;
add.s64 %rd46, %rd10, %rd45;
shl.b64 %rd47, %rd46, 3;
add.s64 %rd48, %rd1, %rd47;
st.global.f64 [%rd48], %fd3;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p16, %r114, %r53;
@%p16 bra BB5_12;

BB5_13:
add.s32 %r113, %r113, 1;
setp.lt.s32	%p17, %r113, %r56;
@%p17 bra BB5_10;
bra.uni BB5_14;

BB5_2:
cvt.rn.f32.s32	%f4, %r54;
cvt.rn.f32.s32	%f5, %r64;
div.rn.f32 %f6, %f4, %f5;
cvt.rn.f32.s32	%f7, %r51;
cvt.rn.f32.s32	%f8, %r61;
div.rn.f32 %f9, %f7, %f8;
cvt.rn.f32.s32	%f10, %r52;
cvt.rn.f32.s32	%f11, %r62;
div.rn.f32 %f12, %f10, %f11;
cvt.rn.f32.s32	%f13, %r20;
mul.f32 %f14, %f9, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r81, %r51, -1;
cvt.rn.f32.s32	%f16, %r81;
setp.lt.f32	%p7, %f15, %f16;
selp.f32	%f1, %f15, %f16, %p7;
cvt.rn.f32.s32	%f17, %r19;
mul.f32 %f18, %f12, %f17;
cvt.rmi.f32.f32	%f19, %f18;
add.s32 %r82, %r52, -1;
cvt.rn.f32.s32	%f20, %r82;
setp.lt.f32	%p8, %f19, %f20;
selp.f32	%f2, %f19, %f20, %p8;
cvt.rn.f32.s32	%f21, %r21;
mul.f32 %f22, %f6, %f21;
cvt.rmi.f32.f32	%f23, %f22;
add.s32 %r83, %r54, -1;
cvt.rn.f32.s32	%f24, %r83;
setp.lt.f32	%p9, %f23, %f24;
selp.f32	%f3, %f23, %f24, %p9;
setp.lt.s32	%p10, %r56, 1;
@%p10 bra BB5_14;

cvt.rzi.s32.f32	%r85, %f3;
mul.lo.s32 %r86, %r21, %r67;
cvt.s64.s32	%rd13, %r86;
mul.lo.s32 %r87, %r20, %r68;
cvt.s64.s32	%rd14, %r87;
mul.lo.s32 %r88, %r19, %r65;
cvt.s64.s32	%rd15, %r88;
add.s64 %rd16, %rd14, %rd15;
add.s64 %rd3, %rd16, %rd13;
mul.lo.s32 %r89, %r85, %r57;
cvt.s64.s32	%rd17, %r89;
cvt.rzi.s32.f32	%r90, %f1;
mul.lo.s32 %r91, %r90, %r58;
cvt.s64.s32	%rd18, %r91;
cvt.rzi.s32.f32	%r92, %f2;
mul.lo.s32 %r93, %r92, %r55;
cvt.s64.s32	%rd19, %r93;
add.s64 %rd20, %rd19, %rd18;
add.s64 %rd4, %rd20, %rd17;
mov.u32 %r111, 0;

BB5_4:
setp.lt.s32	%p11, %r53, 1;
@%p11 bra BB5_7;

mul.lo.s32 %r95, %r111, %r69;
cvt.s64.s32	%rd21, %r95;
add.s64 %rd5, %rd3, %rd21;
mul.lo.s32 %r96, %r111, %r59;
cvt.s64.s32	%rd22, %r96;
add.s64 %rd6, %rd4, %rd22;
mov.u32 %r112, 0;

BB5_6:
mul.lo.s32 %r97, %r112, %r70;
cvt.s64.s32	%rd23, %r97;
add.s64 %rd24, %rd5, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd2, %rd25;
ld.global.f64 %fd1, [%rd26];
mul.lo.s32 %r98, %r112, %r60;
cvt.s64.s32	%rd27, %r98;
add.s64 %rd28, %rd6, %rd27;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd1, %rd29;
atom.global.add.f64 %fd2, [%rd30], %fd1;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p12, %r112, %r53;
@%p12 bra BB5_6;

BB5_7:
add.s32 %r111, %r111, 1;
setp.lt.s32	%p13, %r111, %r56;
@%p13 bra BB5_4;

BB5_14:
ret;
}


