[
{"title": "WiDGET: Wisconsin decoupled grid execution tiles", "year": "2010", "authors": ["Yasuko Watanabe", "John D. Davis", "David A. Wood"]},
{"title": "Forwardflow: a scalable core for power-constrained CMPs", "year": "2010", "authors": ["Dan Gibson", "David A. Wood"]},
{"title": "Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", "year": "2010", "authors": ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"]},
{"title": "Understanding sources of inefficiency in general-purpose chips", "year": "2010", "authors": ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"]},
{"title": "Translation caching: skip, don't walk (the page table)", "year": "2010", "authors": ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"]},
{"title": "High performance cache replacement using re-reference interval prediction (RRIP)", "year": "2010", "authors": ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely, Jr.", "Joel Emer"]},
{"title": "The virtual write queue: coordinating DRAM and last-level cache policies", "year": "2010", "authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"]},
{"title": "Reducing cache power with low-cost, multi-bit error-correcting codes", "year": "2010", "authors": ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-lien Lu"]},
{"title": "An intra-chip free-space optical interconnect", "year": "2010", "authors": ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael Huang", "Hui Wu", "Eby Friedman", "Gary Wicks", "Duncan Moore"]},
{"title": "A\u00e9rgia: exploiting packet latency slack in on-chip networks", "year": "2010", "authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"]},
{"title": "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", "year": "2010", "authors": ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"]},
{"title": "Re-architecting DRAM memory systems with monolithically integrated silicon photonics", "year": "2010", "authors": ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovi\u0107", "Krste Asanovi\u0107"]},
{"title": "Use ECP, not ECC, for hard failures in resistive memories", "year": "2010", "authors": ["Stuart Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"]},
{"title": "Morphable memory system: a robust architecture for exploiting multi-level phase change memories", "year": "2010", "authors": ["Moinuddin K. Qureshi", "Michele M. Franceschini", "Luis A. Lastras-Monta\u00f1o", "John P. Karidis"]},
{"title": "SieveStore: a highly-selective, ensemble-level disk cache for cost-performance", "year": "2010", "authors": ["Timothy Pritchett", "Mithuna Thottethodi"]},
{"title": "Rethinking DRAM design and organization for energy-constrained multi-cores", "year": "2010", "authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"]},
{"title": "LReplay: a pending period based deterministic replay scheme", "year": "2010", "authors": ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"]},
{"title": "Timetraveler: exploiting acyclic races for optimizing memory race recording", "year": "2010", "authors": ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"]},
{"title": "Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", "year": "2010", "authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-J. Boehm"]},
{"title": "ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations", "year": "2010", "authors": ["Brandon Lucia", "Luis Ceze", "Karin Strauss"]},
{"title": "Dynamic warp subdivision for integrated branch and memory divergence tolerance", "year": "2010", "authors": ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"]},
{"title": "A dynamically configurable coprocessor for convolutional neural networks", "year": "2010", "authors": ["Srimat Chakradhar", "Murugan Sankaradas", "Venkata Jakkula", "Srihari Cadambi"]},
{"title": "RETCON: transactional repair without replay", "year": "2010", "authors": ["Colin Blundell", "Arun Raghavan", "Milo M.K. Martin"]},
{"title": "Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", "year": "2010", "authors": ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"]},
{"title": "An integrated GPU power and performance model", "year": "2010", "authors": ["Sunpyo Hong", "Hyesoon Kim"]},
{"title": "A case for FAME: FPGA architecture model execution", "year": "2010", "authors": ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovi\u0107", "David Patterson"]},
{"title": "Evolution of thread-level parallelism in desktop applications", "year": "2010", "authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor Mudge", "Kriszti\u00e1n Flautner"]},
{"title": "Web search using mobile cores: quantifying and mitigating the price of efficiency", "year": "2010", "authors": ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul Chilimbi", "Kushagra Vaid"]},
{"title": "The impact of management operations on the virtualized datacenter", "year": "2010", "authors": ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"]},
{"title": "Energy proportional datacenter networks", "year": "2010", "authors": ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"]},
{"title": "NoHype: virtualized cloud infrastructure without the virtualization", "year": "2010", "authors": ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"]},
{"title": "Modeling critical sections in Amdahl's law and its implications for multicore design", "year": "2010", "authors": ["Stijn Eyerman", "Lieven Eeckhout"]},
{"title": "Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing", "year": "2010", "authors": ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"]},
{"title": "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping", "year": "2010", "authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"]},
{"title": "IVEC: off-chip memory integrity protection for both security and reliability", "year": "2010", "authors": ["Ruirui Huang", "G. Edward Suh"]},
{"title": "Sentry: light-weight auxiliary memory access control", "year": "2010", "authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas"]},
{"title": "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", "year": "2010", "authors": ["Enric Herrero", "Jos\u00e9 Gonz\u00e1lez", "Ramon Canal"]},
{"title": "Cohesion: a hybrid memory model for accelerators", "year": "2010", "authors": ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"]},
{"title": "Data marshaling for multi-core architectures", "year": "2010", "authors": ["M. Aater Suleman", "Onur Mutlu", "Jos\u00e9 A. Joao", " Khubaib", "Yale N. Patt"]},
{"title": "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", "year": "2010", "authors": ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"]},
{"title": "Using hardware vulnerability factors to enhance AVF analysis", "year": "2010", "authors": ["Vilas Sridharan", "David R. Kaeli"]},
{"title": "Necromancer: enhancing system throughput by animating dead cores", "year": "2010", "authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott Mahlke"]},
{"title": "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", "year": "2010", "authors": ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"]},
{"title": "Relax: an architectural framework for software recovery of hardware faults", "year": "2010", "authors": ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"]}
]