<stg><name>AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4</name>


<trans_list>

<trans id="115" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p2_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="p2_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %maxValue_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="maxValue_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %maxValue_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="maxValue_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %maxValue_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="maxValue_V_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:5 %conv_i_i1466_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %conv_i_i1466

]]></Node>
<StgValue><ssdm name="conv_i_i1466_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %j_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %j

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:7 %zext_ln285_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln285

]]></Node>
<StgValue><ssdm name="zext_ln285_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:8 %tmp = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:9 %tmp_55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_99

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:10 %tmp_56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %empty_98

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="29">
<![CDATA[
newFuncRoot:11 %conv_i_i1466_cast = zext i29 %conv_i_i1466_read

]]></Node>
<StgValue><ssdm name="conv_i_i1466_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="22">
<![CDATA[
newFuncRoot:12 %zext_ln285_cast = zext i22 %zext_ln285_read

]]></Node>
<StgValue><ssdm name="zext_ln285_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i18 %tmp_56, i18 %maxValue_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i18 %tmp_55, i18 %maxValue_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i18 %tmp, i18 %maxValue_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i12 1023, i12 %p2_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 %zext_ln285_cast, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %while.cond41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
while.cond41:1 %p2_V_2 = load i12 %p2_V

]]></Node>
<StgValue><ssdm name="p2_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
while.cond41:2 %zext_ln587 = zext i12 %p2_V_2

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond41:3 %hist_0_addr = getelementptr i32 %hist_0, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="hist_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond41:4 %hist_1_addr = getelementptr i32 %hist_1, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="hist_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond41:5 %hist_2_addr = getelementptr i32 %hist_2, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="hist_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:6 %hist_0_load = load i10 %hist_0_addr

]]></Node>
<StgValue><ssdm name="hist_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:7 %hist_1_load = load i10 %hist_1_addr

]]></Node>
<StgValue><ssdm name="hist_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:8 %hist_2_load = load i10 %hist_2_addr

]]></Node>
<StgValue><ssdm name="hist_2_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:6 %hist_0_load = load i10 %hist_0_addr

]]></Node>
<StgValue><ssdm name="hist_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:7 %hist_1_load = load i10 %hist_1_addr

]]></Node>
<StgValue><ssdm name="hist_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
while.cond41:8 %hist_2_load = load i10 %hist_2_addr

]]></Node>
<StgValue><ssdm name="hist_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
while.cond41:9 %rhs_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %hist_0_load, i32 %hist_1_load, i32 %hist_2_load, i2 %j_read

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond41:0 %n2_V_1 = load i32 %lhs_V

]]></Node>
<StgValue><ssdm name="n2_V_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="32">
<![CDATA[
while.cond41:10 %zext_ln232 = zext i32 %n2_V_1

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="32">
<![CDATA[
while.cond41:11 %zext_ln232_23 = zext i32 %rhs_V

]]></Node>
<StgValue><ssdm name="zext_ln232_23"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
while.cond41:12 %ret_V = sub i33 %zext_ln232, i33 %zext_ln232_23

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
while.cond41:13 %icmp_ln1081 = icmp_sgt  i33 %ret_V, i33 %conv_i_i1466_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1081"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond41:14 %br_ln329 = br i1 %icmp_ln1081, void %while.cond41.for.inc62_crit_edge.exitStub, void %land.rhs48

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs48:0 %specpipeline_ln330 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln330"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
land.rhs48:1 %speclooptripcount_ln331 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln331"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs48:2 %specloopname_ln1834 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln1834"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
land.rhs48:3 %icmp_ln1069 = icmp_eq  i12 %p2_V_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs48:4 %br_ln329 = br i1 %icmp_ln1069, void %while.body51, void %land.rhs48.for.inc62_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
while.body51:0 %p2_V_3 = add i12 %p2_V_2, i12 4095

]]></Node>
<StgValue><ssdm name="p2_V_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.body51:2 %maxValue_V_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V

]]></Node>
<StgValue><ssdm name="maxValue_V_read"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.body51:3 %maxValue_V_3_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V_3

]]></Node>
<StgValue><ssdm name="maxValue_V_3_read"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.body51:4 %maxValue_V_4_read = read i18 @_ssdm_op_Read.ap_auto.i18P0A, i18 %maxValue_V_4

]]></Node>
<StgValue><ssdm name="maxValue_V_4_read"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:0 %maxValue_V_1_load_1 = load i18 %maxValue_V_1

]]></Node>
<StgValue><ssdm name="maxValue_V_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:1 %maxValue_V_2_load_1 = load i18 %maxValue_V_2

]]></Node>
<StgValue><ssdm name="maxValue_V_2_load_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:2 %maxValue_V_6_load_1 = load i18 %maxValue_V_6

]]></Node>
<StgValue><ssdm name="maxValue_V_6_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:3 %store_ln0 = store i18 %maxValue_V_6_load_1, i18 %p_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:4 %store_ln0 = store i18 %maxValue_V_2_load_1, i18 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:5 %store_ln0 = store i18 %maxValue_V_1_load_1, i18 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
land.rhs48.for.inc62_crit_edge.exitStub:6 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:0 %maxValue_V_1_load = load i18 %maxValue_V_1

]]></Node>
<StgValue><ssdm name="maxValue_V_1_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:1 %maxValue_V_2_load = load i18 %maxValue_V_2

]]></Node>
<StgValue><ssdm name="maxValue_V_2_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:2 %maxValue_V_6_load = load i18 %maxValue_V_6

]]></Node>
<StgValue><ssdm name="maxValue_V_6_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:3 %store_ln0 = store i18 %maxValue_V_6_load, i18 %p_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:4 %store_ln0 = store i18 %maxValue_V_2_load, i18 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:5 %store_ln0 = store i18 %maxValue_V_1_load, i18 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
while.cond41.for.inc62_crit_edge.exitStub:6 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
UnifiedReturnBlock:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body51:1 %n2_V = sub i32 %n2_V_1, i32 %rhs_V

]]></Node>
<StgValue><ssdm name="n2_V"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="2">
<![CDATA[
while.body51:5 %tmp_8 = mux i18 @_ssdm_op_Mux.ap_auto.3i18.i2, i18 %maxValue_V_read, i18 %maxValue_V_3_read, i18 %maxValue_V_4_read, i2 %j_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
while.body51:6 %icmp_ln1466 = icmp_eq  i18 %tmp_8, i18 64

]]></Node>
<StgValue><ssdm name="icmp_ln1466"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body51:7 %br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i1433, void %if.then.i.i1431

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then.i.i1431:0 %switch_ln854 = switch i2 %j_read, void %V32.i.i27.i.i2150.case.211, i2 0, void %V32.i.i27.i.i2150.case.09, i2 1, void %V32.i.i27.i.i2150.case.110

]]></Node>
<StgValue><ssdm name="switch_ln854"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.110:0 %write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_3, i18 0

]]></Node>
<StgValue><ssdm name="write_ln854"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.110:1 %br_ln854 = br void %if.end.i.i1433

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.09:0 %write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V, i18 0

]]></Node>
<StgValue><ssdm name="write_ln854"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.09:1 %br_ln854 = br void %if.end.i.i1433

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="!0"/>
<literal name="j_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.211:0 %write_ln854 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_4, i18 0

]]></Node>
<StgValue><ssdm name="write_ln854"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1466" val="1"/>
<literal name="j_read" val="!0"/>
<literal name="j_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.211:1 %br_ln854 = br void %if.end.i.i1433

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.end.i.i1433:3 %maxValue_V_7 = add i18 %tmp_8, i18 262080

]]></Node>
<StgValue><ssdm name="maxValue_V_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.end.i.i1433:4 %switch_ln859 = switch i2 %j_read, void %V32.i.i27.i.i2150.case.2, i2 0, void %V32.i.i27.i.i2150.case.0, i2 1, void %V32.i.i27.i.i2150.case.1

]]></Node>
<StgValue><ssdm name="switch_ln859"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:6 %store_ln329 = store i12 %p2_V_3, i12 %p2_V

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:7 %store_ln329 = store i32 %n2_V, i32 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0" op_6_bw="18" op_7_bw="0">
<![CDATA[
if.end.i.i1433:0 %empty_281 = phi i18 %maxValue_V_4_read, void %V32.i.i27.i.i2150.case.110, i18 %maxValue_V_4_read, void %V32.i.i27.i.i2150.case.09, i18 0, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_4_read, void %while.body51

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0" op_6_bw="18" op_7_bw="0">
<![CDATA[
if.end.i.i1433:1 %empty_282 = phi i18 0, void %V32.i.i27.i.i2150.case.110, i18 %maxValue_V_3_read, void %V32.i.i27.i.i2150.case.09, i18 %maxValue_V_3_read, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_3_read, void %while.body51

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0" op_6_bw="18" op_7_bw="0">
<![CDATA[
if.end.i.i1433:2 %empty_283 = phi i18 %maxValue_V_read, void %V32.i.i27.i.i2150.case.110, i18 0, void %V32.i.i27.i.i2150.case.09, i18 %maxValue_V_read, void %V32.i.i27.i.i2150.case.211, i18 %maxValue_V_read, void %while.body51

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.1:0 %write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_3, i18 %maxValue_V_7

]]></Node>
<StgValue><ssdm name="write_ln859"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.1:1 %br_ln859 = br void %V32.i.i27.i.i2150.exit

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.0:0 %write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V, i18 %maxValue_V_7

]]></Node>
<StgValue><ssdm name="write_ln859"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.0:1 %br_ln859 = br void %V32.i.i27.i.i2150.exit

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="!0"/>
<literal name="j_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.2:0 %write_ln859 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %maxValue_V_4, i18 %maxValue_V_7

]]></Node>
<StgValue><ssdm name="write_ln859"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
<literal name="icmp_ln1069" val="0"/>
<literal name="j_read" val="!0"/>
<literal name="j_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.case.2:1 %br_ln859 = br void %V32.i.i27.i.i2150.exit

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:0 %empty_278 = phi i18 %empty_281, void %V32.i.i27.i.i2150.case.1, i18 %empty_281, void %V32.i.i27.i.i2150.case.0, i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.2

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:1 %empty_279 = phi i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.1, i18 %empty_282, void %V32.i.i27.i.i2150.case.0, i18 %empty_282, void %V32.i.i27.i.i2150.case.2

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:2 %empty_280 = phi i18 %empty_283, void %V32.i.i27.i.i2150.case.1, i18 %maxValue_V_7, void %V32.i.i27.i.i2150.case.0, i18 %empty_283, void %V32.i.i27.i.i2150.case.2

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:3 %store_ln329 = store i18 %empty_278, i18 %maxValue_V_6

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:4 %store_ln329 = store i18 %empty_279, i18 %maxValue_V_2

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:5 %store_ln329 = store i18 %empty_280, i18 %maxValue_V_1

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i27.i.i2150.exit:8 %br_ln329 = br void %while.cond41

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
