{
  "design": {
    "design_info": {
      "boundary_crc": "0x9D5046029D504602",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../simple_circuit.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "simple_circuit_0": ""
    },
    "ports": {
      "a": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "b": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "c": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "d": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "simple_circuit_0": {
        "vlnv": "xilinx.com:hls:simple_circuit:1.0",
        "xci_name": "design_1_simple_circuit_0_0",
        "xci_path": "ip\\design_1_simple_circuit_0_0\\design_1_simple_circuit_0_0.xci",
        "inst_hier_path": "simple_circuit_0"
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a",
          "simple_circuit_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b",
          "simple_circuit_0/b"
        ]
      },
      "c_0_1": {
        "ports": [
          "c",
          "simple_circuit_0/c"
        ]
      },
      "simple_circuit_0_d": {
        "ports": [
          "simple_circuit_0/d",
          "d"
        ]
      }
    }
  }
}