// Seed: 150461721
`default_nettype id_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_1 = 1;
  genvar id_4;
  assign id_1 = id_2;
  logic id_5;
endmodule
