# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/keep_high1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/keep_high1.v 
# -- Compiling module keep_high1
# 
# Top level modules:
# 	keep_high1
# End time: 09:04:05 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab3 {C:/intelFPGA_lite/lab3/morse_code.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab3" C:/intelFPGA_lite/lab3/morse_code.v 
# -- Compiling module morse_code
# 
# Top level modules:
# 	morse_code
# End time: 09:04:05 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab2 {C:/intelFPGA_lite/lab2/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:04:05 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab2" C:/intelFPGA_lite/lab2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 09:04:05 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 09:04:05 on Jun 11,2020
# Loading work.testbench
# Loading work.morse_code
# Loading work.keep_high1
# ** Warning: (vsim-3015) C:/intelFPGA_lite/lab2/testbench.v(129): [PCDPC] - Port size (2) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/intelFPGA_lite/lab3/morse_code.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: C:/intelFPGA_lite/lab3/morse_code.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/testbench/uut/uut/count
# Break key hit
# Break in Module testbench at C:/intelFPGA_lite/lab2/testbench.v line 125
# End time: 09:05:28 on Jun 11,2020, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
