// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_3_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_3_x120_dout,
        fifo_C_C_IO_L2_in_3_x120_empty_n,
        fifo_C_C_IO_L2_in_3_x120_read,
        fifo_C_C_IO_L2_in_4_x121_din,
        fifo_C_C_IO_L2_in_4_x121_full_n,
        fifo_C_C_IO_L2_in_4_x121_write,
        fifo_C_PE_0_3_x1116_din,
        fifo_C_PE_0_3_x1116_full_n,
        fifo_C_PE_0_3_x1116_write
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_3_x120_dout;
input   fifo_C_C_IO_L2_in_3_x120_empty_n;
output   fifo_C_C_IO_L2_in_3_x120_read;
output  [511:0] fifo_C_C_IO_L2_in_4_x121_din;
input   fifo_C_C_IO_L2_in_4_x121_full_n;
output   fifo_C_C_IO_L2_in_4_x121_write;
output  [255:0] fifo_C_PE_0_3_x1116_din;
input   fifo_C_PE_0_3_x1116_full_n;
output   fifo_C_PE_0_3_x1116_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_3_x120_read;
reg fifo_C_C_IO_L2_in_4_x121_write;
reg[255:0] fifo_C_PE_0_3_x1116_din;
reg fifo_C_PE_0_3_x1116_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_3_x120_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state20;
reg    fifo_C_C_IO_L2_in_4_x121_blk_n;
reg    fifo_C_PE_0_3_x1116_blk_n;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln878_83_fu_949_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln878_82_fu_1194_p2;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln878_fu_1348_p2;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_692;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [2:0] add_ln691_fu_698_p2;
reg   [2:0] add_ln691_reg_1434;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1662_fu_710_p2;
reg   [2:0] add_ln691_1662_reg_1454;
wire    ap_CS_fsm_state3;
wire   [5:0] add_i_i780_cast_fu_730_p2;
reg   [5:0] add_i_i780_cast_reg_1462;
wire   [0:0] icmp_ln890_1445_fu_716_p2;
wire   [0:0] icmp_ln17877_fu_753_p2;
reg   [0:0] icmp_ln17877_reg_1474;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_625_fu_736_p3;
wire   [0:0] icmp_ln886_7_fu_748_p2;
wire   [3:0] add_ln691_1672_fu_759_p2;
reg   [3:0] add_ln691_1672_reg_1478;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_1670_fu_771_p2;
reg   [3:0] add_ln691_1670_reg_1486;
wire   [6:0] tmp_594_cast_fu_781_p3;
reg   [6:0] tmp_594_cast_reg_1491;
wire   [3:0] c3_39_fu_795_p2;
wire   [0:0] icmp_ln890_1451_fu_789_p2;
wire   [0:0] icmp_ln890_1452_fu_765_p2;
wire   [4:0] add_ln691_1673_fu_801_p2;
reg   [4:0] add_ln691_1673_reg_1504;
wire    ap_CS_fsm_state6;
wire   [4:0] add_ln691_1671_fu_813_p2;
reg   [4:0] add_ln691_1671_reg_1512;
wire    ap_CS_fsm_state8;
reg   [6:0] local_C_pong_V_addr_reg_1517;
wire   [7:0] c2_V_125_fu_839_p2;
reg   [7:0] c2_V_125_reg_1525;
wire    ap_CS_fsm_state10;
reg   [0:0] arb_9_reg_325;
reg   [0:0] intra_trans_en_9_reg_312;
wire   [7:0] c2_V_124_fu_851_p2;
reg   [7:0] c2_V_124_reg_1533;
wire   [0:0] arb_fu_863_p2;
wire   [0:0] icmp_ln17987_fu_857_p2;
wire   [0:0] icmp_ln17913_fu_845_p2;
wire   [1:0] add_ln691_1677_fu_869_p2;
reg   [1:0] add_ln691_1677_reg_1546;
wire    ap_CS_fsm_state11;
wire   [5:0] add_ln691_1679_fu_881_p2;
reg   [5:0] add_ln691_1679_reg_1554;
wire    ap_CS_fsm_state12;
reg   [3:0] div_i_i9_reg_1562;
wire   [0:0] icmp_ln890_1461_fu_887_p2;
wire   [0:0] empty_fu_903_p1;
reg   [0:0] empty_reg_1567;
wire   [3:0] add_ln691_1681_fu_907_p2;
reg   [3:0] add_ln691_1681_reg_1572;
wire    ap_CS_fsm_state13;
wire   [4:0] add_ln691_1684_fu_931_p2;
reg   [4:0] add_ln691_1684_reg_1585;
wire    ap_CS_fsm_state15;
wire   [1:0] add_ln691_1685_fu_943_p2;
reg    ap_block_state16;
wire   [511:0] zext_ln1497_82_fu_989_p1;
wire   [0:0] icmp_ln17951_fu_1028_p2;
reg   [0:0] icmp_ln17951_reg_1612;
wire    ap_CS_fsm_state17;
wire   [0:0] tmp_624_fu_1011_p3;
wire   [0:0] icmp_ln886_fu_1023_p2;
wire   [3:0] add_ln691_1666_fu_1034_p2;
reg   [3:0] add_ln691_1666_reg_1616;
wire    ap_CS_fsm_state18;
wire   [3:0] add_ln691_1665_fu_1046_p2;
reg   [3:0] add_ln691_1665_reg_1624;
wire   [6:0] tmp_593_cast_fu_1056_p3;
reg   [6:0] tmp_593_cast_reg_1629;
wire   [3:0] c3_38_fu_1070_p2;
wire   [0:0] icmp_ln890_1449_fu_1064_p2;
wire   [0:0] icmp_ln890_1450_fu_1040_p2;
wire   [4:0] add_ln691_1669_fu_1076_p2;
reg   [4:0] add_ln691_1669_reg_1642;
wire    ap_CS_fsm_state19;
wire   [4:0] add_ln691_1667_fu_1088_p2;
reg   [4:0] add_ln691_1667_reg_1650;
wire    ap_CS_fsm_state21;
reg   [6:0] local_C_ping_V_addr_17_reg_1655;
wire   [1:0] add_ln691_1676_fu_1114_p2;
reg   [1:0] add_ln691_1676_reg_1663;
wire    ap_CS_fsm_state23;
wire   [5:0] add_ln691_1678_fu_1126_p2;
reg   [5:0] add_ln691_1678_reg_1671;
wire    ap_CS_fsm_state24;
reg   [3:0] div_i_i8_reg_1679;
wire   [0:0] icmp_ln890_1460_fu_1132_p2;
wire   [0:0] empty_3636_fu_1148_p1;
reg   [0:0] empty_3636_reg_1684;
wire   [3:0] add_ln691_1680_fu_1152_p2;
reg   [3:0] add_ln691_1680_reg_1689;
wire    ap_CS_fsm_state25;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_67_reg_1702;
wire    ap_CS_fsm_state26;
wire   [4:0] add_ln691_1682_fu_1176_p2;
reg   [4:0] add_ln691_1682_reg_1707;
wire    ap_CS_fsm_state27;
wire   [1:0] add_ln691_1683_fu_1188_p2;
reg    ap_block_state28;
wire   [511:0] zext_ln1497_81_fu_1234_p1;
wire   [7:0] c2_V_121_fu_1256_p2;
reg   [7:0] c2_V_121_reg_1728;
wire    ap_CS_fsm_state29;
wire   [1:0] add_ln691_1660_fu_1268_p2;
reg   [1:0] add_ln691_1660_reg_1736;
wire    ap_CS_fsm_state30;
wire   [5:0] add_ln691_1661_fu_1280_p2;
reg   [5:0] add_ln691_1661_reg_1744;
wire    ap_CS_fsm_state31;
reg   [3:0] div_i_i_reg_1752;
wire   [0:0] icmp_ln890_1447_fu_1286_p2;
wire   [0:0] empty_3637_fu_1302_p1;
reg   [0:0] empty_3637_reg_1757;
wire   [3:0] add_ln691_1663_fu_1306_p2;
reg   [3:0] add_ln691_1663_reg_1762;
wire    ap_CS_fsm_state32;
wire   [4:0] add_ln691_1674_fu_1330_p2;
reg   [4:0] add_ln691_1674_reg_1775;
wire    ap_CS_fsm_state34;
wire   [1:0] add_ln691_1675_fu_1342_p2;
reg    ap_block_state35;
wire   [511:0] zext_ln1497_fu_1388_p1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [2:0] c0_V_reg_276;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_287;
reg   [2:0] c1_V_reg_301;
wire   [0:0] icmp_ln890_fu_704_p2;
wire   [0:0] ap_phi_mux_arb_9_phi_fu_329_p4;
reg   [3:0] c3_37_reg_337;
reg   [3:0] c4_V_37_reg_349;
wire   [0:0] icmp_ln890_1459_fu_807_p2;
reg   [3:0] c4_V_36_reg_360;
wire   [0:0] icmp_ln890_1458_fu_833_p2;
reg   [4:0] c5_V_112_reg_371;
reg    ap_block_state7;
reg   [4:0] c5_V_111_reg_382;
reg   [7:0] c2_V_123_reg_393;
wire   [0:0] icmp_ln890_1454_fu_875_p2;
reg   [7:0] c2_V_122_reg_404;
wire   [0:0] icmp_ln890_1453_fu_1120_p2;
reg   [1:0] c5_V_108_reg_415;
reg   [5:0] c6_V_144_reg_426;
wire   [0:0] icmp_ln890_1463_fu_925_p2;
reg   [3:0] c7_V_82_reg_437;
wire   [0:0] icmp_ln890_1465_fu_937_p2;
reg   [4:0] c8_V_18_reg_448;
reg   [1:0] n_V_82_reg_459;
reg   [511:0] p_Val2_s_reg_470;
reg   [3:0] c3_reg_479;
reg   [3:0] c4_V_35_reg_491;
wire   [0:0] icmp_ln890_1457_fu_1082_p2;
reg   [3:0] c4_V_reg_502;
wire   [0:0] icmp_ln890_1456_fu_1108_p2;
reg   [4:0] c5_V_110_reg_513;
reg    ap_block_state20;
reg   [4:0] c5_V_109_reg_524;
reg   [1:0] c5_V_107_reg_535;
reg   [5:0] c6_V_143_reg_546;
wire   [0:0] icmp_ln890_1462_fu_1170_p2;
reg   [3:0] c7_V_81_reg_557;
wire   [0:0] icmp_ln890_1464_fu_1182_p2;
reg   [4:0] c8_V_17_reg_568;
reg   [1:0] n_V_81_reg_579;
reg   [511:0] p_Val2_99_reg_590;
reg   [7:0] c2_V_reg_599;
wire   [0:0] icmp_ln890_1446_fu_1274_p2;
reg   [1:0] c5_V_reg_610;
wire   [0:0] icmp_ln18031_fu_1262_p2;
reg   [5:0] c6_V_reg_621;
wire   [0:0] icmp_ln890_1448_fu_1324_p2;
reg   [3:0] c7_V_reg_632;
wire   [0:0] icmp_ln890_1455_fu_1336_p2;
reg   [4:0] c8_V_reg_643;
reg   [1:0] n_V_reg_654;
reg   [511:0] p_Val2_100_reg_665;
wire   [63:0] zext_ln17887_1_fu_828_p1;
wire   [63:0] tmp_595_cast_fu_920_p1;
wire   [63:0] zext_ln17961_1_fu_1103_p1;
wire   [63:0] tmp_cast_fu_1165_p1;
wire   [63:0] tmp_592_cast_fu_1319_p1;
reg   [255:0] data_split_V_1_fu_178;
wire   [255:0] data_split_V_1_132_fu_971_p3;
reg   [255:0] data_split_V_1_119_fu_182;
wire   [255:0] data_split_V_1_131_fu_963_p3;
reg   [255:0] data_split_V_1_120_fu_186;
wire   [255:0] data_split_V_1_129_fu_1216_p3;
reg   [255:0] data_split_V_1_121_fu_190;
wire   [255:0] data_split_V_1_128_fu_1208_p3;
reg   [255:0] data_split_V_1_122_fu_202;
wire   [255:0] data_split_V_1_126_fu_1370_p3;
reg   [255:0] data_split_V_1_123_fu_206;
wire   [255:0] data_split_V_1_125_fu_1362_p3;
wire   [255:0] select_ln17936_fu_1003_p3;
wire   [255:0] select_ln18010_fu_1248_p3;
wire   [255:0] select_ln18054_fu_1402_p3;
wire   [5:0] p_shl_fu_722_p3;
wire   [5:0] zext_ln886_7_fu_744_p1;
wire   [2:0] trunc_ln17887_fu_777_p1;
wire   [6:0] zext_ln17887_fu_819_p1;
wire   [6:0] add_ln17887_fu_823_p2;
wire   [7:0] tmp_63_fu_913_p3;
wire   [0:0] trunc_ln17932_fu_959_p1;
wire   [255:0] data_split_V_0_fu_955_p1;
wire   [255:0] r_fu_979_p4;
wire   [5:0] zext_ln886_fu_1019_p1;
wire   [2:0] trunc_ln17961_fu_1052_p1;
wire   [6:0] zext_ln17961_fu_1094_p1;
wire   [6:0] add_ln17961_fu_1098_p2;
wire   [7:0] tmp_fu_1158_p3;
wire   [0:0] trunc_ln18006_fu_1204_p1;
wire   [255:0] data_split_V_0_81_fu_1200_p1;
wire   [255:0] r_90_fu_1224_p4;
wire   [7:0] tmp_s_fu_1312_p3;
wire   [0:0] trunc_ln18050_fu_1358_p1;
wire   [255:0] data_split_V_0_82_fu_1354_p1;
wire   [255:0] r_91_fu_1378_p4;
reg   [34:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 35'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_3_x120_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_3_x120_dout),
    .q0(local_C_pong_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln18031_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_312 == 1'd0) | ((icmp_ln17987_fu_857_p2 == 1'd1) & (arb_9_reg_325 == 1'd1))) | ((icmp_ln17913_fu_845_p2 == 1'd1) & (arb_9_reg_325 == 1'd0))))) begin
        arb_9_reg_325 <= arb_fu_863_p2;
    end else if (((icmp_ln890_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_9_reg_325 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd1))) begin
        c0_V_reg_276 <= add_ln691_reg_1434;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_276 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_312 == 1'd0) | ((icmp_ln17987_fu_857_p2 == 1'd1) & (arb_9_reg_325 == 1'd1))) | ((icmp_ln17913_fu_845_p2 == 1'd1) & (arb_9_reg_325 == 1'd0))))) begin
        c1_V_reg_301 <= add_ln691_1662_reg_1454;
    end else if (((icmp_ln890_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_301 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((tmp_624_fu_1011_p3 == 1'd1) & (intra_trans_en_9_reg_312 == 1'd1)) | ((icmp_ln886_fu_1023_p2 == 1'd1) & (intra_trans_en_9_reg_312 == 1'd1))))) begin
        c2_V_122_reg_404 <= 8'd0;
    end else if (((icmp_ln890_1453_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        c2_V_122_reg_404 <= c2_V_124_reg_1533;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((intra_trans_en_9_reg_312 == 1'd1) & (tmp_625_fu_736_p3 == 1'd1)) | ((intra_trans_en_9_reg_312 == 1'd1) & (icmp_ln886_7_fu_748_p2 == 1'd1))))) begin
        c2_V_123_reg_393 <= 8'd0;
    end else if (((icmp_ln890_1454_fu_875_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        c2_V_123_reg_393 <= c2_V_125_reg_1525;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_599 <= 8'd0;
    end else if (((icmp_ln890_1446_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        c2_V_reg_599 <= c2_V_121_reg_1728;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_9_phi_fu_329_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd0))) begin
        c3_37_reg_337 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1452_fu_765_p2 == 1'd1) & (icmp_ln17877_reg_1474 == 1'd0)) | ((icmp_ln890_1451_fu_789_p2 == 1'd1) & (icmp_ln17877_reg_1474 == 1'd1))))) begin
        c3_37_reg_337 <= c3_39_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_9_phi_fu_329_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd0))) begin
        c3_reg_479 <= 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1450_fu_1040_p2 == 1'd1) & (icmp_ln17951_reg_1612 == 1'd0)) | ((icmp_ln890_1449_fu_1064_p2 == 1'd1) & (icmp_ln17951_reg_1612 == 1'd1))))) begin
        c3_reg_479 <= c3_38_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_624_fu_1011_p3 == 1'd0) & (icmp_ln17951_fu_1028_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_35_reg_491 <= 4'd0;
    end else if (((icmp_ln890_1457_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c4_V_35_reg_491 <= add_ln691_1666_reg_1616;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_748_p2 == 1'd0) & (tmp_625_fu_736_p3 == 1'd0) & (icmp_ln17877_fu_753_p2 == 1'd1))) begin
        c4_V_36_reg_360 <= 4'd0;
    end else if (((icmp_ln890_1458_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c4_V_36_reg_360 <= add_ln691_1670_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_748_p2 == 1'd0) & (tmp_625_fu_736_p3 == 1'd0) & (icmp_ln17877_fu_753_p2 == 1'd0))) begin
        c4_V_37_reg_349 <= 4'd0;
    end else if (((icmp_ln890_1459_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c4_V_37_reg_349 <= add_ln691_1672_reg_1478;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_624_fu_1011_p3 == 1'd0) & (icmp_ln17951_fu_1028_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c4_V_reg_502 <= 4'd0;
    end else if (((icmp_ln890_1456_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c4_V_reg_502 <= add_ln691_1665_reg_1624;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1460_fu_1132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c5_V_107_reg_535 <= add_ln691_1676_reg_1663;
    end else if (((icmp_ln17987_fu_857_p2 == 1'd0) & (intra_trans_en_9_reg_312 == 1'd1) & (arb_9_reg_325 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_107_reg_535 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1461_fu_887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_108_reg_415 <= add_ln691_1677_reg_1546;
    end else if (((icmp_ln17913_fu_845_p2 == 1'd0) & (intra_trans_en_9_reg_312 == 1'd1) & (arb_9_reg_325 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c5_V_108_reg_415 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1449_fu_1064_p2 == 1'd0) & (icmp_ln17951_reg_1612 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_109_reg_524 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        c5_V_109_reg_524 <= add_ln691_1667_reg_1650;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1450_fu_1040_p2 == 1'd0) & (icmp_ln17951_reg_1612 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_110_reg_513 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        c5_V_110_reg_513 <= add_ln691_1669_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1451_fu_789_p2 == 1'd0) & (icmp_ln17877_reg_1474 == 1'd1))) begin
        c5_V_111_reg_382 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_111_reg_382 <= add_ln691_1671_reg_1512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1452_fu_765_p2 == 1'd0) & (icmp_ln17877_reg_1474 == 1'd0))) begin
        c5_V_112_reg_371 <= 5'd0;
    end else if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_112_reg_371 <= add_ln691_1673_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1447_fu_1286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        c5_V_reg_610 <= add_ln691_1660_reg_1736;
    end else if (((icmp_ln18031_fu_1262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        c5_V_reg_610 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1462_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c6_V_143_reg_546 <= add_ln691_1678_reg_1671;
    end else if (((icmp_ln890_1453_fu_1120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        c6_V_143_reg_546 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1463_fu_925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_144_reg_426 <= add_ln691_1679_reg_1554;
    end else if (((icmp_ln890_1454_fu_875_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        c6_V_144_reg_426 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1448_fu_1324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        c6_V_reg_621 <= add_ln691_1661_reg_1744;
    end else if (((icmp_ln890_1446_fu_1274_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        c6_V_reg_621 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1464_fu_1182_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        c7_V_81_reg_557 <= add_ln691_1680_reg_1689;
    end else if (((icmp_ln890_1460_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c7_V_81_reg_557 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1465_fu_937_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c7_V_82_reg_437 <= add_ln691_1681_reg_1572;
    end else if (((icmp_ln890_1461_fu_887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_82_reg_437 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1455_fu_1336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        c7_V_reg_632 <= add_ln691_1663_reg_1762;
    end else if (((icmp_ln890_1447_fu_1286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        c7_V_reg_632 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd1))) begin
        c8_V_17_reg_568 <= add_ln691_1682_reg_1707;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        c8_V_17_reg_568 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd1))) begin
        c8_V_18_reg_448 <= add_ln691_1684_reg_1585;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c8_V_18_reg_448 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd1))) begin
        c8_V_reg_643 <= add_ln691_1674_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        c8_V_reg_643 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_312 == 1'd0) | ((icmp_ln17987_fu_857_p2 == 1'd1) & (arb_9_reg_325 == 1'd1))) | ((icmp_ln17913_fu_845_p2 == 1'd1) & (arb_9_reg_325 == 1'd0))))) begin
        intra_trans_en_9_reg_312 <= 1'd1;
    end else if (((icmp_ln890_fu_704_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_9_reg_312 <= intra_trans_en_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd1))) begin
        intra_trans_en_reg_287 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_287 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd0))) begin
        n_V_81_reg_579 <= add_ln691_1683_fu_1188_p2;
    end else if (((icmp_ln890_1464_fu_1182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        n_V_81_reg_579 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd0))) begin
        n_V_82_reg_459 <= add_ln691_1685_fu_943_p2;
    end else if (((icmp_ln890_1465_fu_937_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        n_V_82_reg_459 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd0))) begin
        n_V_reg_654 <= add_ln691_1675_fu_1342_p2;
    end else if (((icmp_ln890_1455_fu_1336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        n_V_reg_654 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd0))) begin
        p_Val2_100_reg_665 <= zext_ln1497_fu_1388_p1;
    end else if (((icmp_ln890_1455_fu_1336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_Val2_100_reg_665 <= reg_692;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd0))) begin
        p_Val2_99_reg_590 <= zext_ln1497_81_fu_1234_p1;
    end else if (((icmp_ln890_1464_fu_1182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        p_Val2_99_reg_590 <= in_data_V_67_reg_1702;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd0))) begin
        p_Val2_s_reg_470 <= zext_ln1497_82_fu_989_p1;
    end else if (((icmp_ln890_1465_fu_937_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        p_Val2_s_reg_470 <= reg_692;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd0))) begin
        add_i_i780_cast_reg_1462[5 : 3] <= add_i_i780_cast_fu_730_p2[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln691_1660_reg_1736 <= add_ln691_1660_fu_1268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln691_1661_reg_1744 <= add_ln691_1661_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1662_reg_1454 <= add_ln691_1662_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        add_ln691_1663_reg_1762 <= add_ln691_1663_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17951_reg_1612 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1665_reg_1624 <= add_ln691_1665_fu_1046_p2;
        tmp_593_cast_reg_1629[6 : 4] <= tmp_593_cast_fu_1056_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17951_reg_1612 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln691_1666_reg_1616 <= add_ln691_1666_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_1667_reg_1650 <= add_ln691_1667_fu_1088_p2;
        local_C_ping_V_addr_17_reg_1655 <= zext_ln17961_1_fu_1103_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1669_reg_1642 <= add_ln691_1669_fu_1076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln17877_reg_1474 == 1'd1))) begin
        add_ln691_1670_reg_1486 <= add_ln691_1670_fu_771_p2;
        tmp_594_cast_reg_1491[6 : 4] <= tmp_594_cast_fu_781_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1671_reg_1512 <= add_ln691_1671_fu_813_p2;
        local_C_pong_V_addr_reg_1517 <= zext_ln17887_1_fu_828_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln17877_reg_1474 == 1'd0))) begin
        add_ln691_1672_reg_1478 <= add_ln691_1672_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_1673_reg_1504 <= add_ln691_1673_fu_801_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln691_1674_reg_1775 <= add_ln691_1674_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln691_1676_reg_1663 <= add_ln691_1676_fu_1114_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln691_1677_reg_1546 <= add_ln691_1677_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1678_reg_1671 <= add_ln691_1678_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1679_reg_1554 <= add_ln691_1679_fu_881_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1680_reg_1689 <= add_ln691_1680_fu_1152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1681_reg_1572 <= add_ln691_1681_fu_907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln691_1682_reg_1707 <= add_ln691_1682_fu_1176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1684_reg_1585 <= add_ln691_1684_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1434 <= add_ln691_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        c2_V_121_reg_1728 <= c2_V_121_fu_1256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_9_reg_312 == 1'd1) & (arb_9_reg_325 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_124_reg_1533 <= c2_V_124_fu_851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((intra_trans_en_9_reg_312 == 1'd1) & (arb_9_reg_325 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        c2_V_125_reg_1525 <= c2_V_125_fu_839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd0))) begin
        data_split_V_1_119_fu_182 <= data_split_V_1_131_fu_963_p3;
        data_split_V_1_fu_178 <= data_split_V_1_132_fu_971_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd0))) begin
        data_split_V_1_120_fu_186 <= data_split_V_1_129_fu_1216_p3;
        data_split_V_1_121_fu_190 <= data_split_V_1_128_fu_1208_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd0))) begin
        data_split_V_1_122_fu_202 <= data_split_V_1_126_fu_1370_p3;
        data_split_V_1_123_fu_206 <= data_split_V_1_125_fu_1362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1460_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        div_i_i8_reg_1679 <= {{c6_V_143_reg_546[4:1]}};
        empty_3636_reg_1684 <= empty_3636_fu_1148_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1461_fu_887_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        div_i_i9_reg_1562 <= {{c6_V_144_reg_426[4:1]}};
        empty_reg_1567 <= empty_fu_903_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1447_fu_1286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        div_i_i_reg_1752 <= {{c6_V_reg_621[4:1]}};
        empty_3637_reg_1757 <= empty_3637_fu_1302_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_7_fu_748_p2 == 1'd0) & (tmp_625_fu_736_p3 == 1'd0))) begin
        icmp_ln17877_reg_1474 <= icmp_ln17877_fu_753_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_1023_p2 == 1'd0) & (tmp_624_fu_1011_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln17951_reg_1612 <= icmp_ln17951_fu_1028_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        in_data_V_67_reg_1702 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_692 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln18031_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln18031_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = fifo_C_C_IO_L2_in_3_x120_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_3_x120_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = fifo_C_C_IO_L2_in_4_x121_full_n;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_4_x121_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd1)))) begin
        fifo_C_PE_0_3_x1116_blk_n = fifo_C_PE_0_3_x1116_full_n;
    end else begin
        fifo_C_PE_0_3_x1116_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln18054_fu_1402_p3;
    end else if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln18010_fu_1248_p3;
    end else if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd1))) begin
        fifo_C_PE_0_3_x1116_din = select_ln17936_fu_1003_p3;
    end else begin
        fifo_C_PE_0_3_x1116_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd1)) | (~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) | (~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd1)))) begin
        fifo_C_PE_0_3_x1116_write = 1'b1;
    end else begin
        fifo_C_PE_0_3_x1116_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        local_C_ping_V_address0 = tmp_592_cast_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_17_reg_1655;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        local_C_ping_V_address0 = tmp_595_cast_fu_920_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state13) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        local_C_pong_V_address0 = tmp_cast_fu_1165_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1517;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_704_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_9_phi_fu_329_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1445_fu_716_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_7_fu_748_p2 == 1'd1) | (tmp_625_fu_736_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_1452_fu_765_p2 == 1'd1) & (icmp_ln17877_reg_1474 == 1'd0)) | ((icmp_ln890_1451_fu_789_p2 == 1'd1) & (icmp_ln17877_reg_1474 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_1451_fu_789_p2 == 1'd0) & (icmp_ln17877_reg_1474 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln890_1459_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1458_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (((intra_trans_en_9_reg_312 == 1'd0) | ((icmp_ln17987_fu_857_p2 == 1'd1) & (arb_9_reg_325 == 1'd1))) | ((icmp_ln17913_fu_845_p2 == 1'd1) & (arb_9_reg_325 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln17987_fu_857_p2 == 1'd0) & (intra_trans_en_9_reg_312 == 1'd1) & (arb_9_reg_325 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln890_1454_fu_875_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1461_fu_887_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1463_fu_925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1465_fu_937_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln878_83_fu_949_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & ((icmp_ln886_fu_1023_p2 == 1'd1) | (tmp_624_fu_1011_p3 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (((icmp_ln890_1450_fu_1040_p2 == 1'd1) & (icmp_ln17951_reg_1612 == 1'd0)) | ((icmp_ln890_1449_fu_1064_p2 == 1'd1) & (icmp_ln17951_reg_1612 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln890_1449_fu_1064_p2 == 1'd0) & (icmp_ln17951_reg_1612 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1457_fu_1082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1456_fu_1108_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln890_1453_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1460_fu_1132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1462_fu_1170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln890_1464_fu_1182_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state28) & (icmp_ln878_82_fu_1194_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln18031_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln890_1446_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln890_1447_fu_1286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln890_1448_fu_1324_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln890_1455_fu_1336_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if ((~((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1)) & (1'b1 == ap_CS_fsm_state35) & (icmp_ln878_fu_1348_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i780_cast_fu_730_p2 = ($signed(6'd41) - $signed(p_shl_fu_722_p3));

assign add_ln17887_fu_823_p2 = (tmp_594_cast_reg_1491 + zext_ln17887_fu_819_p1);

assign add_ln17961_fu_1098_p2 = (tmp_593_cast_reg_1629 + zext_ln17961_fu_1094_p1);

assign add_ln691_1660_fu_1268_p2 = (c5_V_reg_610 + 2'd1);

assign add_ln691_1661_fu_1280_p2 = (c6_V_reg_621 + 6'd1);

assign add_ln691_1662_fu_710_p2 = (c1_V_reg_301 + 3'd1);

assign add_ln691_1663_fu_1306_p2 = (c7_V_reg_632 + 4'd1);

assign add_ln691_1665_fu_1046_p2 = (c4_V_reg_502 + 4'd1);

assign add_ln691_1666_fu_1034_p2 = (c4_V_35_reg_491 + 4'd1);

assign add_ln691_1667_fu_1088_p2 = (c5_V_109_reg_524 + 5'd1);

assign add_ln691_1669_fu_1076_p2 = (c5_V_110_reg_513 + 5'd1);

assign add_ln691_1670_fu_771_p2 = (c4_V_36_reg_360 + 4'd1);

assign add_ln691_1671_fu_813_p2 = (c5_V_111_reg_382 + 5'd1);

assign add_ln691_1672_fu_759_p2 = (c4_V_37_reg_349 + 4'd1);

assign add_ln691_1673_fu_801_p2 = (c5_V_112_reg_371 + 5'd1);

assign add_ln691_1674_fu_1330_p2 = (c8_V_reg_643 + 5'd1);

assign add_ln691_1675_fu_1342_p2 = (n_V_reg_654 + 2'd1);

assign add_ln691_1676_fu_1114_p2 = (c5_V_107_reg_535 + 2'd1);

assign add_ln691_1677_fu_869_p2 = (c5_V_108_reg_415 + 2'd1);

assign add_ln691_1678_fu_1126_p2 = (c6_V_143_reg_546 + 6'd1);

assign add_ln691_1679_fu_881_p2 = (c6_V_144_reg_426 + 6'd1);

assign add_ln691_1680_fu_1152_p2 = (c7_V_81_reg_557 + 4'd1);

assign add_ln691_1681_fu_907_p2 = (c7_V_82_reg_437 + 4'd1);

assign add_ln691_1682_fu_1176_p2 = (c8_V_17_reg_568 + 5'd1);

assign add_ln691_1683_fu_1188_p2 = (n_V_81_reg_579 + 2'd1);

assign add_ln691_1684_fu_931_p2 = (c8_V_18_reg_448 + 5'd1);

assign add_ln691_1685_fu_943_p2 = (n_V_82_reg_459 + 2'd1);

assign add_ln691_fu_698_p2 = (c0_V_reg_276 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_83_fu_949_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state20 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state28 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_82_fu_1194_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state35 = ((fifo_C_PE_0_3_x1116_full_n == 1'b0) & (icmp_ln878_fu_1348_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_C_IO_L2_in_4_x121_full_n == 1'b0) | (fifo_C_C_IO_L2_in_3_x120_empty_n == 1'b0));
end

assign ap_phi_mux_arb_9_phi_fu_329_p4 = arb_9_reg_325;

assign arb_fu_863_p2 = (arb_9_reg_325 ^ 1'd1);

assign c2_V_121_fu_1256_p2 = (c2_V_reg_599 + 8'd1);

assign c2_V_124_fu_851_p2 = (c2_V_122_reg_404 + 8'd1);

assign c2_V_125_fu_839_p2 = (c2_V_123_reg_393 + 8'd1);

assign c3_38_fu_1070_p2 = (c3_reg_479 + 4'd1);

assign c3_39_fu_795_p2 = (c3_37_reg_337 + 4'd1);

assign data_split_V_0_81_fu_1200_p1 = p_Val2_99_reg_590[255:0];

assign data_split_V_0_82_fu_1354_p1 = p_Val2_100_reg_665[255:0];

assign data_split_V_0_fu_955_p1 = p_Val2_s_reg_470[255:0];

assign data_split_V_1_125_fu_1362_p3 = ((trunc_ln18050_fu_1358_p1[0:0] == 1'b1) ? data_split_V_0_82_fu_1354_p1 : data_split_V_1_123_fu_206);

assign data_split_V_1_126_fu_1370_p3 = ((trunc_ln18050_fu_1358_p1[0:0] == 1'b1) ? data_split_V_1_122_fu_202 : data_split_V_0_82_fu_1354_p1);

assign data_split_V_1_128_fu_1208_p3 = ((trunc_ln18006_fu_1204_p1[0:0] == 1'b1) ? data_split_V_0_81_fu_1200_p1 : data_split_V_1_121_fu_190);

assign data_split_V_1_129_fu_1216_p3 = ((trunc_ln18006_fu_1204_p1[0:0] == 1'b1) ? data_split_V_1_120_fu_186 : data_split_V_0_81_fu_1200_p1);

assign data_split_V_1_131_fu_963_p3 = ((trunc_ln17932_fu_959_p1[0:0] == 1'b1) ? data_split_V_0_fu_955_p1 : data_split_V_1_119_fu_182);

assign data_split_V_1_132_fu_971_p3 = ((trunc_ln17932_fu_959_p1[0:0] == 1'b1) ? data_split_V_1_fu_178 : data_split_V_0_fu_955_p1);

assign empty_3636_fu_1148_p1 = c6_V_143_reg_546[0:0];

assign empty_3637_fu_1302_p1 = c6_V_reg_621[0:0];

assign empty_fu_903_p1 = c6_V_144_reg_426[0:0];

assign fifo_C_C_IO_L2_in_4_x121_din = fifo_C_C_IO_L2_in_3_x120_dout;

assign icmp_ln17877_fu_753_p2 = ((c3_37_reg_337 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17913_fu_845_p2 = ((c2_V_123_reg_393 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln17951_fu_1028_p2 = ((c3_reg_479 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln17987_fu_857_p2 = ((c2_V_122_reg_404 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln18031_fu_1262_p2 = ((c2_V_reg_599 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_82_fu_1194_p2 = ((n_V_81_reg_579 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_83_fu_949_p2 = ((n_V_82_reg_459 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1348_p2 = ((n_V_reg_654 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_7_fu_748_p2 = ((zext_ln886_7_fu_744_p1 > add_i_i780_cast_reg_1462) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_1023_p2 = ((zext_ln886_fu_1019_p1 > add_i_i780_cast_reg_1462) ? 1'b1 : 1'b0);

assign icmp_ln890_1445_fu_716_p2 = ((c1_V_reg_301 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1446_fu_1274_p2 = ((c5_V_reg_610 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1447_fu_1286_p2 = ((c6_V_reg_621 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1448_fu_1324_p2 = ((c7_V_reg_632 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1449_fu_1064_p2 = ((c4_V_reg_502 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1450_fu_1040_p2 = ((c4_V_35_reg_491 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1451_fu_789_p2 = ((c4_V_36_reg_360 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1452_fu_765_p2 = ((c4_V_37_reg_349 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1453_fu_1120_p2 = ((c5_V_107_reg_535 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1454_fu_875_p2 = ((c5_V_108_reg_415 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1455_fu_1336_p2 = ((c8_V_reg_643 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1456_fu_1108_p2 = ((c5_V_109_reg_524 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1457_fu_1082_p2 = ((c5_V_110_reg_513 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1458_fu_833_p2 = ((c5_V_111_reg_382 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1459_fu_807_p2 = ((c5_V_112_reg_371 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1460_fu_1132_p2 = ((c6_V_143_reg_546 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1461_fu_887_p2 = ((c6_V_144_reg_426 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1462_fu_1170_p2 = ((c7_V_81_reg_557 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1463_fu_925_p2 = ((c7_V_82_reg_437 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1464_fu_1182_p2 = ((c8_V_17_reg_568 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1465_fu_937_p2 = ((c8_V_18_reg_448 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_704_p2 = ((c0_V_reg_276 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_722_p3 = {{c1_V_reg_301}, {3'd0}};

assign r_90_fu_1224_p4 = {{p_Val2_99_reg_590[511:256]}};

assign r_91_fu_1378_p4 = {{p_Val2_100_reg_665[511:256]}};

assign r_fu_979_p4 = {{p_Val2_s_reg_470[511:256]}};

assign select_ln17936_fu_1003_p3 = ((empty_reg_1567[0:0] == 1'b1) ? data_split_V_1_119_fu_182 : data_split_V_1_fu_178);

assign select_ln18010_fu_1248_p3 = ((empty_3636_reg_1684[0:0] == 1'b1) ? data_split_V_1_121_fu_190 : data_split_V_1_120_fu_186);

assign select_ln18054_fu_1402_p3 = ((empty_3637_reg_1757[0:0] == 1'b1) ? data_split_V_1_123_fu_206 : data_split_V_1_122_fu_202);

assign tmp_592_cast_fu_1319_p1 = tmp_s_fu_1312_p3;

assign tmp_593_cast_fu_1056_p3 = {{trunc_ln17961_fu_1052_p1}, {4'd0}};

assign tmp_594_cast_fu_781_p3 = {{trunc_ln17887_fu_777_p1}, {4'd0}};

assign tmp_595_cast_fu_920_p1 = tmp_63_fu_913_p3;

assign tmp_624_fu_1011_p3 = c3_reg_479[32'd3];

assign tmp_625_fu_736_p3 = c3_37_reg_337[32'd3];

assign tmp_63_fu_913_p3 = {{c7_V_82_reg_437}, {div_i_i9_reg_1562}};

assign tmp_cast_fu_1165_p1 = tmp_fu_1158_p3;

assign tmp_fu_1158_p3 = {{c7_V_81_reg_557}, {div_i_i8_reg_1679}};

assign tmp_s_fu_1312_p3 = {{c7_V_reg_632}, {div_i_i_reg_1752}};

assign trunc_ln17887_fu_777_p1 = c4_V_36_reg_360[2:0];

assign trunc_ln17932_fu_959_p1 = n_V_82_reg_459[0:0];

assign trunc_ln17961_fu_1052_p1 = c4_V_reg_502[2:0];

assign trunc_ln18006_fu_1204_p1 = n_V_81_reg_579[0:0];

assign trunc_ln18050_fu_1358_p1 = n_V_reg_654[0:0];

assign zext_ln1497_81_fu_1234_p1 = r_90_fu_1224_p4;

assign zext_ln1497_82_fu_989_p1 = r_fu_979_p4;

assign zext_ln1497_fu_1388_p1 = r_91_fu_1378_p4;

assign zext_ln17887_1_fu_828_p1 = add_ln17887_fu_823_p2;

assign zext_ln17887_fu_819_p1 = c5_V_111_reg_382;

assign zext_ln17961_1_fu_1103_p1 = add_ln17961_fu_1098_p2;

assign zext_ln17961_fu_1094_p1 = c5_V_109_reg_524;

assign zext_ln886_7_fu_744_p1 = c3_37_reg_337;

assign zext_ln886_fu_1019_p1 = c3_reg_479;

always @ (posedge ap_clk) begin
    add_i_i780_cast_reg_1462[2:0] <= 3'b001;
    tmp_594_cast_reg_1491[3:0] <= 4'b0000;
    tmp_593_cast_reg_1629[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_3_x1
