<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-082-088  </DOCNO><DOCID>07 082 088.andO;</DOCID><JOURNAL>Electronic Engineering Times  Feb 13 1989 n525 p115(3).andM;</JOURNAL><TITLE>Tight Multibus II spec eases system integration; interoperabilitynot an afterthought: it's built into the specifications.andO;</TITLE><AUTHOR>Hyde, John.andM;</AUTHOR><TEXT><ABSTRACT>The IEEE-ANSI 1296 specification exactly defines the Multibus IISystems Architecture (MSA), allowing no options and ensuringtechnology-independent interoperability of all hardware coupled toits backplane bus.andP;  MSA specifies a data-link communications layerwhich employs hardware-recognized data packet transfer, termed'message passing.' The message-passing hardware and protocolsenable efficient communications between intelligent boards basedon varied microprocessors and operating systems.andP;  Other aspects ofMSA include: a proposed initialization scheme for multiple CPUsand operating systems; a PC AT subsystem bus on the P2 connector;a Parallel System Bus interface; a generic interface to tie to anymicroprocessor; a separate 'interconnect' address space; anintelligent message-passing co-processor bus controller; built-insystem diagnostics; and live board insertion capabilities.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     MultibusSystem DesignSpecificationsCompatible HardwareIntegrated SystemsIEEE.andM;</DESCRIPT></DOC>