{
    "design": {
        "name": "Xoodyak_TI_first_order",
        "rtl": {
            "sources": [
                {
                    "_path": "src_rtl/LWC_config.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC_config.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "1ced792b4c38b42a67314ff639bb747b5c2b5cc38f760d8e92c0f5ffda88d19b"
                },
                {
                    "_path": "src_rtl/LWC/NIST_LWAPI_pkg.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/NIST_LWAPI_pkg.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "9a7942f435fcc11f930ada0a3fbf85f9cd82aaadb8b0c8dea22c5ac3ce5633cd"
                },
                {
                    "_path": "src_rtl/design_pkg.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/design_pkg.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "ff2aa17de66d4e4aa83c2057ce29ecceae11219cd4f0c0173fe9f05d26fa13f4"
                },
                {
                    "_path": "src_rtl/xoodoo_globals.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/xoodoo_globals.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "db0842e6f6beba3d462f998b00fb52869fee1be53080d4f86f1eaa598f61a1cc"
                },
                {
                    "_path": "src_rtl/xoodoo_n_rounds_SCA.v",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/xoodoo_n_rounds_SCA.v",
                    "type": "verilog",
                    "variant": null,
                    "standard": null,
                    "content_hash": "305dfc118a8e10c50c512c044d4761e9516bed467e8098197e8a91ad60653824"
                },
                {
                    "_path": "src_rtl/xoodoo_register_SCA.v",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/xoodoo_register_SCA.v",
                    "type": "verilog",
                    "variant": null,
                    "standard": null,
                    "content_hash": "4207aab43ee91f9aa56e2382e51235b900cb143c2f57f534471a628c22ac19a7"
                },
                {
                    "_path": "src_rtl/xoodoo_round_SCA.v",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/xoodoo_round_SCA.v",
                    "type": "verilog",
                    "variant": null,
                    "standard": null,
                    "content_hash": "8febad2e04a2a256bea6715dbc96c900a5caf91d4eea792e6f547f0c773555cc"
                },
                {
                    "_path": "src_rtl/xoodoo_SCA.v",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/xoodoo_SCA.v",
                    "type": "verilog",
                    "variant": null,
                    "standard": null,
                    "content_hash": "786091d81fc7573853dea768cfc7ef76ab5ee5cd604031a5947995a771a4497c"
                },
                {
                    "_path": "src_rtl/CryptoCore_SCA.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/CryptoCore_SCA.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "f67946b26f034514f965fc37412d9ed6e5150df4adc21f8c4709e4abcafde291"
                },
                {
                    "_path": "src_rtl/LWC/data_piso.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/data_piso.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "107edad87847af4d749f389cb5ac9e85827fbdce5a2c9b5035e0f51225301e3c"
                },
                {
                    "_path": "src_rtl/LWC/data_sipo.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/data_sipo.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "e4ddf95dd77d72cff9ee7428c711bdf548417d63b823b32a3bed7bacbd1f28b0"
                },
                {
                    "_path": "src_rtl/LWC/FIFO.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/FIFO.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "86e7cca39390bec9be4229932a9f367cdacce10d0f61e467d0c4ff03c89b8dd9"
                },
                {
                    "_path": "src_rtl/LWC/key_piso.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/key_piso.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "9be695f46e54357c1481773c3d707b0ddf2394c7de35839d5736e95907201e59"
                },
                {
                    "_path": "src_rtl/LWC/PreProcessor.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/PreProcessor.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "0337e00b4b54f9af507a390e1966d31f128cf47664fc5b38986bcd8e8771afe8"
                },
                {
                    "_path": "src_rtl/LWC/PostProcessor.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/PostProcessor.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "189150b7a8d49ef04600051a0d6389c08051103c7735b3a2186d87949e573a4b"
                },
                {
                    "_path": "src_rtl/LWC/LWC_SCA.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_rtl/LWC/LWC_SCA.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "cbfd8f18bead49ecbd00a43c01870d081443dc1fbd762f7ac1d5b063a7f43fd1"
                }
            ],
            "generics": {},
            "parameters": {},
            "defines": {},
            "top": "LWC_SCA",
            "clock": {
                "port": "clk"
            },
            "clocks": {
                "main_clock": {
                    "port": "clk"
                }
            },
            "clock_port": "clk"
        },
        "tb": {
            "sources": [
                {
                    "_path": "src_tb/LWC_TB_SCA.vhd",
                    "file": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/src_tb/LWC_TB_SCA.vhd",
                    "type": "vhdl",
                    "variant": null,
                    "standard": null,
                    "content_hash": "996a6b00ac70138048c35d45c0dbba03a0d071ce95eb5a79bfc97ae437155cf5"
                }
            ],
            "generics": {
                "G_FNAME_PDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/pdi.txt",
                "G_FNAME_SDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/sdi.txt",
                "G_FNAME_RDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/rdi.txt",
                "G_FNAME_DO": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/do.txt",
                "G_TEST_MODE": 0,
                "G_RANDOM_STALL": true,
                "G_TIMEOUT_CYCLES": 1000,
                "G_MAX_FAILURES": 0
            },
            "parameters": {
                "G_FNAME_PDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/pdi.txt",
                "G_FNAME_SDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/sdi.txt",
                "G_FNAME_RDI": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/rdi.txt",
                "G_FNAME_DO": "/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_TI_first_order/KAT/do.txt",
                "G_TEST_MODE": 0,
                "G_RANDOM_STALL": true,
                "G_TIMEOUT_CYCLES": 1000,
                "G_MAX_FAILURES": 0
            },
            "defines": {},
            "top": [
                "LWC_TB"
            ],
            "uut": null,
            "cocotb": false
        },
        "language": {
            "vhdl": {
                "standard": "08",
                "version": null,
                "synopsys": false
            },
            "verilog": {
                "standard": "01",
                "version": null
            }
        },
        "T": {
            "__module__": "xeda.design"
        },
        "description": "Xoodyak with 1st order masking using TI",
        "lwc": {
            "aead": {
                "algorithm": "xoodyakv1"
            },
            "hash": {
                "algorithm": "xoodyakv1"
            },
            "ports": {
                "pdi": {
                    "bit_width": 32,
                    "num_shares": 2
                },
                "sdi": {
                    "bit_width": 32,
                    "num_shares": 2
                },
                "rdi": {
                    "bit_width": 384
                }
            },
            "sca_protection": {
                "target": [
                    "timing",
                    "spa",
                    "dpa",
                    "cpa"
                ],
                "masking_schemes": [
                    "TI"
                ],
                "order": 1
            }
        },
        "url": "https://github.com/ybhphoenix/THU_HWSec_LWC",
        "license": "GPL-3.0",
        "version": "0.1.2",
        "author": [
            "Shuohang Peng",
            "Shuying Yin",
            "Cankun Zhao",
            "Hang Zhao"
        ],
        "rtl_fingerprint": {
            "sources": {
                "src_rtl/LWC_config.vhd": "1ced792b4c38b42a67314ff639bb747b5c2b5cc38f760d8e92c0f5ffda88d19b",
                "src_rtl/LWC/NIST_LWAPI_pkg.vhd": "9a7942f435fcc11f930ada0a3fbf85f9cd82aaadb8b0c8dea22c5ac3ce5633cd",
                "src_rtl/design_pkg.vhd": "ff2aa17de66d4e4aa83c2057ce29ecceae11219cd4f0c0173fe9f05d26fa13f4",
                "src_rtl/xoodoo_globals.vhd": "db0842e6f6beba3d462f998b00fb52869fee1be53080d4f86f1eaa598f61a1cc",
                "src_rtl/xoodoo_n_rounds_SCA.v": "305dfc118a8e10c50c512c044d4761e9516bed467e8098197e8a91ad60653824",
                "src_rtl/xoodoo_register_SCA.v": "4207aab43ee91f9aa56e2382e51235b900cb143c2f57f534471a628c22ac19a7",
                "src_rtl/xoodoo_round_SCA.v": "8febad2e04a2a256bea6715dbc96c900a5caf91d4eea792e6f547f0c773555cc",
                "src_rtl/xoodoo_SCA.v": "786091d81fc7573853dea768cfc7ef76ab5ee5cd604031a5947995a771a4497c",
                "src_rtl/CryptoCore_SCA.vhd": "f67946b26f034514f965fc37412d9ed6e5150df4adc21f8c4709e4abcafde291",
                "src_rtl/LWC/data_piso.vhd": "107edad87847af4d749f389cb5ac9e85827fbdce5a2c9b5035e0f51225301e3c",
                "src_rtl/LWC/data_sipo.vhd": "e4ddf95dd77d72cff9ee7428c711bdf548417d63b823b32a3bed7bacbd1f28b0",
                "src_rtl/LWC/FIFO.vhd": "86e7cca39390bec9be4229932a9f367cdacce10d0f61e467d0c4ff03c89b8dd9",
                "src_rtl/LWC/key_piso.vhd": "9be695f46e54357c1481773c3d707b0ddf2394c7de35839d5736e95907201e59",
                "src_rtl/LWC/PreProcessor.vhd": "0337e00b4b54f9af507a390e1966d31f128cf47664fc5b38986bcd8e8771afe8",
                "src_rtl/LWC/PostProcessor.vhd": "189150b7a8d49ef04600051a0d6389c08051103c7735b3a2186d87949e573a4b",
                "src_rtl/LWC/LWC_SCA.vhd": "cbfd8f18bead49ecbd00a43c01870d081443dc1fbd762f7ac1d5b063a7f43fd1"
            },
            "parameters": {}
        },
        "rtl_hash": "5ed3598cc7391265ccc96d2072e2e22560f63aae39ca71528fc46d04081f6aca",
        "tb_hash": "adeadb425b3ee5d8489c35ac4c797f5000a167d0d42673d9b20881a1c527fa1a"
    },
    "design_hash": "0a97138adff5aa60cf007fb8e4cd16d4385a8f5f49f420d2db20286ed4480d06",
    "rtl_fingerprint": {
        "sources": {
            "src_rtl/LWC_config.vhd": "1ced792b4c38b42a67314ff639bb747b5c2b5cc38f760d8e92c0f5ffda88d19b",
            "src_rtl/LWC/NIST_LWAPI_pkg.vhd": "9a7942f435fcc11f930ada0a3fbf85f9cd82aaadb8b0c8dea22c5ac3ce5633cd",
            "src_rtl/design_pkg.vhd": "ff2aa17de66d4e4aa83c2057ce29ecceae11219cd4f0c0173fe9f05d26fa13f4",
            "src_rtl/xoodoo_globals.vhd": "db0842e6f6beba3d462f998b00fb52869fee1be53080d4f86f1eaa598f61a1cc",
            "src_rtl/xoodoo_n_rounds_SCA.v": "305dfc118a8e10c50c512c044d4761e9516bed467e8098197e8a91ad60653824",
            "src_rtl/xoodoo_register_SCA.v": "4207aab43ee91f9aa56e2382e51235b900cb143c2f57f534471a628c22ac19a7",
            "src_rtl/xoodoo_round_SCA.v": "8febad2e04a2a256bea6715dbc96c900a5caf91d4eea792e6f547f0c773555cc",
            "src_rtl/xoodoo_SCA.v": "786091d81fc7573853dea768cfc7ef76ab5ee5cd604031a5947995a771a4497c",
            "src_rtl/CryptoCore_SCA.vhd": "f67946b26f034514f965fc37412d9ed6e5150df4adc21f8c4709e4abcafde291",
            "src_rtl/LWC/data_piso.vhd": "107edad87847af4d749f389cb5ac9e85827fbdce5a2c9b5035e0f51225301e3c",
            "src_rtl/LWC/data_sipo.vhd": "e4ddf95dd77d72cff9ee7428c711bdf548417d63b823b32a3bed7bacbd1f28b0",
            "src_rtl/LWC/FIFO.vhd": "86e7cca39390bec9be4229932a9f367cdacce10d0f61e467d0c4ff03c89b8dd9",
            "src_rtl/LWC/key_piso.vhd": "9be695f46e54357c1481773c3d707b0ddf2394c7de35839d5736e95907201e59",
            "src_rtl/LWC/PreProcessor.vhd": "0337e00b4b54f9af507a390e1966d31f128cf47664fc5b38986bcd8e8771afe8",
            "src_rtl/LWC/PostProcessor.vhd": "189150b7a8d49ef04600051a0d6389c08051103c7735b3a2186d87949e573a4b",
            "src_rtl/LWC/LWC_SCA.vhd": "cbfd8f18bead49ecbd00a43c01870d081443dc1fbd762f7ac1d5b063a7f43fd1"
        },
        "parameters": {}
    },
    "rtl_hash": "5ed3598cc7391265ccc96d2072e2e22560f63aae39ca71528fc46d04081f6aca",
    "flow_name": "vivado_synth",
    "flow_settings": {
        "verbose": 0,
        "debug": false,
        "quiet": true,
        "timeout_seconds": 7200,
        "nthreads": 12,
        "ncpus": 6,
        "no_console": false,
        "reports_dir": "reports",
        "outputs_dir": "outputs",
        "clean": false,
        "lib_paths": [],
        "dockerized": false,
        "clock_period": 20.0,
        "clocks": {
            "main_clock": {
                "name": "main_clock",
                "period": 20.0,
                "freq": 50.0,
                "rise": 0.0,
                "fall": 10.0,
                "uncertainty": null,
                "skew": null,
                "port": null
            }
        },
        "blacklisted_resources": [],
        "fpga": {
            "part": "xc7a200tfbg484-3",
            "device": "xc7a200",
            "vendor": "xilinx",
            "family": null,
            "generation": "7",
            "type": null,
            "speed": null,
            "package": "tfbg",
            "capacity": "200K",
            "pins": 484,
            "grade": "-3"
        },
        "tcl_shell": false,
        "checkpoints_dir": "checkpoints",
        "input_delay": null,
        "output_delay": null,
        "out_of_context": false,
        "write_checkpoint": false,
        "write_netlist": true,
        "write_bitstream": false,
        "qor_suggestions": false,
        "synth": {
            "strategy": "Flow_PerfOptimized_high",
            "steps": {
                "SYNTH_DESIGN": {},
                "OPT_DESIGN": {},
                "POWER_OPT_DESIGN": {}
            }
        },
        "impl": {
            "strategy": "Performance_ExploreWithRemap",
            "steps": {
                "PLACE_DESIGN": {},
                "POST_PLACE_POWER_OPT_DESIGN": {},
                "PHYS_OPT_DESIGN": {},
                "ROUTE_DESIGN": {},
                "WRITE_BITSTREAM": {}
            }
        },
        "fail_critical_warning": false,
        "fail_timing": true,
        "optimize_power": false,
        "optimize_power_postplace": false
    },
    "xeda_version": "0.1.0rc1",
    "flowrun_hash": "4a752aabb347b7e698b0c00557e56bc06624c13268bfb6d6c026f56f6413973c"
}