{
  "module_name": "mt8186-memory-port.h",
  "hash_id": "b4c69f401831d8fe8dc407c0b246bb2f6e0b5ec9a2a9261e0bcd0aeca9aa73bf",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt8186-memory-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8186_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8186_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n \n\n \n \n#define IOMMU_PORT_L0_DISP_POSTMASK0\tMTK_M4U_ID(0, 0)\n#define IOMMU_PORT_L0_REVERSED\t\tMTK_M4U_ID(0, 1)\n#define IOMMU_PORT_L0_OVL_RDMA0\t\tMTK_M4U_ID(0, 2)\n#define IOMMU_PORT_L0_DISP_FAKE0\tMTK_M4U_ID(0, 3)\n\n \n#define IOMMU_PORT_L1_DISP_RDMA1\tMTK_M4U_ID(1, 0)\n#define IOMMU_PORT_L1_OVL_2L_RDMA0\tMTK_M4U_ID(1, 1)\n#define IOMMU_PORT_L1_DISP_RDMA0\tMTK_M4U_ID(1, 2)\n#define IOMMU_PORT_L1_DISP_WDMA0\tMTK_M4U_ID(1, 3)\n#define IOMMU_PORT_L1_DISP_FAKE1\tMTK_M4U_ID(1, 4)\n\n \n#define IOMMU_PORT_L2_MDP_RDMA0\t\tMTK_M4U_ID(2, 0)\n#define IOMMU_PORT_L2_MDP_RDMA1\t\tMTK_M4U_ID(2, 1)\n#define IOMMU_PORT_L2_MDP_WROT0\t\tMTK_M4U_ID(2, 2)\n#define IOMMU_PORT_L2_MDP_WROT1\t\tMTK_M4U_ID(2, 3)\n#define IOMMU_PORT_L2_DISP_FAKE0\tMTK_M4U_ID(2, 4)\n\n \n#define IOMMU_PORT_L4_HW_VDEC_MC_EXT\t\tMTK_M4U_ID(4, 0)\n#define IOMMU_PORT_L4_HW_VDEC_UFO_EXT\t\tMTK_M4U_ID(4, 1)\n#define IOMMU_PORT_L4_HW_VDEC_PP_EXT\t\tMTK_M4U_ID(4, 2)\n#define IOMMU_PORT_L4_HW_VDEC_PRED_RD_EXT\tMTK_M4U_ID(4, 3)\n#define IOMMU_PORT_L4_HW_VDEC_PRED_WR_EXT\tMTK_M4U_ID(4, 4)\n#define IOMMU_PORT_L4_HW_VDEC_PPWRAP_EXT\tMTK_M4U_ID(4, 5)\n#define IOMMU_PORT_L4_HW_VDEC_TILE_EXT\t\tMTK_M4U_ID(4, 6)\n#define IOMMU_PORT_L4_HW_VDEC_VLD_EXT\t\tMTK_M4U_ID(4, 7)\n#define IOMMU_PORT_L4_HW_VDEC_VLD2_EXT\t\tMTK_M4U_ID(4, 8)\n#define IOMMU_PORT_L4_HW_VDEC_AVC_MV_EXT\tMTK_M4U_ID(4, 9)\n#define IOMMU_PORT_L4_HW_VDEC_UFO_ENC_EXT\tMTK_M4U_ID(4, 10)\n#define IOMMU_PORT_L4_HW_VDEC_RG_CTRL_DMA_EXT\tMTK_M4U_ID(4, 11)\n#define IOMMU_PORT_L4_HW_MINI_MDP_R0_EXT\tMTK_M4U_ID(4, 12)\n#define IOMMU_PORT_L4_HW_MINI_MDP_W0_EXT\tMTK_M4U_ID(4, 13)\n\n \n#define IOMMU_PORT_L7_VENC_RCPU\t\tMTK_M4U_ID(7, 0)\n#define IOMMU_PORT_L7_VENC_REC\t\tMTK_M4U_ID(7, 1)\n#define IOMMU_PORT_L7_VENC_BSDMA\tMTK_M4U_ID(7, 2)\n#define IOMMU_PORT_L7_VENC_SV_COMV\tMTK_M4U_ID(7, 3)\n#define IOMMU_PORT_L7_VENC_RD_COMV\tMTK_M4U_ID(7, 4)\n#define IOMMU_PORT_L7_VENC_CUR_LUMA\tMTK_M4U_ID(7, 5)\n#define IOMMU_PORT_L7_VENC_CUR_CHROMA\tMTK_M4U_ID(7, 6)\n#define IOMMU_PORT_L7_VENC_REF_LUMA\tMTK_M4U_ID(7, 7)\n#define IOMMU_PORT_L7_VENC_REF_CHROMA\tMTK_M4U_ID(7, 8)\n#define IOMMU_PORT_L7_JPGENC_Y_RDMA\tMTK_M4U_ID(7, 9)\n#define IOMMU_PORT_L7_JPGENC_C_RDMA\tMTK_M4U_ID(7, 10)\n#define IOMMU_PORT_L7_JPGENC_Q_TABLE\tMTK_M4U_ID(7, 11)\n#define IOMMU_PORT_L7_JPGENC_BSDMA\tMTK_M4U_ID(7, 12)\n\n \n#define IOMMU_PORT_L8_WPE_RDMA_0\tMTK_M4U_ID(8, 0)\n#define IOMMU_PORT_L8_WPE_RDMA_1\tMTK_M4U_ID(8, 1)\n#define IOMMU_PORT_L8_WPE_WDMA_0\tMTK_M4U_ID(8, 2)\n\n \n#define IOMMU_PORT_L9_IMG_IMGI_D1\tMTK_M4U_ID(9, 0)\n#define IOMMU_PORT_L9_IMG_IMGBI_D1\tMTK_M4U_ID(9, 1)\n#define IOMMU_PORT_L9_IMG_DMGI_D1\tMTK_M4U_ID(9, 2)\n#define IOMMU_PORT_L9_IMG_DEPI_D1\tMTK_M4U_ID(9, 3)\n#define IOMMU_PORT_L9_IMG_LCE_D1\tMTK_M4U_ID(9, 4)\n#define IOMMU_PORT_L9_IMG_SMTI_D1\tMTK_M4U_ID(9, 5)\n#define IOMMU_PORT_L9_IMG_SMTO_D2\tMTK_M4U_ID(9, 6)\n#define IOMMU_PORT_L9_IMG_SMTO_D1\tMTK_M4U_ID(9, 7)\n#define IOMMU_PORT_L9_IMG_CRZO_D1\tMTK_M4U_ID(9, 8)\n#define IOMMU_PORT_L9_IMG_IMG3O_D1\tMTK_M4U_ID(9, 9)\n#define IOMMU_PORT_L9_IMG_VIPI_D1\tMTK_M4U_ID(9, 10)\n#define IOMMU_PORT_L9_IMG_SMTI_D5\tMTK_M4U_ID(9, 11)\n#define IOMMU_PORT_L9_IMG_TIMGO_D1\tMTK_M4U_ID(9, 12)\n#define IOMMU_PORT_L9_IMG_UFBC_W0\tMTK_M4U_ID(9, 13)\n#define IOMMU_PORT_L9_IMG_UFBC_R0\tMTK_M4U_ID(9, 14)\n#define IOMMU_PORT_L9_IMG_WPE_RDMA1\tMTK_M4U_ID(9, 15)\n#define IOMMU_PORT_L9_IMG_WPE_RDMA0\tMTK_M4U_ID(9, 16)\n#define IOMMU_PORT_L9_IMG_WPE_WDMA\tMTK_M4U_ID(9, 17)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA0\tMTK_M4U_ID(9, 18)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA1\tMTK_M4U_ID(9, 19)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA2\tMTK_M4U_ID(9, 20)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA3\tMTK_M4U_ID(9, 21)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA4\tMTK_M4U_ID(9, 22)\n#define IOMMU_PORT_L9_IMG_MFB_RDMA5\tMTK_M4U_ID(9, 23)\n#define IOMMU_PORT_L9_IMG_MFB_WDMA0\tMTK_M4U_ID(9, 24)\n#define IOMMU_PORT_L9_IMG_MFB_WDMA1\tMTK_M4U_ID(9, 25)\n#define IOMMU_PORT_L9_IMG_RESERVE6\tMTK_M4U_ID(9, 26)\n#define IOMMU_PORT_L9_IMG_RESERVE7\tMTK_M4U_ID(9, 27)\n#define IOMMU_PORT_L9_IMG_RESERVE8\tMTK_M4U_ID(9, 28)\n\n \n#define IOMMU_PORT_L11_IMG_IMGI_D1\tMTK_M4U_ID(11, 0)\n#define IOMMU_PORT_L11_IMG_IMGBI_D1\tMTK_M4U_ID(11, 1)\n#define IOMMU_PORT_L11_IMG_DMGI_D1\tMTK_M4U_ID(11, 2)\n#define IOMMU_PORT_L11_IMG_DEPI_D1\tMTK_M4U_ID(11, 3)\n#define IOMMU_PORT_L11_IMG_LCE_D1\tMTK_M4U_ID(11, 4)\n#define IOMMU_PORT_L11_IMG_SMTI_D1\tMTK_M4U_ID(11, 5)\n#define IOMMU_PORT_L11_IMG_SMTO_D2\tMTK_M4U_ID(11, 6)\n#define IOMMU_PORT_L11_IMG_SMTO_D1\tMTK_M4U_ID(11, 7)\n#define IOMMU_PORT_L11_IMG_CRZO_D1\tMTK_M4U_ID(11, 8)\n#define IOMMU_PORT_L11_IMG_IMG3O_D1\tMTK_M4U_ID(11, 9)\n#define IOMMU_PORT_L11_IMG_VIPI_D1\tMTK_M4U_ID(11, 10)\n#define IOMMU_PORT_L11_IMG_SMTI_D5\tMTK_M4U_ID(11, 11)\n#define IOMMU_PORT_L11_IMG_TIMGO_D1\tMTK_M4U_ID(11, 12)\n#define IOMMU_PORT_L11_IMG_UFBC_W0\tMTK_M4U_ID(11, 13)\n#define IOMMU_PORT_L11_IMG_UFBC_R0\tMTK_M4U_ID(11, 14)\n#define IOMMU_PORT_L11_IMG_WPE_RDMA1\tMTK_M4U_ID(11, 15)\n#define IOMMU_PORT_L11_IMG_WPE_RDMA0\tMTK_M4U_ID(11, 16)\n#define IOMMU_PORT_L11_IMG_WPE_WDMA\tMTK_M4U_ID(11, 17)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA0\tMTK_M4U_ID(11, 18)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA1\tMTK_M4U_ID(11, 19)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA2\tMTK_M4U_ID(11, 20)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA3\tMTK_M4U_ID(11, 21)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA4\tMTK_M4U_ID(11, 22)\n#define IOMMU_PORT_L11_IMG_MFB_RDMA5\tMTK_M4U_ID(11, 23)\n#define IOMMU_PORT_L11_IMG_MFB_WDMA0\tMTK_M4U_ID(11, 24)\n#define IOMMU_PORT_L11_IMG_MFB_WDMA1\tMTK_M4U_ID(11, 25)\n#define IOMMU_PORT_L11_IMG_RESERVE6\tMTK_M4U_ID(11, 26)\n#define IOMMU_PORT_L11_IMG_RESERVE7\tMTK_M4U_ID(11, 27)\n#define IOMMU_PORT_L11_IMG_RESERVE8\tMTK_M4U_ID(11, 28)\n\n \n#define IOMMU_PORT_L13_CAM_MRAWI\tMTK_M4U_ID(13, 0)\n#define IOMMU_PORT_L13_CAM_MRAWO_0\tMTK_M4U_ID(13, 1)\n#define IOMMU_PORT_L13_CAM_MRAWO_1\tMTK_M4U_ID(13, 2)\n#define IOMMU_PORT_L13_CAM_CAMSV_4\tMTK_M4U_ID(13, 6)\n#define IOMMU_PORT_L13_CAM_CAMSV_5\tMTK_M4U_ID(13, 7)\n#define IOMMU_PORT_L13_CAM_CAMSV_6\tMTK_M4U_ID(13, 8)\n#define IOMMU_PORT_L13_CAM_CCUI\t\tMTK_M4U_ID(13, 9)\n#define IOMMU_PORT_L13_CAM_CCUO\t\tMTK_M4U_ID(13, 10)\n#define IOMMU_PORT_L13_CAM_FAKE\t\tMTK_M4U_ID(13, 11)\n\n \n#define IOMMU_PORT_L14_CAM_CCUI\t\tMTK_M4U_ID(14, 4)\n#define IOMMU_PORT_L14_CAM_CCUO\t\tMTK_M4U_ID(14, 5)\n\n \n#define IOMMU_PORT_L16_CAM_IMGO_R1_A\tMTK_M4U_ID(16, 0)\n#define IOMMU_PORT_L16_CAM_RRZO_R1_A\tMTK_M4U_ID(16, 1)\n#define IOMMU_PORT_L16_CAM_CQI_R1_A\tMTK_M4U_ID(16, 2)\n#define IOMMU_PORT_L16_CAM_BPCI_R1_A\tMTK_M4U_ID(16, 3)\n#define IOMMU_PORT_L16_CAM_YUVO_R1_A\tMTK_M4U_ID(16, 4)\n#define IOMMU_PORT_L16_CAM_UFDI_R2_A\tMTK_M4U_ID(16, 5)\n#define IOMMU_PORT_L16_CAM_RAWI_R2_A\tMTK_M4U_ID(16, 6)\n#define IOMMU_PORT_L16_CAM_RAWI_R3_A\tMTK_M4U_ID(16, 7)\n#define IOMMU_PORT_L16_CAM_AAO_R1_A\tMTK_M4U_ID(16, 8)\n#define IOMMU_PORT_L16_CAM_AFO_R1_A\tMTK_M4U_ID(16, 9)\n#define IOMMU_PORT_L16_CAM_FLKO_R1_A\tMTK_M4U_ID(16, 10)\n#define IOMMU_PORT_L16_CAM_LCESO_R1_A\tMTK_M4U_ID(16, 11)\n#define IOMMU_PORT_L16_CAM_CRZO_R1_A\tMTK_M4U_ID(16, 12)\n#define IOMMU_PORT_L16_CAM_LTMSO_R1_A\tMTK_M4U_ID(16, 13)\n#define IOMMU_PORT_L16_CAM_RSSO_R1_A\tMTK_M4U_ID(16, 14)\n#define IOMMU_PORT_L16_CAM_AAHO_R1_A\tMTK_M4U_ID(16, 15)\n#define IOMMU_PORT_L16_CAM_LSCI_R1_A\tMTK_M4U_ID(16, 16)\n\n \n#define IOMMU_PORT_L17_CAM_IMGO_R1_B\tMTK_M4U_ID(17, 0)\n#define IOMMU_PORT_L17_CAM_RRZO_R1_B\tMTK_M4U_ID(17, 1)\n#define IOMMU_PORT_L17_CAM_CQI_R1_B\tMTK_M4U_ID(17, 2)\n#define IOMMU_PORT_L17_CAM_BPCI_R1_B\tMTK_M4U_ID(17, 3)\n#define IOMMU_PORT_L17_CAM_YUVO_R1_B\tMTK_M4U_ID(17, 4)\n#define IOMMU_PORT_L17_CAM_UFDI_R2_B\tMTK_M4U_ID(17, 5)\n#define IOMMU_PORT_L17_CAM_RAWI_R2_B\tMTK_M4U_ID(17, 6)\n#define IOMMU_PORT_L17_CAM_RAWI_R3_B\tMTK_M4U_ID(17, 7)\n#define IOMMU_PORT_L17_CAM_AAO_R1_B\tMTK_M4U_ID(17, 8)\n#define IOMMU_PORT_L17_CAM_AFO_R1_B\tMTK_M4U_ID(17, 9)\n#define IOMMU_PORT_L17_CAM_FLKO_R1_B\tMTK_M4U_ID(17, 10)\n#define IOMMU_PORT_L17_CAM_LCESO_R1_B\tMTK_M4U_ID(17, 11)\n#define IOMMU_PORT_L17_CAM_CRZO_R1_B\tMTK_M4U_ID(17, 12)\n#define IOMMU_PORT_L17_CAM_LTMSO_R1_B\tMTK_M4U_ID(17, 13)\n#define IOMMU_PORT_L17_CAM_RSSO_R1_B\tMTK_M4U_ID(17, 14)\n#define IOMMU_PORT_L17_CAM_AAHO_R1_B\tMTK_M4U_ID(17, 15)\n#define IOMMU_PORT_L17_CAM_LSCI_R1_B\tMTK_M4U_ID(17, 16)\n\n \n#define IOMMU_PORT_L19_IPE_DVS_RDMA\tMTK_M4U_ID(19, 0)\n#define IOMMU_PORT_L19_IPE_DVS_WDMA\tMTK_M4U_ID(19, 1)\n#define IOMMU_PORT_L19_IPE_DVP_RDMA\tMTK_M4U_ID(19, 2)\n#define IOMMU_PORT_L19_IPE_DVP_WDMA\tMTK_M4U_ID(19, 3)\n\n \n#define IOMMU_PORT_L20_IPE_FDVT_RDA\tMTK_M4U_ID(20, 0)\n#define IOMMU_PORT_L20_IPE_FDVT_RDB\tMTK_M4U_ID(20, 1)\n#define IOMMU_PORT_L20_IPE_FDVT_WRA\tMTK_M4U_ID(20, 2)\n#define IOMMU_PORT_L20_IPE_FDVT_WRB\tMTK_M4U_ID(20, 3)\n#define IOMMU_PORT_L20_IPE_RSC_RDMA0\tMTK_M4U_ID(20, 4)\n#define IOMMU_PORT_L20_IPE_RSC_WDMA\tMTK_M4U_ID(20, 5)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}