{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlgenerator\/generate(arrangement:name:)"]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"]]},"metadata":{"fragments":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"generate","kind":"identifier"},{"text":"(","kind":"text"},{"text":"arrangement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"FileWrapper","preciseIdentifier":"s:10SwiftUtils11FileWrapperC","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"role":"symbol","symbolKind":"method","modules":[{"name":"VHDLMachines"}],"roleHeading":"Instance Method","title":"generate(arrangement:name:)","externalID":"s:12VHDLMachines13VHDLGeneratorV8generate11arrangement4name10SwiftUtils11FileWrapperCSgAA11ArrangementV_11VHDLParsing12VariableNameVtF"},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(arrangement:name:)"},"abstract":[{"text":"Generate the filesystem model of an ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","isActive":true,"type":"reference"},{"text":".","type":"text"}],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"generate","kind":"identifier"},{"text":"(","kind":"text"},{"text":"arrangement","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Arrangement","kind":"typeIdentifier","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":") -> ","kind":"text"},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"text":"?","kind":"text"}]}]},{"kind":"parameters","parameters":[{"name":"arrangement","content":[{"inlineContent":[{"text":"The arrangement to generate.","type":"text"}],"type":"paragraph"}]},{"name":"name","content":[{"type":"paragraph","inlineContent":[{"text":"The name of the arrangement.","type":"text"}]}]}]},{"kind":"content","content":[{"level":2,"type":"heading","anchor":"return-value","text":"Return Value"},{"type":"paragraph","inlineContent":[{"type":"text","text":"A "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" of the arrangement folder with the model inside."}]}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/generate(arrangement:name:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(arrangement:name:)","role":"symbol","type":"topic","title":"generate(arrangement:name:)","abstract":[{"text":"Generate the filesystem model of an ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","isActive":true,"type":"reference"},{"text":".","type":"text"}],"fragments":[{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper"},{"kind":"text","text":"?"}],"kind":"symbol","url":"\/documentation\/vhdlmachines\/vhdlgenerator\/generate(arrangement:name:)"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]}}}