/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __CLK_PHOE_CS_H
#define __CLK_PHOE_CS_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLKIN_REF		1
#define CLK_FLL_SRC		2
#define CLK_PPLL0		3
#define CLK_PPLL1		4
#define CLK_PPLL2		5
#define CLK_PPLL3		6
#define CLK_PPLL5		7
#define CLK_SCPLL		8
#define CLK_PPLL6		9
#define CLK_PPLL7		10
#define CLK_SPLL		11
#define CLK_MODEM_BASE		12
#define CLK_LBINTPLL		13
#define CLK_LBINTPLL_1		14
#define CLK_PPLL_PCIE		15
#define PCLK		16
#define CLK_GATE_PPLL0		17
#define CLK_GATE_PPLL1		18
#define CLK_GATE_PPLL2		19
#define CLK_GATE_PPLL3		20
#define CLK_GATE_PPLL5		21
#define CLK_GATE_PPLL6		22
#define CLK_GATE_PPLL7		23
#define CLK_GATE_PPLL0_MEDIA		24
#define CLK_GATE_PPLL2_MEDIA		25
#define CLK_GATE_PPLL3_MEDIA		26
#define CLK_GATE_PPLL7_MEDIA		27
#define CLK_SYS_INI		28
#define CLK_DIV_SYSBUS		29
#define CLK_DIV_CFGBUS		30
#define CLK_PPLL_EPS		31
#define PCLK_GPIO0		32
#define PCLK_GPIO1		33
#define PCLK_GPIO2		34
#define PCLK_GPIO3		35
#define PCLK_GPIO4		36
#define PCLK_GPIO5		37
#define PCLK_GPIO6		38
#define PCLK_GPIO7		39
#define PCLK_GPIO8		40
#define PCLK_GPIO9		41
#define PCLK_GPIO10		42
#define PCLK_GPIO11		43
#define PCLK_GPIO12		44
#define PCLK_GPIO13		45
#define PCLK_GPIO14		46
#define PCLK_GPIO15		47
#define PCLK_GPIO16		48
#define PCLK_GPIO17		49
#define PCLK_GPIO18		50
#define PCLK_GPIO19		51
#define PCLK_GATE_WD0_HIGH		52
#define CLK_GATE_WD0_HIGH		53
#define PCLK_GATE_WD0		54
#define PCLK_GATE_WD1		55
#define CLK_MUX_WD0		56
#define PCLK_GATE_DSI0		57
#define PCLK_GATE_DSI1		58
#define CODECCSSI_MUX		59
#define CLK_GATE_CODECSSI		60
#define PCLK_GATE_CODECSSI		61
#define CLK_FACTOR_TCXO		62
#define CLK_GATE_TIMER5_A		63
#define CLK_ANDGT_MMC_USBDP		64
#define CLK_DIV_MMC_USBDP		65
#define CLK_GATE_MMC_USBDP		66
#define AUTODIV_SYSBUS		67
#define AUTODIV_EMMC0BUS		68
#define PCLK_GATE_IOC		69
#define PCLK_GATE_MMC1_PCIE		70
#define PCLK_DIV_MMC1_PCIE		71
#define PCLK_ANDGT_MMC1_PCIE		72
#define CLK_ATDVFS		73
#define ATCLK		74
#define ACLK_GATE_PERF_STAT		75
#define PCLK_GATE_PERF_STAT		76
#define CLK_DIV_PERF_STAT		77
#define CLK_PERF_DIV_GT		78
#define CLK_GATE_PERF_STAT		79
#define CLK_DIV_CSSYSDBG		80
#define CLK_GATE_CSSYSDBG		81
#define CLK_DIV_DMABUS		82
#define CLK_GATE_DMAC		83
#define NPU_PLL6_FIX		84
#define CLK_GATE_DMA_IOMCU		85
#define CLK_GATE_SOCP_ACPU		86
#define CLK_DIV_SOCP_DEFLATE		87
#define CLK_SOCP_DEFLATE_GT		88
#define CLK_GATE_SOCP_DEFLATE		89
#define CLK_GATE_TCLK_SOCP		90
#define CLK_GATE_TIME_STAMP_GT		91
#define CLK_GATE_IPF		92
#define CLK_GATE_IPF_PSAM		93
#define CLK_GATE_VCODECBUS2DDR		94
#define CLK_DIV_VCODECBUS		95
#define CLK_GATE_VCODECBUS_GT		96
#define CLK_MUX_VCODECBUS		97
#define CLK_GATE_SD		98
#define CLK_DIV_MMC0BUS		99
#define CLK_MUX_SD_SYS		100
#define CLK_MUX_SD_PLL		101
#define CLK_DIV_SD		102
#define CLK_ANDGT_SD		103
#define CLK_SD_SYS		104
#define CLK_SD_SYS_GT		105
#define CLK_SDIO_SYS		106
#define CLK_MUX_A53HPM		107
#define CLK_A53HPM_ANDGT		108
#define CLK_DIV_A53HPM		109
#define CLK_MUX_320M		110
#define CLK_320M_PLL_GT		111
#define CLK_DIV_320M		112
#define CLK_GATE_UART1		113
#define CLK_GATE_UART4		114
#define PCLK_GATE_UART1		115
#define PCLK_GATE_UART4		116
#define CLK_MUX_UARTH		117
#define CLK_DIV_UARTH		118
#define CLK_ANDGT_UARTH		119
#define CLK_GATE_UART2		120
#define CLK_GATE_UART5		121
#define PCLK_GATE_UART2		122
#define PCLK_GATE_UART5		123
#define CLK_MUX_UARTL		124
#define CLK_DIV_UARTL		125
#define CLK_ANDGT_UARTL		126
#define CLK_GATE_UART0		127
#define PCLK_GATE_UART0		128
#define CLK_MUX_UART0		129
#define CLK_DIV_UART0		130
#define CLK_ANDGT_UART0		131
#define CLK_FACTOR_UART0		132
#define CLK_UART0_DBG		133
#define CLK_GATE_I2C3		134
#define CLK_GATE_I2C4		135
#define CLK_GATE_I2C6_ACPU		136
#define CLK_GATE_I2C7		137
#define PCLK_GATE_I2C3		138
#define PCLK_GATE_I2C4		139
#define PCLK_GATE_I2C6_ACPU		140
#define PCLK_GATE_I2C7		141
#define CLK_DIV_I2C		142
#define CLK_MUX_I2C		143
#define CLK_ANDGT_I3C4		144
#define CLK_DIV_I3C4		145
#define CLK_GATE_I3C4		146
#define PCLK_GATE_I3C4		147
#define CLK_GATE_SPI1		148
#define CLK_GATE_SPI4		149
#define PCLK_GATE_SPI1		150
#define PCLK_GATE_SPI4		151
#define CLK_MUX_SPI		152
#define CLK_DIV_SPI		153
#define CLK_ANDGT_SPI		154
#define CLK_GATE_USB3OTG_REF		155
#define CLK_FACTOR_USB3PHY_PLL		156
#define CLKIN_SYS_DIV		157
#define CLK_GATE_ABB_USB		158
#define CLK_GATE_UFSPHY_REF		159
#define CLK_GATE_UFSIO_REF		160
#define CLK_GATE_AO_ASP		161
#define CLK_DIV_AO_ASP		162
#define CLK_MUX_AO_ASP		163
#define CLK_DIV_AO_ASP_GT		164
#define PCLK_GATE_PCTRL		165
#define CLK_ANDGT_PTP		166
#define CLK_DIV_PTP		167
#define CLK_GATE_PWM		168
#define CLK_GATE_BLPWM		169
#define CLK_BLPWM_PERI_MUX		170
#define CLK_BLPWM_PERI_GT		171
#define CLK_BLPWM_PERI_DIV		172
#define PCLK_GATE_BLPWM_PERI		173
#define CLK_SYSCNT_DIV		174
#define CLK_GATE_GPS_REF		175
#define CLK_MUX_GPS_REF		176
#define CLK_GATE_MDM2GPS0		177
#define CLK_GATE_MDM2GPS1		178
#define CLK_GATE_MDM2GPS2		179
#define ABB_AUDIO_EN0		180
#define ABB_AUDIO_EN1		181
#define ABB_AUDIO_GT_EN0		182
#define ABB_AUDIO_GT_EN1		183
#define CLK_GATE_LDI0		184
#define PERI_VOLT_HOLD		185
#define PERI_VOLT_MIDDLE		186
#define PERI_VOLT_LOW		187
#define EPS_VOLT_HIGH		188
#define EPS_VOLT_MIDDLE		189
#define EPS_VOLT_LOW		190
#define VENC_VOLT_HOLD		191
#define VDEC_VOLT_HOLD		192
#define EDC_VOLT_HOLD		193
#define EFUSE_VOLT_HOLD		194
#define LDI0_VOLT_HOLD		195
#define HISE_VOLT_HOLD		196
#define CLK_MUX_VDEC		197
#define CLK_ANDGT_VDEC		198
#define CLK_DIV_VDEC		199
#define CLK_MUX_VENC		200
#define CLK_ANDGT_VENC		201
#define CLK_DIV_VENC		202
#define CLK_GT_DPCTRL_16M		203
#define CLK_FIX_DIV_DPCTRL		204
#define CLK_DIV_DPCTRL_16M		205
#define CLK_GATE_DPCTRL_16M		206
#define CLK_GT_ISP_I2C		207
#define CLK_DIV_ISP_I2C		208
#define CLK_GATE_ISP_I2C_MEDIA		209
#define CLK_MUX_VENC2		210
#define CLK_ANDGT_VENC2		211
#define CLK_DIV_VENC2		212
#define CLK_GATE_ISP_SNCLK0		213
#define CLK_GATE_ISP_SNCLK1		214
#define CLK_GATE_ISP_SNCLK2		215
#define CLK_GATE_ISP_SNCLK3		216
#define CLK_ISP_SNCLK_MUX0		217
#define CLK_ISP_SNCLK_DIV0		218
#define CLK_ISP_SNCLK_MUX1		219
#define CLK_ISP_SNCLK_DIV1		220
#define CLK_ISP_SNCLK_MUX2		221
#define CLK_ISP_SNCLK_DIV2		222
#define CLK_ISP_SNCLK_MUX3		223
#define CLK_ISP_SNCLK_DIV3		224
#define CLK_ISP_SNCLK_FAC		225
#define CLK_ISP_SNCLK_ANGT		226
#define CLK_GATE_RXDPHY0_CFG		227
#define CLK_GATE_RXDPHY1_CFG		228
#define CLK_GATE_RXDPHY2_CFG		229
#define CLK_GATE_RXDPHY3_CFG		230
#define CLK_GATE_TXDPHY0_CFG		231
#define CLK_GATE_TXDPHY0_REF		232
#define CLK_GATE_TXDPHY1_CFG		233
#define CLK_GATE_TXDPHY1_REF		234
#define CLK_ANDGT_RXDPHY		235
#define CLK_FACTOR_RXDPHY		236
#define CLK_MUX_RXDPHY_CFG		237
#define PCLK_GATE_LOADMONITOR		238
#define CLK_GATE_LOADMONITOR		239
#define CLK_DIV_LOADMONITOR		240
#define CLK_GT_LOADMONITOR		241
#define PCLK_GATE_LOADMONITOR_L		242
#define CLK_GATE_LOADMONITOR_L		243
#define CLK_GATE_MEDIA_TCXO		244
#define CLK_MUX_IVP32DSP_CORE		245
#define CLK_ANDGT_IVP32DSP_CORE		246
#define CLK_DIV_IVP32DSP_CORE		247
#define CLK_AO_HIFD_MUX		248
#define CLK_ANDGT_AO_HIFD		249
#define CLK_DIV_AO_HIFD		250
#define CLK_GATE_AO_HIFD		251
#define CLK_UART6		252
#define CLK_GATE_I2C0		253
#define CLK_GATE_I2C1		254
#define CLK_GATE_I2C2		255
#define CLK_GATE_SPI0		256
#define CLK_FAC_180M		257
#define CLK_GATE_IOMCU_PERI0		258
#define CLK_GATE_SPI2		259
#define CLK_GATE_UART3		260
#define CLK_GATE_UART8		261
#define CLK_GATE_UART7		262
#define OSC32K		263
#define OSC19M		264
#define CLK_480M		265
#define CLK_INVALID		266
#define AUTODIV_CFGBUS		267
#define AUTODIV_DMABUS		268
#define AUTODIV_ISP_DVFS		269
#define AUTODIV_ISP		270
#define CLK_GATE_ATDIV_MMC0		271
#define CLK_GATE_ATDIV_DMA		272
#define CLK_GATE_ATDIV_CFG		273
#define CLK_GATE_ATDIV_SYS		274
#define CLK_FPGA_1P92		275
#define CLK_FPGA_2M		276
#define CLK_FPGA_10M		277
#define CLK_FPGA_19M		278
#define CLK_FPGA_20M		279
#define CLK_FPGA_24M		280
#define CLK_FPGA_26M		281
#define CLK_FPGA_27M		282
#define CLK_FPGA_32M		283
#define CLK_FPGA_40M		284
#define CLK_FPGA_48M		285
#define CLK_FPGA_50M		286
#define CLK_FPGA_57M		287
#define CLK_FPGA_60M		288
#define CLK_FPGA_64M		289
#define CLK_FPGA_80M		290
#define CLK_FPGA_100M		291
#define CLK_FPGA_160M		292


/* clk_hsdt_crg */
#define CLK_GATE_SCPLL		0
#define CLK_GATE_PCIEPHY_REF		1
#define CLK_GATE_PCIE1PHY_REF		2
#define PCLK_GATE_PCIE_SYS		3
#define PCLK_GATE_PCIE1_SYS		4
#define PCLK_GATE_PCIE_PHY		5
#define PCLK_GATE_PCIE1_PHY		6
#define HCLK_GATE_SDIO		7
#define CLK_GATE_SDIO		8
#define CLK_MUX_SDIO_SYS		9
#define CLK_DIV_SDIO		10
#define CLK_ANDGT_SDIO		11
#define CLK_SDIO_SYS_GT		12
#define CLK_GATE_PCIEAUX		13
#define CLK_GATE_PCIEAUX1		14
#define ACLK_GATE_PCIE		15
#define ACLK_GATE_PCIE1		16
#define CLK_GATE_DP_AUDIO_PLL_AO		17
#define CLKDIV_DP_AUDIO_PLL_AO		18
#define CLKGT_DP_AUDIO_PLL_AO		19

/* clk_mmc0_crg */
#define HCLK_GATE_USB3OTG		0
#define ACLK_GATE_USB3OTG		1
#define HCLK_GATE_SD		2
#define PCLK_GATE_DPCTRL		3
#define ACLK_GATE_DPCTRL		4

/* clk_sctrl */
#define PCLK_GPIO20		0
#define PCLK_GPIO21		1
#define CLK_DIV_AOBUS		2
#define CLK_GATE_TIMER5_B		3
#define CLK_MUX_TIMER5_A		4
#define CLK_MUX_TIMER5_B		5
#define CLK_GATE_TIMER5		6
#define CLK_GATE_SPI		7
#define PCLK_GATE_SPI		8
#define CLK_USB2PHY_REF_MUX		9
#define CLK_GATE_USB2PHY_REF		10
#define CLK_ANDGT_IOPERI		11
#define CLK_DIV_IOPERI		12
#define PCLK_GATE_RTC		13
#define PCLK_GATE_RTC1		14
#define PCLK_AO_GPIO0		15
#define PCLK_AO_GPIO1		16
#define PCLK_AO_GPIO2		17
#define PCLK_AO_GPIO3		18
#define PCLK_AO_GPIO4		19
#define PCLK_AO_GPIO5		20
#define PCLK_AO_GPIO6		21
#define PCLK_AO_GPIO29		22
#define PCLK_AO_GPIO30		23
#define PCLK_AO_GPIO31		24
#define PCLK_AO_GPIO32		25
#define PCLK_AO_GPIO33		26
#define PCLK_AO_GPIO34		27
#define PCLK_AO_GPIO35		28
#define PCLK_AO_GPIO36		29
#define PCLK_GATE_SYSCNT		30
#define CLK_GATE_SYSCNT		31
#define CLKMUX_SYSCNT		32
#define CLK_ASP_BACKUP		33
#define CLKGT_ASP_CODEC		34
#define CLKDIV_ASP_CODEC		35
#define CLK_MUX_ASP_CODEC		36
#define CLK_ASP_CODEC		37
#define CLK_GATE_ASP_SUBSYS		38
#define CLK_MUX_ASP_PLL		39
#define CLK_AO_ASP_MUX		40
#define CLK_GATE_ASP_TCXO		41
#define CLK_GATE_DP_AUDIO_PLL		42
#define PCLK_GATE_AO_LOADMONITOR		43
#define CLK_GATE_AO_LOADMONITOR		44
#define CLK_DIV_AO_LOADMONITOR		45
#define CLK_GT_AO_LOADMONITOR		46
#define CLK_SW_AO_LOADMONITOR		47
#define CLK_GATE_HIFD_TCXO		48
#define CLK_ANDGT_HIFD_FLL		49
#define CLK_DIV_HIFD_FLL		50
#define CLK_GATE_HIFD_FLL		51
#define CLK_HIFD_PLL_MUX		52
#define CLK_ANDGT_HIFD_PLL		53
#define CLK_DIV_HIFD_PLL		54
#define CLK_GATE_HIFD_PLL		55

/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0

/* clk_media1_crg */
#define PCLK_GATE_ISP_NOC_SUBSYS		0
#define ACLK_GATE_ISP_NOC_SUBSYS		1
#define ACLK_GATE_MEDIA_COMMON		2
#define ACLK_GATE_NOC_DSS		3
#define PCLK_GATE_MEDIA_COMMON		4
#define PCLK_GATE_NOC_DSS_CFG		5
#define PCLK_GATE_MMBUF_CFG		6
#define PCLK_GATE_DISP_NOC_SUBSYS		7
#define ACLK_GATE_DISP_NOC_SUBSYS		8
#define PCLK_GATE_DSS		9
#define ACLK_GATE_DSS		10
#define ACLK_GATE_ISP		11
#define CLK_GATE_VIVOBUS_TO_DDRC		12
#define CLK_MUX_VIVOBUS		13
#define CLK_GATE_VIVOBUS_ANDGT		14
#define CLK_DIV_VIVOBUS		15
#define CLK_GATE_EDC0		16
#define CLK_DIV_EDC0		17
#define CLK_ANDGT_EDC0		18
#define CLK_MUX_EDC0		19
#define CLK_MUX_LDI1		20
#define CLK_ANDGT_LDI1		21
#define CLK_DIV_LDI1		22
#define CLK_GATE_LDI1		23
#define CLK_MUX_ISPI2C		24
#define CLK_GATE_ISPI2C		25
#define CLK_GATE_ISP_SYS		26
#define CLK_MUX_ISPCPU		27
#define CLK_ANDGT_ISPCPU		28
#define CLK_DIV_ISPCPU		29
#define CLK_GATE_ISPCPU		30
#define CLK_MUX_ISPFUNC		31
#define CLK_ANDGT_ISPFUNC		32
#define CLK_DIV_ISPFUNC		33
#define CLK_GATE_ISPFUNCFREQ		34
#define CLK_MUX_ISPFUNC2		35
#define CLK_ANDGT_ISPFUNC2		36
#define CLK_DIV_ISPFUNC2		37
#define CLK_GATE_ISPFUNC2FREQ		38
#define CLK_MUX_ISPFUNC3		39
#define CLK_ANDGT_ISPFUNC3		40
#define CLK_DIV_ISPFUNC3		41
#define CLK_GATE_ISPFUNC3FREQ		42
#define CLK_MUX_ISPFUNC4		43
#define CLK_ANDGT_ISPFUNC4		44
#define CLK_DIV_ISPFUNC4		45
#define CLK_GATE_ISPFUNC4FREQ		46
#define CLK_ANDGT_ISP_I3C		47
#define CLK_DIV_ISP_I3C		48
#define CLK_GATE_ISP_I3C		49
#define CLK_MEDIA_COMMON_SW		50
#define CLKANDGT_MEDIA_COMMON		51
#define CLK_MEDIA_COMMON_DIV		52
#define CLK_GATE_MEDIA_COMMONFREQ		53
#define CLK_GATE_BRG		54
#define PCLK_GATE_MEDIA1_LM		55
#define CLK_GATE_LOADMONITOR_MEDIA1		56
#define CLK_FD_FUNC_MUX		57
#define CLK_JPG_FUNC_MUX		58
#define CLK_ANDGT_FD_FUNC		59
#define CLK_ANDGT_JPG_FUNC		60
#define CLK_DIV_FD_FUNC		61
#define CLK_DIV_JPG_FUNC		62
#define CLK_GATE_FD_FUNC		63
#define CLK_GATE_JPG_FUNCFREQ		64
#define ACLK_GATE_JPG		65
#define PCLK_GATE_JPG		66
#define ACLK_GATE_NOC_ISP		67
#define PCLK_GATE_NOC_ISP		68
#define CLK_FDAI_FUNC_MUX		69
#define CLK_ANDGT_FDAI_FUNC		70
#define CLK_DIV_FDAI_FUNC		71
#define CLK_GATE_FDAI_FUNCFREQ		72
#define ACLK_GATE_ASC		73
#define CLK_GATE_DSS_AXI_MM		74
#define CLK_GATE_MMBUF		75
#define PCLK_GATE_MMBUF		76
#define CLK_SW_MMBUF		77
#define ACLK_DIV_MMBUF		78
#define CLK_MMBUF_PLL_ANDGT		79
#define PCLK_DIV_MMBUF		80
#define PCLK_MMBUF_ANDGT		81
#define CLK_GATE_ATDIV_VIVO		82
#define CLK_GATE_ATDIV_ISPCPU		83

/* clk_media2_crg */
#define CLK_GATE_VDECFREQ		0
#define PCLK_GATE_VDEC		1
#define ACLK_GATE_VDEC		2
#define CLK_GATE_VENCFREQ		3
#define PCLK_GATE_VENC		4
#define ACLK_GATE_VENC		5
#define ACLK_GATE_VENC2		6
#define CLK_GATE_VENC2FREQ		7
#define PCLK_GATE_MEDIA2_LM		8
#define CLK_GATE_LOADMONITOR_MEDIA2		9
#define CLK_GATE_IVP32DSP_TCXO		10
#define CLK_GATE_IVP32DSP_COREFREQ		11
#define CLK_GATE_AUTODIV_VCODECBUS		12
#define CLK_GATE_ATDIV_VDEC		13
#define CLK_GATE_ATDIV_VENC		14

/* clk_pctrl */
#define CLK_GATE_USB_TCXO_EN		0

/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D		2
#define CLK_DDRC_FREQ		3
#define CLK_DDRC_MAX		4
#define CLK_DDRC_MIN		5

/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_PMU32KA		1
#define CLK_PMU32KB		2
#define CLK_PMU32KC		3
#define CLK_PMUAUDIOCLK		4

/* clk_interactive */
#define CLK_GATE_VIVOBUS		0
#define CLK_GATE_VCODECBUS		1
#define CLK_SPLL_VOTE		2

/* clk_dvfs */
#define CLK_GATE_VDEC		0
#define CLK_GATE_VENC		1
#define CLK_GATE_VENC2		2
#define CLK_GATE_ISPFUNC		3
#define CLK_GATE_JPG_FUNC		4
#define CLK_GATE_FDAI_FUNC		5
#define CLK_GATE_MEDIA_COMMON		6
#define CLK_GATE_IVP32DSP_CORE		7
#define CLK_GATE_ISPFUNC2		8
#define CLK_GATE_ISPFUNC3		9
#define CLK_GATE_ISPFUNC4		10
#define CLK_GATE_HIFACE		11

#endif /* __CLK_PHOE_CS_H */
