[05/06 10:18:56      0s] 
[05/06 10:18:56      0s] Cadence Innovus(TM) Implementation System.
[05/06 10:18:56      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/06 10:18:56      0s] 
[05/06 10:18:56      0s] Version:	v22.14-s061_1, built Wed Oct 18 11:21:25 PDT 2023
[05/06 10:18:56      0s] Options:	
[05/06 10:18:56      0s] Date:		Mon May  6 10:18:56 2024
[05/06 10:18:56      0s] Host:		vlsi11.eecs.utk.edu (x86_64 w/Linux 4.18.0-513.18.1.el8_9.x86_64) (1core*7cpus*Intel Xeon Processor (Cascadelake) 16384KB)
[05/06 10:18:56      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[05/06 10:18:56      0s] 
[05/06 10:18:56      0s] License:
[05/06 10:18:56      0s] 		[10:18:56.519081] Configured Lic search path (21.01-s002): 27000@cadence-lic.eecs.utk.edu

[05/06 10:18:56      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[05/06 10:18:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/06 10:19:01      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[05/06 10:19:24     21s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.14-s061_1 (64bit) 10/18/2023 11:21 (Linux 3.10.0-693.el7.x86_64)
[05/06 10:19:28     24s] @(#)CDS: NanoRoute 22.14-s061_1 NR231009-1305/22_14-UB (database version 18.20.617) {superthreading v2.20}
[05/06 10:19:28     24s] @(#)CDS: AAE 22.14-s016 (64bit) 10/18/2023 (Linux 3.10.0-693.el7.x86_64)
[05/06 10:19:28     24s] @(#)CDS: CTE 22.14-s019_1 () Oct 15 2023 21:00:30 ( )
[05/06 10:19:28     24s] @(#)CDS: SYNTECH 22.14-s011_1 () Oct  3 2023 04:55:33 ( )
[05/06 10:19:28     24s] @(#)CDS: CPE v22.14-s052
[05/06 10:19:28     24s] @(#)CDS: IQuantus/TQuantus 21.2.2-s297 (64bit) Mon Oct 2 17:11:06 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[05/06 10:19:28     24s] @(#)CDS: OA 22.60-s025 Thu Sep 28 14:54:31 2023
[05/06 10:19:28     24s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[05/06 10:19:28     24s] @(#)CDS: RCDB 11.15.0
[05/06 10:19:28     24s] @(#)CDS: STYLUS 22.11-s011_1 (08/18/2023 08:47 PDT)
[05/06 10:19:29     24s] @(#)CDS: IntegrityPlanner-22.14-13161 (22.14) (2023-10-18 13:00:45+0800)
[05/06 10:19:29     24s] Create and set the environment variable TMPDIR to /home/jirons3/innovus_temp_4101024_vlsi11.eecs.utk.edu_jirons3_b9f7cW.

[05/06 10:19:29     24s] Change the soft stacksize limit to 0.2%RAM (38 mbytes). Set global soft_stack_size_limit to change the value.
[05/06 10:19:32     26s] 
[05/06 10:19:32     26s] **INFO:  MMMC transition support version v31-84 
[05/06 10:19:32     26s] 
[05/06 10:19:32     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/06 10:19:32     26s] <CMD> suppressMessage ENCEXT-2799
[05/06 10:19:32     26s] <CMD> win
[05/06 10:19:32     26s] <CMD> set enc_check_rename_command_name 1
[05/06 10:22:15     36s] <CMD> setGenerateViaMode -auto true
[05/06 13:28:24   1125s] <CMD> set init_gnd_net gnd!
[05/06 13:28:24   1125s] <CMD> set init_lef_file {/research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/cmos10lpe_tech_210111b.lef /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/cmos10lpe_tech_20210608.lef /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/stdlib_10lpe-20210622_1825.lef /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/stdlib_10lpe_filler-20210111.lef abstract.lef}
[05/06 13:28:24   1125s] <CMD> set init_verilog dvs_ravens_glnet.v
[05/06 13:28:24   1125s] <CMD> set init_mmmc_file Default.view
[05/06 13:28:24   1125s] <CMD> set init_pwr_net vdd!
[05/06 13:28:24   1125s] <CMD> init_design
[05/06 13:28:24   1125s] #% Begin Load MMMC data ... (date=05/06 13:28:24, mem=1035.4M)
[05/06 13:28:24   1125s] #% End Load MMMC data ... (date=05/06 13:28:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.5M, current mem=1039.5M)
[05/06 13:28:24   1125s] 
[05/06 13:28:24   1125s] Loading LEF file /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/cmos10lpe_tech_210111b.lef ...
[05/06 13:28:24   1125s] Set DBUPerIGU to M2 pitch 340.
[05/06 13:28:24   1125s] 
[05/06 13:28:24   1125s] Loading LEF file /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/cmos10lpe_tech_20210608.lef ...
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'OVERLAP' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'RX' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'PC' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'JX' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'JZ' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'NW' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'CA' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'M1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'V1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'M2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'V2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'M3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'V3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'M4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'WT' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'BA' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'WA' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'BB' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'VV' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-119):	LAYER 'LB' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/06 13:28:24   1125s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/06 13:28:24   1125s] Type 'man IMPLF-119' for more detail.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VPC_M1' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VRX_M1' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VJX' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VJZ' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VNW' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VM1_M2' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VM2_M3' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VM3_M4' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VM4_BA' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VBA_BB' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-151):	The viaRule 'VBB_LB' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] **WARN: (IMPLF-162):	The nonDefaultRule 'LEFDefaultRouteSpec_Min' has been defined, the content will be skipped.
[05/06 13:28:24   1125s] 
[05/06 13:28:24   1125s] Loading LEF file /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/stdlib_10lpe-20210622_1825.lef ...
[05/06 13:28:24   1125s] 
[05/06 13:28:24   1125s] Loading LEF file /research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/files/stdlib_10lpe_filler-20210111.lef ...
[05/06 13:28:24   1125s] 
[05/06 13:28:24   1125s] Loading LEF file abstract.lef ...
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'write_en' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din0' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din1' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din2' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din3' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din4' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din5' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din6' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din7' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din8' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din9' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din10' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din11' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din12' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din13' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din14' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din15' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din16' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din17' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-200):	Pin 'din18' in macro 'sram_compiled_array' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-200' for more detail.
[05/06 13:28:26   1127s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/06 13:28:26   1127s] To increase the message display limit, refer to the product command reference manual.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout0' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout1' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout2' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout3' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout4' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout5' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout6' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout7' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout8' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout9' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout10' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout11' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout12' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout13' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout14' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout15' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout16' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout17' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout18' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (IMPLF-201):	Pin 'dout19' in macro 'sram_compiled_array' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/06 13:28:26   1127s] Type 'man IMPLF-201' for more detail.
[05/06 13:28:26   1127s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[05/06 13:28:26   1127s] To increase the message display limit, refer to the product command reference manual.
[05/06 13:28:26   1127s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/06 13:28:26   1127s] Loading view definition file from Default.view
[05/06 13:28:26   1127s] Reading 10lpe_ls timing library '/research/pdk/cmos10lpe_pdk/cmos10lpe_stdlib/stdlib_char/generated/library/stdlib_10lpe_ccs_comb.lib' ...
[05/06 13:28:30   1130s] Read 189 cells in library 'stdlib_10lpe_ccs_comb' 
[05/06 13:28:31   1130s] Ending "PreSetAnalysisView" (total cpu=0:00:03.1, real=0:00:05.0, peak res=1096.6M, current mem=1096.6M)
[05/06 13:28:31   1130s] *** End library_loading (cpu=0.05min, real=0.08min, mem=42.0M, fe_cpu=18.84min, fe_real=189.60min, fe_mem=1539.0M) ***
[05/06 13:28:31   1130s] #% Begin Load netlist data ... (date=05/06 13:28:31, mem=1096.6M)
[05/06 13:28:31   1130s] *** Begin netlist parsing (mem=1539.0M) ***
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor4_alt_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor4_alt_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor4_alt_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor4_alt_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor4_alt_x2' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor4_alt_x2' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor4_alt_x1' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor4_alt_x1' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_x2' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_x2' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_x1' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_x1' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_alt_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_alt_x8' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor3_alt_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor3_alt_x4' is defined in LEF but not in the timing library.
[05/06 13:28:31   1130s] Type 'man IMPVL-159' for more detail.
[05/06 13:28:31   1130s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/06 13:28:31   1130s] To increase the message display limit, refer to the product command reference manual.
[05/06 13:28:31   1130s] Created 189 new cells from 1 timing libraries.
[05/06 13:28:31   1130s] Reading netlist ...
[05/06 13:28:31   1130s] Backslashed names will retain backslash and a trailing blank character.
[05/06 13:28:31   1130s] Reading verilog netlist 'dvs_ravens_glnet.v'
[05/06 13:28:31   1130s] 
[05/06 13:28:31   1130s] *** Memory Usage v#1 (Current mem = 1540.004M, initial mem = 651.723M) ***
[05/06 13:28:31   1130s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1540.0M) ***
[05/06 13:28:31   1130s] #% End Load netlist data ... (date=05/06 13:28:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1108.4M, current mem=1108.4M)
[05/06 13:28:31   1130s] Top level cell is dvs_ravens.
[05/06 13:28:31   1130s] **WARN: (IMPTS-11):	cell 'latchgd_x8' may have cyclic timing arc declaration!!!
[05/06 13:28:31   1130s] **WARN: (IMPTS-11):	cell 'latchgd_x4' may have cyclic timing arc declaration!!!
[05/06 13:28:31   1130s] **WARN: (IMPTS-11):	cell 'latchgd_x2' may have cyclic timing arc declaration!!!
[05/06 13:28:31   1130s] **WARN: (IMPTS-11):	cell 'latchgd_x1' may have cyclic timing arc declaration!!!
[05/06 13:28:31   1130s] Hooked 189 DB cells to tlib cells.
[05/06 13:28:31   1130s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1121.4M, current mem=1121.4M)
[05/06 13:28:31   1130s] Starting recursive module instantiation check.
[05/06 13:28:31   1130s] No recursion found.
[05/06 13:28:31   1130s] Building hierarchical netlist for Cell dvs_ravens ...
[05/06 13:28:31   1130s] ***** UseNewTieNetMode *****.
[05/06 13:28:31   1130s] *** Netlist is unique.
[05/06 13:28:31   1130s] Setting Std. cell height to 4760 DBU (smallest netlist inst).
[05/06 13:28:31   1130s] ** info: there are 248 modules.
[05/06 13:28:31   1130s] ** info: there are 3430 stdCell insts.
[05/06 13:28:31   1130s] ** info: there are 1 macros.
[05/06 13:28:31   1130s] 
[05/06 13:28:31   1130s] *** Memory Usage v#1 (Current mem = 1636.918M, initial mem = 651.723M) ***
[05/06 13:28:32   1130s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/06 13:28:32   1130s] Type 'man IMPFP-3961' for more detail.
[05/06 13:28:32   1130s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/06 13:28:32   1130s] Type 'man IMPFP-3961' for more detail.
[05/06 13:28:32   1131s] Adjust BA preferred direction offset from 0.2 to 0.17.
[05/06 13:28:32   1131s] Adjust BB preferred direction offset from 0.2 to 0.17.
[05/06 13:28:32   1131s] Start create_tracks
[05/06 13:28:32   1131s] Generated pitch 0.51 in BB is different from 0.4 defined in technology file in unpreferred direction.
[05/06 13:28:32   1131s] Generated pitch 0.51 in BB is different from 0.4 defined in technology file in preferred direction.
[05/06 13:28:32   1131s] Generated pitch 0.34 in BA is different from 0.4 defined in technology file in unpreferred direction.
[05/06 13:28:32   1131s] Generated pitch 0.51 in BA is different from 0.4 defined in technology file in preferred direction.
[05/06 13:28:33   1132s] Extraction setup Started 
[05/06 13:28:33   1132s] eee: Trim Metal Layers: { }
[05/06 13:28:33   1132s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/06 13:28:33   1132s] Type 'man IMPEXT-2773' for more detail.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.636937 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0533 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0533 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/06 13:28:33   1132s] Summary of Active RC-Corners : 
[05/06 13:28:33   1132s]  
[05/06 13:28:33   1132s]  Analysis View: dvs_av
[05/06 13:28:33   1132s]     RC-Corner Name        : default_rc_corner
[05/06 13:28:33   1132s]     RC-Corner Index       : 0
[05/06 13:28:33   1132s]     RC-Corner Temperature : 25 Celsius
[05/06 13:28:33   1132s]     RC-Corner Cap Table   : ''
[05/06 13:28:33   1132s]     RC-Corner PreRoute Res Factor         : 1
[05/06 13:28:33   1132s]     RC-Corner PreRoute Cap Factor         : 1
[05/06 13:28:33   1132s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/06 13:28:33   1132s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/06 13:28:33   1132s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/06 13:28:33   1132s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/06 13:28:33   1132s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/06 13:28:33   1132s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/06 13:28:33   1132s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/06 13:28:33   1132s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/06 13:28:33   1132s] eee: Trim Metal Layers: { }
[05/06 13:28:33   1132s] eee: RC Grid Memory allocated=12168
[05/06 13:28:33   1132s] eee: LayerId=1 widthSet size=1
[05/06 13:28:33   1132s] eee: LayerId=2 widthSet size=1
[05/06 13:28:33   1132s] eee: LayerId=3 widthSet size=1
[05/06 13:28:33   1132s] eee: LayerId=4 widthSet size=1
[05/06 13:28:33   1132s] eee: LayerId=5 widthSet size=1
[05/06 13:28:33   1132s] eee: LayerId=6 widthSet size=1
[05/06 13:28:33   1132s] eee: Total RC Grid memory=12168
[05/06 13:28:33   1132s] Updating RC grid for preRoute extraction ...
[05/06 13:28:33   1132s] eee: Metal Layers Info:
[05/06 13:28:33   1132s] eee: L: M1 M2 M3 M4 BA BB
[05/06 13:28:33   1132s] eee: W: 0.090000 0.100000 0.100000 0.100000 0.200000 0.200000
[05/06 13:28:33   1132s] eee: S: 0.090000 0.100000 0.100000 0.100000 0.200000 0.200000
[05/06 13:28:33   1132s] eee: pegSigSF=1.070000
[05/06 13:28:33   1132s] Initializing multi-corner resistance tables ...
[05/06 13:28:33   1132s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[05/06 13:28:33   1132s] {RT default_rc_corner 0 6 6 {5 0} 1}
[05/06 13:28:33   1132s] eee: LAM-FP: thresh=1 ; dimX=1663.658824 ; dimY=1652.000000 ; multX=1.000000 ; multY=1.000000 ; minP=340 ; fpMult=1.000000 ;
[05/06 13:28:33   1132s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.538500 newSi=0.000000 wHLS=1.346300 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[05/06 13:28:33   1132s] eee: NetCapCache creation started. (Current Mem: 1890.145M) 
[05/06 13:28:33   1132s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1890.145M) 
[05/06 13:28:33   1132s] *Info: initialize multi-corner CTS.
[05/06 13:28:34   1132s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1450.0M, current mem=1186.0M)
[05/06 13:28:35   1132s] Reading timing constraints file 'aer_to_event.sdc' ...
[05/06 13:28:35   1132s] Current (total cpu=0:18:53, real=3:09:39, peak res=1536.7M, current mem=1526.1M)
[05/06 13:28:35   1132s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File aer_to_event.sdc, Line 8).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 11).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 11).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 11).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 13).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 15).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 17).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'clk_gate_fifo_event_reg/main_gate' (File aer_to_event.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 19).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 21).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 23).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 25).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_event_x_reg/main_gate' (File aer_to_event.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 27).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 27).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 29).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, pins, instances, or modules' that match '' (File aer_to_event.sdc, Line 29).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 31).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File aer_to_event.sdc, Line 31).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DVS_AER_RECEIVER_INST/clk_gate_y_addr_reg/main_gate' (File aer_to_event.sdc, Line 33).
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] INFO (CTE): Reading of timing constraints file aer_to_event.sdc completed, with 13 Warnings and 20 Errors.
[05/06 13:28:35   1132s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1533.4M, current mem=1533.4M)
[05/06 13:28:35   1132s] Current (total cpu=0:18:53, real=3:09:39, peak res=1536.7M, current mem=1533.4M)
[05/06 13:28:35   1132s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/06 13:28:35   1132s] Summary for sequential cells identification: 
[05/06 13:28:35   1132s]   Identified SBFF number: 11
[05/06 13:28:35   1132s]   Identified MBFF number: 0
[05/06 13:28:35   1132s]   Identified SB Latch number: 0
[05/06 13:28:35   1132s]   Identified MB Latch number: 0
[05/06 13:28:35   1132s]   Not identified SBFF number: 0
[05/06 13:28:35   1132s]   Not identified MBFF number: 0
[05/06 13:28:35   1132s]   Not identified SB Latch number: 0
[05/06 13:28:35   1132s]   Not identified MB Latch number: 0
[05/06 13:28:35   1132s]   Number of sequential cells which are not FFs: 4
[05/06 13:28:35   1132s] Total number of combinational cells: 164
[05/06 13:28:35   1132s] Total number of sequential cells: 15
[05/06 13:28:35   1132s] Total number of tristate cells: 10
[05/06 13:28:35   1132s] Total number of level shifter cells: 0
[05/06 13:28:35   1132s] Total number of power gating cells: 0
[05/06 13:28:35   1132s] Total number of isolation cells: 0
[05/06 13:28:35   1132s] Total number of power switch cells: 0
[05/06 13:28:35   1132s] Total number of pulse generator cells: 0
[05/06 13:28:35   1132s] Total number of always on buffers: 0
[05/06 13:28:35   1132s] Total number of retention cells: 0
[05/06 13:28:35   1132s] Total number of physical cells: 0
[05/06 13:28:35   1132s] List of usable buffers: buf_x2 buf_x1 buf_x16 buf_x32 buf_x4 buf_x8 buf_x64
[05/06 13:28:35   1132s] Total number of usable buffers: 7
[05/06 13:28:35   1132s] List of unusable buffers:
[05/06 13:28:35   1132s] Total number of unusable buffers: 0
[05/06 13:28:35   1132s] List of usable inverters: inv_x2 inv_x1 inv_x16 inv_x32 inv_x4 inv_x8 inv_x64
[05/06 13:28:35   1132s] Total number of usable inverters: 7
[05/06 13:28:35   1132s] List of unusable inverters:
[05/06 13:28:35   1132s] Total number of unusable inverters: 0
[05/06 13:28:35   1132s] List of identified usable delay cells:
[05/06 13:28:35   1132s] Total number of identified usable delay cells: 0
[05/06 13:28:35   1132s] List of identified unusable delay cells:
[05/06 13:28:35   1132s] Total number of identified unusable delay cells: 0
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/06 13:28:35   1132s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Deleting Cell Server Begin ...
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Deleting Cell Server End ...
[05/06 13:28:35   1132s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1566.0M, current mem=1566.0M)
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 13:28:35   1132s] Summary for sequential cells identification: 
[05/06 13:28:35   1132s]   Identified SBFF number: 11
[05/06 13:28:35   1132s]   Identified MBFF number: 0
[05/06 13:28:35   1132s]   Identified SB Latch number: 0
[05/06 13:28:35   1132s]   Identified MB Latch number: 0
[05/06 13:28:35   1132s]   Not identified SBFF number: 0
[05/06 13:28:35   1132s]   Not identified MBFF number: 0
[05/06 13:28:35   1132s]   Not identified SB Latch number: 0
[05/06 13:28:35   1132s]   Not identified MB Latch number: 0
[05/06 13:28:35   1132s]   Number of sequential cells which are not FFs: 4
[05/06 13:28:35   1132s]  Visiting view : dvs_av
[05/06 13:28:35   1132s]    : PowerDomain = none : Weighted F : unweighted  = 18.10 (1.000) with rcCorner = 0
[05/06 13:28:35   1132s]    : PowerDomain = none : Weighted F : unweighted  = 16.40 (1.000) with rcCorner = -1
[05/06 13:28:35   1132s]  Visiting view : dvs_av
[05/06 13:28:35   1132s]    : PowerDomain = none : Weighted F : unweighted  = 18.10 (1.000) with rcCorner = 0
[05/06 13:28:35   1132s]    : PowerDomain = none : Weighted F : unweighted  = 16.40 (1.000) with rcCorner = -1
[05/06 13:28:35   1132s] TLC MultiMap info (StdDelay):
[05/06 13:28:35   1132s]   : 10lpe_dc + 10lpe_ls + 1 + no RcCorner := 16.4ps
[05/06 13:28:35   1132s]   : 10lpe_dc + 10lpe_ls + 1 + default_rc_corner := 18.1ps
[05/06 13:28:35   1132s]  Setting StdDelay to: 18.1ps
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Deleting Cell Server Begin ...
[05/06 13:28:35   1132s] 
[05/06 13:28:35   1132s] TimeStamp Deleting Cell Server End ...
[05/06 13:28:35   1132s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sram_compiled_array; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/06 13:28:35   1132s] Type 'man IMPSYC-2' for more detail.
[05/06 13:28:35   1132s] Start generating vias ...
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "WT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1132s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "WA" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1132s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1132s] Generating vias for default rule ...
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "WT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1132s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "WA" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1132s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1132s] Total 48 vias inserted to default rule.
[05/06 13:28:35   1132s] Via generation for default rule completed.
[05/06 13:28:35   1132s] Generating vias for nondefault rule LEFDefaultRouteSpec_Min ...
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE LEFDefaultRouteSpec_Min is not defined on cut layer "WT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1132s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1132s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE LEFDefaultRouteSpec_Min is not defined on cut layer "WA" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1133s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1133s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE LEFDefaultRouteSpec_Min is not defined on cut layer "WT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1133s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1133s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE LEFDefaultRouteSpec_Min is not defined on cut layer "WA" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/06 13:28:35   1133s] Type 'man IMPRM-143' for more detail.
[05/06 13:28:35   1133s] Total 46 vias added to nondefault rule LEFDefaultRouteSpec_Min
[05/06 13:28:35   1133s] Via generation for nondefault rule LEFDefaultRouteSpec_Min completed.
[05/06 13:28:35   1133s] Via generation completed successfully.
[05/06 13:28:35   1133s] 
[05/06 13:28:35   1133s] *** Summary of all messages that are not suppressed in this session:
[05/06 13:28:35   1133s] Severity  ID               Count  Summary                                  
[05/06 13:28:35   1133s] WARNING   IMPLF-151           11  The viaRule '%s' has been defined, the c...
[05/06 13:28:35   1133s] WARNING   IMPLF-162            1  The nonDefaultRule '%s' has been defined...
[05/06 13:28:35   1133s] WARNING   IMPLF-200          615  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/06 13:28:35   1133s] WARNING   IMPLF-201          286  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/06 13:28:35   1133s] WARNING   IMPLF-119           20  LAYER '%s' has been found in the databas...
[05/06 13:28:35   1133s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/06 13:28:35   1133s] WARNING   IMPTS-11             4  cell '%s' may have cyclic timing arc dec...
[05/06 13:28:35   1133s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[05/06 13:28:35   1133s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[05/06 13:28:35   1133s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/06 13:28:35   1133s] WARNING   IMPVL-159          378  Pin '%s' of cell '%s' is defined in LEF ...
[05/06 13:28:35   1133s] WARNING   IMPRM-143            8  %s is not defined on cut layer "%s" in t...
[05/06 13:28:35   1133s] WARNING   TCLCMD-513          12  The software could not find a matching o...
[05/06 13:28:35   1133s] ERROR     TCLCMD-917          24  Cannot find '%s' that match '%s'         
[05/06 13:28:35   1133s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/06 13:28:35   1133s] *** Message Summary: 1351 warning(s), 24 error(s)
[05/06 13:28:35   1133s] 
[05/06 13:41:29   1190s] <CMD> getIoFlowFlag
[05/06 13:42:38   1195s] <CMD> setIoFlowFlag 0
[05/06 13:42:38   1195s] <CMD> floorPlan -site CoreSite -r 0.992992058609 0.697602 16.66 16.66 16.66 16.66
[05/06 13:42:38   1195s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/06 13:42:38   1195s] Type 'man IMPFP-3961' for more detail.
[05/06 13:42:38   1195s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/06 13:42:38   1195s] Type 'man IMPFP-3961' for more detail.
[05/06 13:42:39   1195s] Adjust BA preferred direction offset from 0.2 to 0.17.
[05/06 13:42:39   1195s] Adjust BB preferred direction offset from 0.2 to 0.17.
[05/06 13:42:39   1195s] Start create_tracks
[05/06 13:42:39   1195s] Generated pitch 0.51 in BB is different from 0.4 defined in technology file in unpreferred direction.
[05/06 13:42:39   1195s] Generated pitch 0.51 in BB is different from 0.4 defined in technology file in preferred direction.
[05/06 13:42:39   1195s] Generated pitch 0.34 in BA is different from 0.4 defined in technology file in unpreferred direction.
[05/06 13:42:39   1195s] Generated pitch 0.51 in BA is different from 0.4 defined in technology file in preferred direction.
[05/06 13:42:39   1195s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/06 13:42:39   1195s] <CMD> uiSetTool select
[05/06 13:42:39   1195s] <CMD> getIoFlowFlag
[05/06 13:42:39   1195s] <CMD> fit
[05/06 13:44:18   1202s] <CMD> clearGlobalNets
[05/06 13:44:21   1202s] <CMD> clearGlobalNets
[05/06 13:46:17   1209s] <CMD> clearGlobalNets
[05/06 13:46:17   1209s] <CMD> globalNetConnect vdd! -type tiehi -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect gnd! -type tielo -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect gnd! -type pgpin -pin VSS -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -instanceBasename *
[05/06 13:46:17   1209s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -instanceBasename *
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:46:46   1211s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:48:41   1219s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer BB -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/06 13:48:41   1219s] The ring targets are set to core/block ring wires.
[05/06 13:48:41   1219s] addRing command will consider rows while creating rings.
[05/06 13:48:41   1219s] addRing command will disallow rings to go over rows.
[05/06 13:48:41   1219s] addRing command will ignore shorts while creating rings.
[05/06 13:48:41   1219s] <CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top BA bottom BA left BB right BB} -width {top 4.76 bottom 4.76 left 4.76 right 4.76} -spacing {top 2.38 bottom 2.38 left 2.38 right 2.38} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/06 13:48:41   1219s] 
[05/06 13:48:41   1219s] 
[05/06 13:48:41   1219s] viaInitial starts at Mon May  6 13:48:41 2024
viaInitial ends at Mon May  6 13:48:41 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:48:41   1219s] Ring generation is complete.
[05/06 13:48:41   1219s] vias are now being generated.
[05/06 13:48:42   1219s] addRing created 8 wires.
[05/06 13:48:42   1219s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/06 13:48:42   1219s] +--------+----------------+----------------+
[05/06 13:48:42   1219s] |  Layer |     Created    |     Deleted    |
[05/06 13:48:42   1219s] +--------+----------------+----------------+
[05/06 13:48:42   1219s] |   BA   |        4       |       NA       |
[05/06 13:48:42   1219s] |   WA   |        8       |        0       |
[05/06 13:48:42   1219s] |   BB   |        4       |       NA       |
[05/06 13:48:42   1219s] +--------+----------------+----------------+
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingOffset 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingThreshold 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeRingLayers {}
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeWidth 10.0
[05/06 13:49:22   1222s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/06 13:52:26   1233s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer BB -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/06 13:52:26   1233s] addStripe will allow jog to connect padcore ring and block ring.
[05/06 13:52:26   1233s] 
[05/06 13:52:26   1233s] Stripes will stop at the boundary of the specified area.
[05/06 13:52:26   1233s] When breaking rings, the power planner will consider the existence of blocks.
[05/06 13:52:26   1233s] Stripes will not extend to closest target.
[05/06 13:52:26   1233s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/06 13:52:26   1233s] Stripes will not be created over regions without power planning wires.
[05/06 13:52:26   1233s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/06 13:52:26   1233s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/06 13:52:26   1233s] Offset for stripe breaking is set to 0.
[05/06 13:52:26   1233s] <CMD> addStripe -nets {gnd! vdd!} -layer BB -direction vertical -width 4.76 -spacing 2.38 -set_to_set_distance 38.08 -start_from left -start_offset 13.09 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit BB -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit BB -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/06 13:52:26   1233s] 
[05/06 13:52:26   1233s] Initialize fgc environment(mem: 2184.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Starting stripe generation ...
[05/06 13:52:26   1233s] Non-Default Mode Option Settings :
[05/06 13:52:26   1233s]   NONE
[05/06 13:52:26   1233s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2184.8M)
[05/06 13:52:26   1233s] Stripe generation is complete.
[05/06 13:52:26   1233s] vias are now being generated.
[05/06 13:52:26   1233s] addStripe created 30 wires.
[05/06 13:52:26   1233s] ViaGen created 60 vias, deleted 0 via to avoid violation.
[05/06 13:52:26   1233s] +--------+----------------+----------------+
[05/06 13:52:26   1233s] |  Layer |     Created    |     Deleted    |
[05/06 13:52:26   1233s] +--------+----------------+----------------+
[05/06 13:52:26   1233s] |   WA   |       60       |        0       |
[05/06 13:52:26   1233s] |   BB   |       30       |       NA       |
[05/06 13:52:26   1233s] +--------+----------------+----------------+
[05/06 13:55:00   1243s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/06 13:55:00   1243s] <CMD> sroute -connect { blockPin padRing corePin floatingStripe } -layerChangeRange { M1(1) BB(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) BB(6) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) BB(6) }
[05/06 13:55:00   1243s] *** Begin SPECIAL ROUTE on Mon May  6 13:55:00 2024 ***
[05/06 13:55:00   1243s] SPECIAL ROUTE ran on directory: /home/jirons3
[05/06 13:55:00   1243s] SPECIAL ROUTE ran on machine: vlsi11.eecs.utk.edu (Linux 4.18.0-513.18.1.el8_9.x86_64 Xeon 2.39Ghz)
[05/06 13:55:00   1243s] 
[05/06 13:55:00   1243s] Begin option processing ...
[05/06 13:55:00   1243s] srouteConnectPowerBump set to false
[05/06 13:55:00   1243s] routeSpecial set to true
[05/06 13:55:00   1243s] srouteBlockPin set to "useLef"
[05/06 13:55:00   1243s] srouteBottomLayerLimit set to 1
[05/06 13:55:00   1243s] srouteBottomTargetLayerLimit set to 1
[05/06 13:55:00   1243s] srouteConnectConverterPin set to false
[05/06 13:55:00   1243s] srouteConnectPadPin set to false
[05/06 13:55:00   1243s] srouteCrossoverViaBottomLayer set to 1
[05/06 13:55:00   1243s] srouteCrossoverViaTopLayer set to 6
[05/06 13:55:00   1243s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/06 13:55:00   1243s] srouteFollowCorePinEnd set to 3
[05/06 13:55:00   1243s] srouteJogControl set to "preferWithChanges differentLayer"
[05/06 13:55:00   1243s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/06 13:55:00   1243s] sroutePadPinAllPorts set to true
[05/06 13:55:00   1243s] sroutePreserveExistingRoutes set to true
[05/06 13:55:00   1243s] srouteRoutePowerBarPortOnBothDir set to true
[05/06 13:55:00   1243s] srouteStopBlockPin set to "nearestTarget"
[05/06 13:55:00   1243s] srouteTopLayerLimit set to 6
[05/06 13:55:00   1243s] srouteTopTargetLayerLimit set to 6
[05/06 13:55:00   1243s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3715.00 megs.
[05/06 13:55:00   1243s] 
[05/06 13:55:00   1243s] Reading DB technology information...
[05/06 13:55:00   1243s] **WARN: (IMPSR-2454):	VIARULE VBB_LB: layer information is empty or invalid layer. please check the VIARULE definition. =>Ignored.
[05/06 13:55:00   1243s] **WARN: (IMPSR-1308):	Via rule VBB_LB: one layer has enclosure or overhang rule but the other does not.
[05/06 13:55:01   1243s] Finished reading DB technology information.
[05/06 13:55:01   1243s] Reading floorplan and netlist information...
[05/06 13:55:01   1243s] Finished reading floorplan and netlist information.
[05/06 13:55:01   1243s] Read in 13 layers, 6 routing layers, 1 overlap layer
[05/06 13:55:01   1243s] Read in 2 nondefault rules, 0 used
[05/06 13:55:01   1243s] Read in 228 macros, 50 used
[05/06 13:55:01   1243s] Read in 50 components
[05/06 13:55:01   1243s]   50 core components: 50 unplaced, 0 placed, 0 fixed
[05/06 13:55:01   1243s] Read in 47 logical pins
[05/06 13:55:01   1243s] Read in 26 nets
[05/06 13:55:01   1243s] Read in 2 special nets, 2 routed
[05/06 13:55:01   1243s] Read in 200 terminals
[05/06 13:55:01   1243s] Begin power routing ...
[05/06 13:55:01   1244s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2082753168 routing_via=1 timing=1 sns=1
[05/06 13:55:01   1244s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 13:55:01   1244s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 13:55:01   1244s] CPU time for vdd! FollowPin 0 seconds
[05/06 13:55:01   1244s] CPU time for gnd! FollowPin 0 seconds
[05/06 13:55:01   1244s]   Number of Block ports routed: 0
[05/06 13:55:01   1244s]   Number of Stripe ports routed: 0
[05/06 13:55:01   1244s]   Number of Core ports routed: 238
[05/06 13:55:01   1244s]   Number of Pad ports routed: 0
[05/06 13:55:01   1244s]   Number of Power Bump ports routed: 0
[05/06 13:55:01   1244s]   Number of Followpin connections: 119
[05/06 13:55:01   1244s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3750.00 megs.
[05/06 13:55:01   1244s] 
[05/06 13:55:01   1244s] 
[05/06 13:55:01   1244s] 
[05/06 13:55:01   1244s]  Begin updating DB with routing results ...
[05/06 13:55:01   1244s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/06 13:55:01   1244s] Pin and blockage extraction finished
[05/06 13:55:01   1244s] 
[05/06 13:55:01   1244s] sroute created 357 wires.
[05/06 13:55:01   1244s] ViaGen created 1190 vias, deleted 0 via to avoid violation.
[05/06 13:55:01   1244s] +--------+----------------+----------------+
[05/06 13:55:01   1244s] |  Layer |     Created    |     Deleted    |
[05/06 13:55:01   1244s] +--------+----------------+----------------+
[05/06 13:55:01   1244s] |   M1   |       357      |       NA       |
[05/06 13:55:01   1244s] |   V1   |       238      |        0       |
[05/06 13:55:01   1244s] |   V2   |       238      |        0       |
[05/06 13:55:01   1244s] |   V3   |       238      |        0       |
[05/06 13:55:01   1244s] |   WT   |       238      |        0       |
[05/06 13:55:01   1244s] |   WA   |       238      |        0       |
[05/06 13:55:01   1244s] +--------+----------------+----------------+
[05/06 13:55:03   1244s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/06 13:55:03   1244s] <CMD> sroute -connect { blockPin padRing corePin floatingStripe } -layerChangeRange { M1(1) BB(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) BB(6) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) BB(6) }
[05/06 13:55:03   1244s] *** Begin SPECIAL ROUTE on Mon May  6 13:55:03 2024 ***
[05/06 13:55:03   1244s] SPECIAL ROUTE ran on directory: /home/jirons3
[05/06 13:55:03   1244s] SPECIAL ROUTE ran on machine: vlsi11.eecs.utk.edu (Linux 4.18.0-513.18.1.el8_9.x86_64 Xeon 2.39Ghz)
[05/06 13:55:03   1244s] 
[05/06 13:55:03   1244s] Begin option processing ...
[05/06 13:55:03   1244s] srouteConnectPowerBump set to false
[05/06 13:55:03   1244s] routeSpecial set to true
[05/06 13:55:03   1244s] srouteBlockPin set to "useLef"
[05/06 13:55:03   1244s] srouteBottomLayerLimit set to 1
[05/06 13:55:03   1244s] srouteBottomTargetLayerLimit set to 1
[05/06 13:55:03   1244s] srouteConnectConverterPin set to false
[05/06 13:55:03   1244s] srouteConnectPadPin set to false
[05/06 13:55:03   1244s] srouteCrossoverViaBottomLayer set to 1
[05/06 13:55:03   1244s] srouteCrossoverViaTopLayer set to 6
[05/06 13:55:03   1244s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/06 13:55:03   1244s] srouteFollowCorePinEnd set to 3
[05/06 13:55:03   1244s] srouteJogControl set to "preferWithChanges differentLayer"
[05/06 13:55:03   1244s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/06 13:55:03   1244s] sroutePadPinAllPorts set to true
[05/06 13:55:03   1244s] sroutePreserveExistingRoutes set to true
[05/06 13:55:03   1244s] srouteRoutePowerBarPortOnBothDir set to true
[05/06 13:55:03   1244s] srouteStopBlockPin set to "nearestTarget"
[05/06 13:55:03   1244s] srouteTopLayerLimit set to 6
[05/06 13:55:03   1244s] srouteTopTargetLayerLimit set to 6
[05/06 13:55:03   1244s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3750.00 megs.
[05/06 13:55:03   1244s] 
[05/06 13:55:03   1244s] Reading DB technology information...
[05/06 13:55:03   1244s] **WARN: (IMPSR-2454):	VIARULE VBB_LB: layer information is empty or invalid layer. please check the VIARULE definition. =>Ignored.
[05/06 13:55:03   1244s] **WARN: (IMPSR-1308):	Via rule VBB_LB: one layer has enclosure or overhang rule but the other does not.
[05/06 13:55:03   1244s] Finished reading DB technology information.
[05/06 13:55:03   1244s] Reading floorplan and netlist information...
[05/06 13:55:03   1244s] Finished reading floorplan and netlist information.
[05/06 13:55:03   1244s] Read in 13 layers, 6 routing layers, 1 overlap layer
[05/06 13:55:03   1244s] Read in 2 nondefault rules, 0 used
[05/06 13:55:03   1244s] Read in 228 macros, 50 used
[05/06 13:55:03   1244s] Read in 50 components
[05/06 13:55:03   1244s]   50 core components: 50 unplaced, 0 placed, 0 fixed
[05/06 13:55:03   1244s] Read in 47 logical pins
[05/06 13:55:03   1244s] Read in 26 nets
[05/06 13:55:03   1244s] Read in 2 special nets, 2 routed
[05/06 13:55:03   1244s] Read in 200 terminals
[05/06 13:55:03   1244s] Begin power routing ...
[05/06 13:55:03   1244s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 13:55:03   1244s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd! net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/06 13:55:03   1244s] CPU time for vdd! FollowPin 0 seconds
[05/06 13:55:03   1244s] CPU time for gnd! FollowPin 0 seconds
[05/06 13:55:03   1244s]   Number of Block ports routed: 0
[05/06 13:55:03   1244s]   Number of Stripe ports routed: 0
[05/06 13:55:03   1244s]   Number of Core ports routed: 0
[05/06 13:55:03   1244s]   Number of Pad ports routed: 0
[05/06 13:55:03   1244s]   Number of Power Bump ports routed: 0
[05/06 13:55:03   1244s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3752.00 megs.
[05/06 13:55:03   1244s] 
[05/06 13:55:03   1244s] 
[05/06 13:55:03   1244s] 
[05/06 13:55:03   1244s]  Begin updating DB with routing results ...
[05/06 13:55:03   1244s]  Updating DB with 0 via definition ...
[05/06 13:55:03   1244s] sroute created 0 wire.
[05/06 13:55:03   1244s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/06 13:55:56   1248s] **WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/06 13:57:38   1254s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/06 13:57:38   1254s] <CMD> setEndCapMode -reset
[05/06 13:57:38   1254s] <CMD> setEndCapMode -boundary_tap false
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_Min
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[05/06 13:57:38   1254s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[05/06 13:57:38   1254s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[05/06 13:57:38   1254s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/06 13:57:38   1254s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[05/06 13:57:38   1254s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/06 13:57:38   1254s] <CMD> setPlaceMode -reset
[05/06 13:57:38   1254s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/06 13:57:38   1254s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/06 13:57:38   1254s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/06 13:57:38   1254s] **WARN: (IMPTCM-77):	Option "-allowSwapping" for command getScanReorderMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/06 13:57:58   1255s] <CMD> setPlaceMode -fp false
[05/06 13:57:58   1255s] <CMD> place_design
[05/06 13:57:58   1255s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:20:55.7/3:38:57.7 (0.1), mem = 2215.2M
[05/06 13:57:58   1255s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 465, percentage of missing scan cell = 0.00% (0 / 465)
[05/06 13:57:59   1255s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 13:57:59   1256s] AAE DB initialization (MEM=2244.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/06 13:57:59   1256s] #################################################################################
[05/06 13:57:59   1256s] # Design Stage: PreRoute
[05/06 13:57:59   1256s] # Design Name: dvs_ravens
[05/06 13:57:59   1256s] # Design Mode: 90nm
[05/06 13:57:59   1256s] # Analysis Mode: MMMC Non-OCV 
[05/06 13:57:59   1256s] # Parasitics Mode: No SPEF/RCDB 
[05/06 13:57:59   1256s] # Signoff Settings: SI Off 
[05/06 13:57:59   1256s] #################################################################################
[05/06 13:58:00   1256s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[05/06 13:58:00   1256s] Calculate delays in Single mode...
[05/06 13:58:00   1256s] Topological Sorting (REAL = 0:00:00.0, MEM = 2250.6M, InitMEM = 2250.6M)
[05/06 13:58:00   1256s] Start delay calculation (fullDC) (1 T). (MEM=2250.63)
[05/06 13:58:00   1256s] siFlow : Timing analysis mode is single, using late cdB files
[05/06 13:58:00   1256s] Start AAE Lib Loading. (MEM=2262.14)
[05/06 13:58:00   1256s] End AAE Lib Loading. (MEM=2462.14 CPU=0:00:00.0 Real=0:00:00.0)
[05/06 13:58:00   1256s] End AAE Lib Interpolated Model. (MEM=2462.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:02   1258s] Total number of fetched objects 4563
[05/06 13:58:02   1258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:02   1258s] End delay calculation. (MEM=2666 CPU=0:00:01.2 REAL=0:00:01.0)
[05/06 13:58:06   1258s] End delay calculation (fullDC). (MEM=2666 CPU=0:00:01.9 REAL=0:00:06.0)
[05/06 13:58:06   1258s] *** CDM Built up (cpu=0:00:02.1  real=0:00:07.0  mem= 2666.0M) ***
[05/06 13:58:06   1258s] *** Starting placeDesign default flow ***
[05/06 13:58:06   1259s] ### Creating LA Mngr. totSessionCpu=0:20:59 mem=2648.5M
[05/06 13:58:06   1259s] ### Creating LA Mngr, finished. totSessionCpu=0:20:59 mem=2648.5M
[05/06 13:58:06   1259s] *** Start deleteBufferTree ***
[05/06 13:58:06   1259s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[05/06 13:58:06   1259s] Info: Detect buffers to remove automatically.
[05/06 13:58:06   1259s] Analyzing netlist ...
[05/06 13:58:06   1259s] Updating netlist
[05/06 13:58:06   1259s] 
[05/06 13:58:06   1259s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/06 13:58:06   1259s] 
[05/06 13:58:06   1259s] Creating Lib Analyzer ...
[05/06 13:58:06   1259s] 
[05/06 13:58:06   1259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 13:58:06   1259s] Summary for sequential cells identification: 
[05/06 13:58:06   1259s]   Identified SBFF number: 11
[05/06 13:58:06   1259s]   Identified MBFF number: 0
[05/06 13:58:06   1259s]   Identified SB Latch number: 0
[05/06 13:58:06   1259s]   Identified MB Latch number: 0
[05/06 13:58:06   1259s]   Not identified SBFF number: 0
[05/06 13:58:06   1259s]   Not identified MBFF number: 0
[05/06 13:58:06   1259s]   Not identified SB Latch number: 0
[05/06 13:58:06   1259s]   Not identified MB Latch number: 0
[05/06 13:58:06   1259s]   Number of sequential cells which are not FFs: 4
[05/06 13:58:06   1259s]  Visiting view : dvs_av
[05/06 13:58:06   1259s]    : PowerDomain = none : Weighted F : unweighted  = 18.10 (1.000) with rcCorner = 0
[05/06 13:58:06   1259s]    : PowerDomain = none : Weighted F : unweighted  = 16.40 (1.000) with rcCorner = -1
[05/06 13:58:06   1259s]  Visiting view : dvs_av
[05/06 13:58:06   1259s]    : PowerDomain = none : Weighted F : unweighted  = 18.10 (1.000) with rcCorner = 0
[05/06 13:58:06   1259s]    : PowerDomain = none : Weighted F : unweighted  = 16.40 (1.000) with rcCorner = -1
[05/06 13:58:06   1259s] TLC MultiMap info (StdDelay):
[05/06 13:58:06   1259s]   : 10lpe_dc + 10lpe_ls + 1 + no RcCorner := 16.4ps
[05/06 13:58:06   1259s]   : 10lpe_dc + 10lpe_ls + 1 + default_rc_corner := 18.1ps
[05/06 13:58:06   1259s]  Setting StdDelay to: 18.1ps
[05/06 13:58:06   1259s] 
[05/06 13:58:06   1259s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 13:58:06   1259s] Total number of usable buffers from Lib Analyzer: 7 ( buf_x4 buf_x2 buf_x1 buf_x8 buf_x16 buf_x32 buf_x64)
[05/06 13:58:06   1259s] Total number of usable inverters from Lib Analyzer: 7 ( inv_x4 inv_x2 inv_x1 inv_x8 inv_x16 inv_x32 inv_x64)
[05/06 13:58:06   1259s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/06 13:58:06   1259s] 
[05/06 13:58:07   1259s] {RT default_rc_corner 0 6 6 {5 0} 1}
[05/06 13:58:07   1259s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:00 mem=2648.5M
[05/06 13:58:07   1259s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:00 mem=2648.5M
[05/06 13:58:07   1259s] Creating Lib Analyzer, finished. 
[05/06 13:58:07   1259s] *summary: 2 instances (buffers/inverters) removed
[05/06 13:58:07   1259s] *** Finish deleteBufferTree (0:00:00.8) ***
[05/06 13:58:07   1259s] 
[05/06 13:58:07   1259s] TimeStamp Deleting Cell Server Begin ...
[05/06 13:58:07   1259s] Deleting Lib Analyzer.
[05/06 13:58:07   1259s] 
[05/06 13:58:07   1259s] TimeStamp Deleting Cell Server End ...
[05/06 13:58:07   1259s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 13:58:07   1259s] Set Using Default Delay Limit as 101.
[05/06 13:58:07   1259s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 13:58:07   1259s] Set Default Net Delay as 0 ps.
[05/06 13:58:07   1259s] Set Default Net Load as 0 pF. 
[05/06 13:58:07   1259s] Set Default Input Pin Transition as 1 ps.
[05/06 13:58:07   1259s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 13:58:07   1259s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[05/06 13:58:07   1260s] Effort level <high> specified for reg2reg_tmp.4101024 path_group
[05/06 13:58:07   1260s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 13:58:07   1260s] #################################################################################
[05/06 13:58:07   1260s] # Design Stage: PreRoute
[05/06 13:58:07   1260s] # Design Name: dvs_ravens
[05/06 13:58:07   1260s] # Design Mode: 90nm
[05/06 13:58:07   1260s] # Analysis Mode: MMMC Non-OCV 
[05/06 13:58:07   1260s] # Parasitics Mode: No SPEF/RCDB 
[05/06 13:58:07   1260s] # Signoff Settings: SI Off 
[05/06 13:58:07   1260s] #################################################################################
[05/06 13:58:08   1260s] Calculate delays in Single mode...
[05/06 13:58:08   1260s] Topological Sorting (REAL = 0:00:00.0, MEM = 2646.5M, InitMEM = 2646.5M)
[05/06 13:58:08   1260s] Start delay calculation (fullDC) (1 T). (MEM=2646.48)
[05/06 13:58:08   1260s] End AAE Lib Interpolated Model. (MEM=2658 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:09   1261s] Total number of fetched objects 4562
[05/06 13:58:09   1261s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:09   1261s] End delay calculation. (MEM=2677.07 CPU=0:00:01.2 REAL=0:00:01.0)
[05/06 13:58:09   1261s] End delay calculation (fullDC). (MEM=2677.07 CPU=0:00:01.3 REAL=0:00:01.0)
[05/06 13:58:09   1261s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 2677.1M) ***
[05/06 13:58:09   1261s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 13:58:09   1261s] Set Using Default Delay Limit as 1000.
[05/06 13:58:09   1261s] Set Default Net Delay as 1000 ps.
[05/06 13:58:09   1261s] Set Default Input Pin Transition as 0.1 ps.
[05/06 13:58:09   1261s] Set Default Net Load as 0.5 pF. 
[05/06 13:58:09   1261s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/06 13:58:09   1261s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2667.6M, EPOCH TIME: 1715018289.636610
[05/06 13:58:09   1261s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[05/06 13:58:09   1261s]  Deleted 0 physical inst  (cell - / prefix -).
[05/06 13:58:09   1261s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.012, REAL:0.020, MEM:2667.6M, EPOCH TIME: 1715018289.656450
[05/06 13:58:09   1261s] INFO: #ExclusiveGroups=0
[05/06 13:58:09   1261s] INFO: There are no Exclusive Groups.
[05/06 13:58:09   1261s] **WARN: (IMPSP-157):	Macro 'DVS_FIFO_EVENT_QUEUE_INST/SRAM_COMPILED_ARRAY_INST' is not placed within core boundary.
[05/06 13:58:09   1261s] Type 'man IMPSP-157' for more detail.
[05/06 13:58:09   1261s] *** Starting "NanoPlace(TM) placement v#7 (mem=2667.6M)" ...
[05/06 13:58:09   1261s] Wait...
[05/06 13:58:09   1261s] Estimated loop count for BSM: 10409
[05/06 13:58:10   1262s] *** Build Buffered Sizing Timing Model
[05/06 13:58:10   1262s] (cpu=0:00:00.3 mem=2675.6M) ***
[05/06 13:58:10   1262s] *** Build Virtual Sizing Timing Model
[05/06 13:58:10   1262s] (cpu=0:00:00.5 mem=2675.6M) ***
[05/06 13:58:10   1262s] No user-set net weight.
[05/06 13:58:10   1262s] Net fanout histogram:
[05/06 13:58:10   1262s] 2		: 3245 (71.8%) nets
[05/06 13:58:10   1262s] 3		: 701 (15.5%) nets
[05/06 13:58:10   1262s] 4     -	14	: 532 (11.8%) nets
[05/06 13:58:10   1262s] 15    -	39	: 33 (0.7%) nets
[05/06 13:58:10   1262s] 40    -	79	: 9 (0.2%) nets
[05/06 13:58:10   1262s] 80    -	159	: 1 (0.0%) nets
[05/06 13:58:10   1262s] 160   -	319	: 0 (0.0%) nets
[05/06 13:58:10   1262s] 320   -	639	: 1 (0.0%) nets
[05/06 13:58:10   1262s] 640   -	1279	: 0 (0.0%) nets
[05/06 13:58:10   1262s] 1280  -	2559	: 0 (0.0%) nets
[05/06 13:58:10   1262s] 2560  -	5119	: 0 (0.0%) nets
[05/06 13:58:10   1262s] 5120+		: 0 (0.0%) nets
[05/06 13:58:10   1262s] no activity file in design. spp won't run.
[05/06 13:58:10   1262s] Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[05/06 13:58:10   1262s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/06 13:58:10   1262s] Define the scan chains before using this option.
[05/06 13:58:10   1262s] Type 'man IMPSP-9042' for more detail.
[05/06 13:58:10   1262s] Processing tracks to init pin-track alignment.
[05/06 13:58:10   1262s] z: 2, totalTracks: 1
[05/06 13:58:10   1262s] z: 4, totalTracks: 1
[05/06 13:58:10   1262s] z: 6, totalTracks: 1
[05/06 13:58:10   1262s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 13:58:10   1262s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:10   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:10   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:10   1262s] # Building dvs_ravens llgBox search-tree.
[05/06 13:58:10   1262s] #std cell=3429 (0 fixed + 3429 movable) #buf cell=0 #inv cell=423 #block=1 (1 floating + 0 preplaced)
[05/06 13:58:10   1262s] #ioInst=0 #net=4522 #term=13200 #term/net=2.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=47
[05/06 13:58:10   1262s] stdCell: 3429 single + 0 double + 0 multi
[05/06 13:58:10   1262s] Total standard cell length = 12.9635 (mm), area = 0.0617 (mm^2)
[05/06 13:58:10   1262s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2675.6M, EPOCH TIME: 1715018290.217839
[05/06 13:58:10   1262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:10   1262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:10   1262s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2675.6M, EPOCH TIME: 1715018290.218271
[05/06 13:58:10   1262s] Max number of tech site patterns supported in site array is 256.
[05/06 13:58:10   1262s] Core basic site is CoreSite
[05/06 13:58:10   1262s] DP-Init: Signature of floorplan is e1154a8117e085c0. Signature of routing blockage is 4200c9b057dcd3f.
[05/06 13:58:10   1262s] After signature check, allow fast init is false, keep pre-filter is false.
[05/06 13:58:10   1262s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/06 13:58:10   1262s] Use non-trimmed site array because memory saving is not enough.
[05/06 13:58:10   1262s] SiteArray: non-trimmed site array dimensions = 118 x 1670
[05/06 13:58:10   1262s] SiteArray: use 1,060,864 bytes
[05/06 13:58:10   1262s] SiteArray: current memory after site array memory allocation 2676.6M
[05/06 13:58:10   1262s] SiteArray: FP blocked sites are writable
[05/06 13:58:10   1262s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x44635680): Create thread pool 0x7fdbd442f988.
[05/06 13:58:10   1262s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x44635680): 0 out of 1 thread pools are available.
[05/06 13:58:10   1262s] Estimated cell power/ground rail width = 0.595 um
[05/06 13:58:10   1262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 13:58:10   1262s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2804.6M, EPOCH TIME: 1715018290.256677
[05/06 13:58:10   1262s] Process 387 wires and vias for routing blockage analysis
[05/06 13:58:10   1262s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.003, MEM:2804.6M, EPOCH TIME: 1715018290.259434
[05/06 13:58:10   1262s] SiteArray: number of non floorplan blocked sites for llg default is 197060
[05/06 13:58:10   1262s] Atter site array init, number of instance map data is 0.
[05/06 13:58:10   1262s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.043, MEM:2804.6M, EPOCH TIME: 1715018290.261039
[05/06 13:58:10   1262s] 
[05/06 13:58:10   1262s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/06 13:58:10   1262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/06 13:58:10   1262s]  Pre_CCE_Colorizing is not ON! (0:0:227:0)
[05/06 13:58:10   1262s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.025, REAL:0.052, MEM:2804.6M, EPOCH TIME: 1715018290.270122
[05/06 13:58:10   1262s] 
[05/06 13:58:10   1262s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/06 13:58:10   1262s]  Pre_CCE_Colorizing is not ON! (0:0:227:0)
[05/06 13:58:10   1262s] Average module density = 0.695.
[05/06 13:58:10   1262s] Density for the design = 0.695.
[05/06 13:58:10   1262s]        = (stdcell_area 38128 sites (61706 um^2) + block_area 98817 sites (159926 um^2)) / alloc_area 197060 sites (318922 um^2).
[05/06 13:58:10   1262s] Pin Density = 0.06698.
[05/06 13:58:10   1262s]             = total # of pins 13200 / total area 197060.
[05/06 13:58:10   1262s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2804.6M, EPOCH TIME: 1715018290.279460
[05/06 13:58:10   1262s] Identified 3 spare or floating instances, with no clusters.
[05/06 13:58:10   1262s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.002, REAL:0.002, MEM:2804.6M, EPOCH TIME: 1715018290.281232
[05/06 13:58:10   1262s] OPERPROF: Starting pre-place ADS at level 1, MEM:2804.6M, EPOCH TIME: 1715018290.283295
[05/06 13:58:10   1262s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2804.6M, EPOCH TIME: 1715018290.290726
[05/06 13:58:10   1262s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2804.6M, EPOCH TIME: 1715018290.290824
[05/06 13:58:10   1262s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2804.6M, EPOCH TIME: 1715018290.290909
[05/06 13:58:10   1262s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2804.6M, EPOCH TIME: 1715018290.290947
[05/06 13:58:10   1262s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2804.6M, EPOCH TIME: 1715018290.290988
[05/06 13:58:10   1262s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2804.6M, EPOCH TIME: 1715018290.291330
[05/06 13:58:10   1262s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2804.6M, EPOCH TIME: 1715018290.291385
[05/06 13:58:10   1262s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2804.6M, EPOCH TIME: 1715018290.291585
[05/06 13:58:10   1262s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2804.6M, EPOCH TIME: 1715018290.291620
[05/06 13:58:10   1262s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2804.6M, EPOCH TIME: 1715018290.291707
[05/06 13:58:10   1262s] ADSU 0.193 -> 0.193. site 197060.000 -> 197060.000. GS 38.080
[05/06 13:58:10   1262s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.009, REAL:0.013, MEM:2804.6M, EPOCH TIME: 1715018290.295839
[05/06 13:58:10   1262s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2741.6M, EPOCH TIME: 1715018290.298244
[05/06 13:58:10   1262s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2741.6M, EPOCH TIME: 1715018290.298508
[05/06 13:58:10   1262s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1715018290.298562
[05/06 13:58:10   1262s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1715018290.298608
[05/06 13:58:10   1262s] Initial padding reaches pin density 0.250 for top
[05/06 13:58:10   1262s] InitPadU 0.695 -> 0.822 for top
[05/06 13:58:10   1262s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2741.6M, EPOCH TIME: 1715018290.324853
[05/06 13:58:10   1262s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2741.6M, EPOCH TIME: 1715018290.325089
[05/06 13:58:10   1262s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2741.6M, EPOCH TIME: 1715018290.326076
[05/06 13:58:10   1262s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.003, REAL:0.003, MEM:2741.6M, EPOCH TIME: 1715018290.329532
[05/06 13:58:10   1262s] === lastAutoLevel = 8 
[05/06 13:58:10   1262s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2741.6M, EPOCH TIME: 1715018290.334653
[05/06 13:58:10   1262s] no activity file in design. spp won't run.
[05/06 13:58:10   1262s] [spp] 0
[05/06 13:58:10   1262s] [adp] 0:1:1:3
[05/06 13:58:11   1263s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.946, REAL:0.963, MEM:2768.2M, EPOCH TIME: 1715018291.297519
[05/06 13:58:11   1263s] Effort level <high> specified for reg2reg path_group
[05/06 13:58:11   1263s] Effort level <high> specified for reg2cgate path_group
[05/06 13:58:11   1263s] OPERPROF: Starting NP-MAIN at level 1, MEM:2768.2M, EPOCH TIME: 1715018291.605283
[05/06 13:58:12   1263s] OPERPROF:   Starting NP-Place at level 2, MEM:2793.2M, EPOCH TIME: 1715018292.636008
[05/06 13:58:12   1263s] Iteration  1: Total net bbox = 1.484e+05 (1.38e+04 1.35e+05)
[05/06 13:58:12   1263s]               Est.  stn bbox = 1.572e+05 (1.45e+04 1.43e+05)
[05/06 13:58:12   1263s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2797.2M
[05/06 13:58:12   1263s] Iteration  2: Total net bbox = 1.484e+05 (1.38e+04 1.35e+05)
[05/06 13:58:12   1263s]               Est.  stn bbox = 1.572e+05 (1.45e+04 1.43e+05)
[05/06 13:58:12   1263s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2797.2M
[05/06 13:58:12   1263s] exp_mt_sequential is set from setPlaceMode option to 1
[05/06 13:58:12   1263s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/06 13:58:12   1263s] place_exp_mt_interval set to default 32
[05/06 13:58:12   1263s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/06 13:58:13   1264s] Iteration  3: Total net bbox = 2.766e+03 (1.39e+02 2.63e+03)
[05/06 13:58:13   1264s]               Est.  stn bbox = 3.085e+03 (1.49e+02 2.94e+03)
[05/06 13:58:13   1264s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2819.6M
[05/06 13:58:13   1264s] Total number of setup views is 1.
[05/06 13:58:13   1264s] Total number of active setup views is 1.
[05/06 13:58:13   1264s] Active setup views:
[05/06 13:58:13   1264s]     dvs_av
[05/06 13:58:14   1265s] Iteration  4: Total net bbox = 1.601e+05 (9.73e+04 6.28e+04)
[05/06 13:58:14   1265s]               Est.  stn bbox = 1.826e+05 (1.13e+05 6.98e+04)
[05/06 13:58:14   1265s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2824.6M
[05/06 13:58:15   1266s] Iteration  5: Total net bbox = 1.403e+05 (7.86e+04 6.17e+04)
[05/06 13:58:15   1266s]               Est.  stn bbox = 1.622e+05 (9.08e+04 7.14e+04)
[05/06 13:58:15   1266s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2829.7M
[05/06 13:58:15   1266s] OPERPROF:   Finished NP-Place at level 2, CPU:2.679, REAL:2.861, MEM:2829.7M, EPOCH TIME: 1715018295.496546
[05/06 13:58:15   1266s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.699, REAL:3.897, MEM:2829.7M, EPOCH TIME: 1715018295.502393
[05/06 13:58:15   1266s] OPERPROF: Starting NP-MAIN at level 1, MEM:2829.7M, EPOCH TIME: 1715018295.511051
[05/06 13:58:15   1266s] OPERPROF:   Starting NP-Place at level 2, MEM:2829.7M, EPOCH TIME: 1715018295.639893
[05/06 13:58:16   1267s] Iteration  6: Total net bbox = 1.453e+05 (7.83e+04 6.70e+04)
[05/06 13:58:16   1267s]               Est.  stn bbox = 1.687e+05 (9.05e+04 7.82e+04)
[05/06 13:58:16   1267s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2835.7M
[05/06 13:58:16   1267s] OPERPROF:   Finished NP-Place at level 2, CPU:1.162, REAL:1.220, MEM:2835.7M, EPOCH TIME: 1715018296.859401
[05/06 13:58:17   1267s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.504, REAL:1.567, MEM:2840.7M, EPOCH TIME: 1715018297.078172
[05/06 13:58:17   1267s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2840.7M, EPOCH TIME: 1715018297.080325
[05/06 13:58:17   1267s] Starting Early Global Route rough congestion estimation: mem = 2840.7M
[05/06 13:58:17   1267s] (I)      Initializing eGR engine (rough)
[05/06 13:58:17   1267s] Set min layer with default ( 2 )
[05/06 13:58:17   1267s] Set max layer with default ( 127 )
[05/06 13:58:17   1267s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:17   1267s] Min route layer (adjusted) = 2
[05/06 13:58:17   1267s] Max route layer (adjusted) = 6
[05/06 13:58:17   1267s] (I)      Initializing eGR engine (rough)
[05/06 13:58:17   1267s] Set min layer with default ( 2 )
[05/06 13:58:17   1267s] Set max layer with default ( 127 )
[05/06 13:58:17   1267s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:17   1267s] Min route layer (adjusted) = 2
[05/06 13:58:17   1267s] Max route layer (adjusted) = 6
[05/06 13:58:17   1267s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[05/06 13:58:17   1267s] (I)      Running eGR Rough flow
[05/06 13:58:17   1267s] (I)      # wire layers (front) : 7
[05/06 13:58:17   1267s] (I)      # wire layers (back)  : 0
[05/06 13:58:17   1267s] (I)      min wire layer : 1
[05/06 13:58:17   1267s] (I)      max wire layer : 6
[05/06 13:58:17   1267s] (I)      # cut layers (front) : 6
[05/06 13:58:17   1267s] (I)      # cut layers (back)  : 0
[05/06 13:58:17   1267s] (I)      min cut layer : 1
[05/06 13:58:17   1267s] (I)      max cut layer : 5
[05/06 13:58:17   1267s] (I)      ================================= Layers =================================
[05/06 13:58:17   1267s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:17   1267s] (I)      |  Z | ID |    Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/06 13:58:17   1267s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:17   1267s] (I)      |  0 |  0 |         |           |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      | 33 |  0 |      CA |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  1 |  1 |      M1 |      wire |      1 |       |    90 |    90 |   340 |
[05/06 13:58:17   1267s] (I)      | 34 |  1 |      V1 |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  2 |  2 |      M2 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:17   1267s] (I)      | 35 |  2 |      V2 |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  3 |  3 |      M3 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:17   1267s] (I)      | 36 |  3 |      V3 |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  4 |  4 |      M4 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:17   1267s] (I)      | 37 |  4 |      WT |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  5 |  5 |      BA |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:17   1267s] (I)      | 38 |  5 |      WA |       cut |      1 |       |       |       |       |
[05/06 13:58:17   1267s] (I)      |  6 |  6 |      BB |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:17   1267s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:17   1267s] (I)      | 64 |    | OVERLAP |   overlap |        |       |       |       |       |
[05/06 13:58:17   1267s] (I)      | 65 |    |      RX | diffusion |        |    MS |       |       |       |
[05/06 13:58:17   1267s] (I)      | 66 |    |      JX |   implant |        |       |       |       |       |
[05/06 13:58:17   1267s] (I)      | 67 |    |      JZ |   implant |        |       |       |       |       |
[05/06 13:58:17   1267s] (I)      | 68 |    |      NW |     other |        |    MS |       |       |       |
[05/06 13:58:17   1267s] (I)      | 69 |    |      VV |     other |        |       |       |       |       |
[05/06 13:58:17   1267s] (I)      | 70 |    |      LB |     other |        |       |       |       |       |
[05/06 13:58:17   1267s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:17   1267s] (I)      Started Import and model ( Curr Mem: 2.75 MB )
[05/06 13:58:17   1267s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:17   1267s] (I)      == Non-default Options ==
[05/06 13:58:17   1267s] (I)      Print mode                                         : 2
[05/06 13:58:17   1267s] (I)      Stop if highly congested                           : false
[05/06 13:58:17   1267s] (I)      Local connection modeling                          : true
[05/06 13:58:17   1267s] (I)      Maximum routing layer                              : 6
[05/06 13:58:17   1267s] (I)      Top routing layer                                  : 6
[05/06 13:58:17   1267s] (I)      Assign partition pins                              : false
[05/06 13:58:17   1267s] (I)      Support large GCell                                : true
[05/06 13:58:17   1267s] (I)      Number of threads                                  : 1
[05/06 13:58:17   1267s] (I)      Number of rows per GCell                           : 8
[05/06 13:58:17   1267s] (I)      Max num rows per GCell                             : 32
[05/06 13:58:17   1267s] (I)      Route tie net to shape                             : auto
[05/06 13:58:17   1267s] (I)      Method to set GCell size                           : row
[05/06 13:58:17   1267s] (I)      Tie hi/lo max distance                             : 47.600000
[05/06 13:58:17   1267s] (I)      Counted 1653 PG shapes. eGR will not process PG shapes layer by layer.
[05/06 13:58:17   1267s] (I)      ============== Pin Summary ==============
[05/06 13:58:17   1267s] (I)      +-------+--------+---------+------------+
[05/06 13:58:17   1267s] (I)      | Layer | # pins | % total |      Group |
[05/06 13:58:17   1267s] (I)      +-------+--------+---------+------------+
[05/06 13:58:17   1267s] (I)      |     1 |  12790 |   98.26 |        Pin |
[05/06 13:58:17   1267s] (I)      |     2 |    226 |    1.74 | Pin access |
[05/06 13:58:17   1267s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/06 13:58:17   1267s] (I)      |     4 |      0 |    0.00 |      Other |
[05/06 13:58:17   1267s] (I)      |     5 |      0 |    0.00 |      Other |
[05/06 13:58:17   1267s] (I)      |     6 |      0 |    0.00 |      Other |
[05/06 13:58:17   1267s] (I)      +-------+--------+---------+------------+
[05/06 13:58:17   1267s] (I)      Use row-based GCell size
[05/06 13:58:17   1267s] (I)      Use row-based GCell align
[05/06 13:58:17   1267s] (I)      layer 0 area = 42000
[05/06 13:58:17   1267s] (I)      layer 1 area = 52000
[05/06 13:58:17   1267s] (I)      layer 2 area = 52000
[05/06 13:58:17   1267s] (I)      layer 3 area = 52000
[05/06 13:58:17   1267s] (I)      layer 4 area = 144000
[05/06 13:58:17   1267s] (I)      layer 5 area = 144000
[05/06 13:58:17   1267s] (I)      GCell unit size   : 4760
[05/06 13:58:17   1267s] (I)      GCell multiplier  : 8
[05/06 13:58:17   1267s] (I)      GCell row height  : 4760
[05/06 13:58:17   1267s] (I)      Actual row height : 4760
[05/06 13:58:17   1267s] (I)      GCell align ref   : 16660 16660
[05/06 13:58:17   1267s] (I)      Track table information for default rule: 
[05/06 13:58:17   1267s] (I)      M1 has single uniform track structure
[05/06 13:58:17   1267s] (I)      M2 has single uniform track structure
[05/06 13:58:17   1267s] (I)      M3 has single uniform track structure
[05/06 13:58:17   1267s] (I)      M4 has single uniform track structure
[05/06 13:58:17   1267s] (I)      BA has single uniform track structure
[05/06 13:58:17   1267s] (I)      BB has single uniform track structure
[05/06 13:58:17   1267s] (I)      =========================== Default via ===========================
[05/06 13:58:17   1267s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:17   1267s] (I)      | Z | Code  Single-Cut          | Code  Multi-Cut                 |
[05/06 13:58:17   1267s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:17   1267s] (I)      | 1 |    2  TECH_RULE_VM1_M2_HH |    3  TECH_RULE_VM1_M2_2x1_HV_E |
[05/06 13:58:17   1267s] (I)      | 2 |    9  TECH_RULE_VM2_M3_HV |   13  TECH_RULE_VM2_M3_2x1_VH_E |
[05/06 13:58:17   1267s] (I)      | 3 |   21  TECH_RULE_VM3_M4_VH |   26  TECH_RULE_VM3_M4_2x1_HV_E |
[05/06 13:58:17   1267s] (I)      | 4 |   31  VM4_BA_VH           |   34  VM4_BA_2x1_VH_E           |
[05/06 13:58:17   1267s] (I)      | 5 |   38  VBA_BB_HV           |   42  VBA_BB_2x1_HV_E           |
[05/06 13:58:17   1267s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:17   1267s] (I)      Read 2316 PG shapes
[05/06 13:58:17   1267s] (I)      Read 0 clock shapes
[05/06 13:58:17   1267s] (I)      Read 0 other shapes
[05/06 13:58:17   1267s] (I)      #Routing Blockages  : 0
[05/06 13:58:17   1267s] (I)      #Instance Blockages : 7410
[05/06 13:58:17   1267s] (I)      #PG Blockages       : 2316
[05/06 13:58:17   1267s] (I)      #Halo Blockages     : 0
[05/06 13:58:17   1267s] (I)      #Boundary Blockages : 0
[05/06 13:58:17   1267s] (I)      #Clock Blockages    : 0
[05/06 13:58:17   1267s] (I)      #Other Blockages    : 0
[05/06 13:58:17   1267s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 13:58:17   1267s] (I)      Custom ignore net properties:
[05/06 13:58:17   1267s] (I)      1 : NotLegal
[05/06 13:58:17   1267s] (I)      Default ignore net properties:
[05/06 13:58:17   1267s] (I)      1 : Special
[05/06 13:58:17   1267s] (I)      2 : Analog
[05/06 13:58:17   1267s] (I)      3 : Fixed
[05/06 13:58:17   1267s] (I)      4 : Skipped
[05/06 13:58:17   1267s] (I)      5 : MixedSignal
[05/06 13:58:17   1267s] (I)      Prerouted net properties:
[05/06 13:58:17   1267s] (I)      1 : NotLegal
[05/06 13:58:17   1267s] (I)      2 : Special
[05/06 13:58:17   1267s] (I)      3 : Analog
[05/06 13:58:17   1267s] (I)      4 : Fixed
[05/06 13:58:17   1267s] (I)      5 : Skipped
[05/06 13:58:17   1267s] (I)      6 : MixedSignal
[05/06 13:58:17   1267s] (I)      Early global route reroute all routable nets
[05/06 13:58:17   1267s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 13:58:17   1267s] (I)      Read 4499 nets ( ignored 0 )
[05/06 13:58:17   1267s] (I)        Front-side 4499 ( ignored 0 )
[05/06 13:58:17   1267s] (I)        Back-side  0 ( ignored 0 )
[05/06 13:58:17   1267s] (I)        Both-side  0 ( ignored 0 )
[05/06 13:58:17   1267s] (I)      early_global_route_priority property id does not exist.
[05/06 13:58:17   1267s] (I)      Read Num Blocks=9726  Num Prerouted Wires=0  Num CS=0
[05/06 13:58:17   1267s] (I)      Layer 1 (V) : #blockages 7734 : #preroutes 0
[05/06 13:58:17   1267s] (I)      Layer 2 (H) : #blockages 628 : #preroutes 0
[05/06 13:58:17   1267s] (I)      Layer 3 (V) : #blockages 476 : #preroutes 0
[05/06 13:58:17   1267s] (I)      Layer 4 (H) : #blockages 548 : #preroutes 0
[05/06 13:58:17   1267s] (I)      Layer 5 (V) : #blockages 340 : #preroutes 0
[05/06 13:58:17   1267s] (I)      Number of ignored nets                =      0
[05/06 13:58:17   1267s] (I)      Number of connected nets              =      0
[05/06 13:58:17   1267s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 13:58:17   1267s] (I)      Number of clock nets                  =     19.  Ignored: No
[05/06 13:58:17   1267s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 13:58:17   1267s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 13:58:17   1267s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 13:58:17   1267s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 13:58:17   1267s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 13:58:17   1267s] (I)      There are 19 clock nets ( 0 with NDR ).
[05/06 13:58:17   1267s] (I)      Ndr track 0 does not exist
[05/06 13:58:17   1267s] (I)      ---------------------Grid Graph Info--------------------
[05/06 13:58:17   1267s] (I)      Routing area        : (0, 0) - (601120, 595000)
[05/06 13:58:17   1267s] (I)      Core area           : (16660, 16660) - (584460, 578340)
[05/06 13:58:17   1267s] (I)      Site width          :   340  (dbu)
[05/06 13:58:17   1267s] (I)      Row height          :  4760  (dbu)
[05/06 13:58:17   1267s] (I)      GCell row height    :  4760  (dbu)
[05/06 13:58:17   1267s] (I)      GCell width         : 38080  (dbu)
[05/06 13:58:17   1267s] (I)      GCell height        : 38080  (dbu)
[05/06 13:58:17   1267s] (I)      Grid                :    16    16     6
[05/06 13:58:17   1267s] (I)      Layer numbers       :     1     2     3     4     5     6
[05/06 13:58:17   1267s] (I)      Vertical capacity   :     0 38080     0 38080     0 38080
[05/06 13:58:17   1267s] (I)      Horizontal capacity :     0     0 38080     0 38080     0
[05/06 13:58:17   1267s] (I)      Default wire width  :    90   100   100   100   200   200
[05/06 13:58:17   1267s] (I)      Default wire space  :    90   100   100   100   200   200
[05/06 13:58:17   1267s] (I)      Default wire pitch  :   180   200   200   200   400   400
[05/06 13:58:17   1267s] (I)      Default pitch size  :   180   340   340   340   510   510
[05/06 13:58:17   1267s] (I)      First track coord   :   170   170   170   170   510   510
[05/06 13:58:17   1267s] (I)      Num tracks per GCell: 211.56 112.00 112.00 112.00 74.67 74.67
[05/06 13:58:17   1267s] (I)      Total num of tracks :  1750  1768  1750  1768  1166  1178
[05/06 13:58:17   1267s] (I)      Num of masks        :     1     1     1     1     1     1
[05/06 13:58:17   1267s] (I)      Num of trim masks   :     0     0     0     0     0     0
[05/06 13:58:17   1267s] (I)      --------------------------------------------------------
[05/06 13:58:17   1267s] 
[05/06 13:58:17   1267s] (I)      ============ Routing rule table ============
[05/06 13:58:17   1267s] (I)      Rule id: 0  Nets: 4499
[05/06 13:58:17   1267s] (I)      ========================================
[05/06 13:58:17   1267s] (I)      
[05/06 13:58:17   1267s] (I)      ======== NDR :  =========
[05/06 13:58:17   1267s] (I)      +--------------+--------+
[05/06 13:58:17   1267s] (I)      |           ID |      0 |
[05/06 13:58:17   1267s] (I)      |         Name |        |
[05/06 13:58:17   1267s] (I)      |      Default |    yes |
[05/06 13:58:17   1267s] (I)      |  Clk Special |     no |
[05/06 13:58:17   1267s] (I)      | Hard spacing |     no |
[05/06 13:58:17   1267s] (I)      |    NDR track | (none) |
[05/06 13:58:17   1267s] (I)      |      NDR via | (none) |
[05/06 13:58:17   1267s] (I)      |  Extra space |      0 |
[05/06 13:58:17   1267s] (I)      |      Shields |      0 |
[05/06 13:58:17   1267s] (I)      |   Demand (H) |      1 |
[05/06 13:58:17   1267s] (I)      |   Demand (V) |      1 |
[05/06 13:58:17   1267s] (I)      |        #Nets |   4499 |
[05/06 13:58:17   1267s] (I)      +--------------+--------+
[05/06 13:58:17   1267s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:17   1267s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/06 13:58:17   1267s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:17   1267s] (I)      |    M2    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:17   1267s] (I)      |    M3    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:17   1267s] (I)      |    M4    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:17   1267s] (I)      |    BA    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:17   1267s] (I)      |    BB    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:17   1267s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:17   1267s] (I)      =============== Blocked Tracks ===============
[05/06 13:58:17   1267s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:17   1267s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 13:58:17   1267s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:17   1267s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 13:58:17   1267s] (I)      |     2 |   28288 |    13448 |        47.54% |
[05/06 13:58:17   1267s] (I)      |     3 |   28000 |     1570 |         5.61% |
[05/06 13:58:17   1267s] (I)      |     4 |   28288 |     1024 |         3.62% |
[05/06 13:58:17   1267s] (I)      |     5 |   18656 |     1830 |         9.81% |
[05/06 13:58:17   1267s] (I)      |     6 |   18848 |     8080 |        42.87% |
[05/06 13:58:17   1267s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:17   1267s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 2.75 MB )
[05/06 13:58:17   1267s] (I)      Reset routing kernel
[05/06 13:58:17   1267s] (I)      numLocalWires=11688  numGlobalNetBranches=2396  numLocalNetBranches=3463
[05/06 13:58:17   1267s] (I)      totalPins=13130  totalGlobalPin=4599 (35.03%)
[05/06 13:58:17   1267s] (I)      total 2D Cap : 100539 = (44992 H, 55547 V)
[05/06 13:58:17   1267s] (I)      total 2D Demand : 426 = (0 H, 426 V)
[05/06 13:58:17   1267s] (I)      
[05/06 13:58:17   1267s] (I)      ============  Phase 1a Route ============
[05/06 13:58:17   1267s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 13:58:17   1267s] (I)      Usage: 4389 = (2259 H, 2130 V) = (5.02% H, 3.83% V) = (8.602e+04um H, 8.111e+04um V)
[05/06 13:58:17   1267s] (I)      
[05/06 13:58:17   1267s] (I)      ============  Phase 1b Route ============
[05/06 13:58:17   1267s] (I)      Usage: 4389 = (2259 H, 2130 V) = (5.02% H, 3.83% V) = (8.602e+04um H, 8.111e+04um V)
[05/06 13:58:17   1267s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/06 13:58:17   1267s] 
[05/06 13:58:17   1267s] (I)      Updating congestion map
[05/06 13:58:17   1267s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/06 13:58:17   1267s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.11 sec, Curr Mem: 2.75 MB )
[05/06 13:58:17   1267s] Finished Early Global Route rough congestion estimation: mem = 2842.9M
[05/06 13:58:17   1267s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.072, REAL:0.131, MEM:2842.9M, EPOCH TIME: 1715018297.211589
[05/06 13:58:17   1267s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/06 13:58:17   1267s] OPERPROF: Starting CDPad at level 1, MEM:2842.9M, EPOCH TIME: 1715018297.211822
[05/06 13:58:17   1267s] CDPadU 0.321 -> 0.321. R=0.193, N=3429, GS=38.080
[05/06 13:58:17   1267s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:2842.9M, EPOCH TIME: 1715018297.231321
[05/06 13:58:17   1267s] OPERPROF: Starting NP-MAIN at level 1, MEM:2842.9M, EPOCH TIME: 1715018297.233529
[05/06 13:58:17   1268s] OPERPROF:   Starting NP-Place at level 2, MEM:2842.9M, EPOCH TIME: 1715018297.359057
[05/06 13:58:17   1268s] OPERPROF:   Finished NP-Place at level 2, CPU:0.027, REAL:0.028, MEM:2849.3M, EPOCH TIME: 1715018297.386804
[05/06 13:58:17   1268s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.386, REAL:0.391, MEM:2849.3M, EPOCH TIME: 1715018297.624489
[05/06 13:58:17   1268s] Global placement CDP skipped at cutLevel 7.
[05/06 13:58:17   1268s] Iteration  7: Total net bbox = 1.641e+05 (8.29e+04 8.12e+04)
[05/06 13:58:17   1268s]               Est.  stn bbox = 1.879e+05 (9.52e+04 9.27e+04)
[05/06 13:58:17   1268s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2849.3M
[05/06 13:58:18   1269s] 
[05/06 13:58:18   1269s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/06 13:58:18   1269s] TLC MultiMap info (StdDelay):
[05/06 13:58:18   1269s]   : 10lpe_dc + 10lpe_ls + 1 + no RcCorner := 16.4ps
[05/06 13:58:18   1269s]   : 10lpe_dc + 10lpe_ls + 1 + default_rc_corner := 18.1ps
[05/06 13:58:18   1269s]  Setting StdDelay to: 18.1ps
[05/06 13:58:18   1269s] 
[05/06 13:58:18   1269s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/06 13:58:18   1269s] nrCritNet: 0.00% ( 0 / 4522 ) cutoffSlk: 214748364.7ps stdDelay: 18.1ps
[05/06 13:58:19   1270s] nrCritNet: 0.00% ( 0 / 4522 ) cutoffSlk: 214748364.7ps stdDelay: 18.1ps
[05/06 13:58:19   1270s] Iteration  8: Total net bbox = 1.641e+05 (8.29e+04 8.12e+04)
[05/06 13:58:19   1270s]               Est.  stn bbox = 1.879e+05 (9.52e+04 9.27e+04)
[05/06 13:58:19   1270s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 2849.3M
[05/06 13:58:19   1270s] OPERPROF: Starting NP-MAIN at level 1, MEM:2849.3M, EPOCH TIME: 1715018299.679108
[05/06 13:58:19   1270s] OPERPROF:   Starting NP-Place at level 2, MEM:2849.3M, EPOCH TIME: 1715018299.810867
[05/06 13:58:22   1272s] OPERPROF:   Finished NP-Place at level 2, CPU:2.135, REAL:2.236, MEM:2849.3M, EPOCH TIME: 1715018302.046744
[05/06 13:58:22   1272s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.492, REAL:2.598, MEM:2849.3M, EPOCH TIME: 1715018302.277352
[05/06 13:58:22   1272s] Legalizing MH Cells... 0 / 0 (level 5)
[05/06 13:58:22   1272s] MH packer: No MH instances from GP
[05/06 13:58:22   1272s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2849.3M, DRC: 0)
[05/06 13:58:22   1272s] 0 (out of 0) MH cells were successfully legalized.
[05/06 13:58:22   1272s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2849.3M, EPOCH TIME: 1715018302.280063
[05/06 13:58:22   1272s] Starting Early Global Route rough congestion estimation: mem = 2849.3M
[05/06 13:58:22   1272s] (I)      Initializing eGR engine (rough)
[05/06 13:58:22   1272s] Set min layer with default ( 2 )
[05/06 13:58:22   1272s] Set max layer with default ( 127 )
[05/06 13:58:22   1272s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:22   1272s] Min route layer (adjusted) = 2
[05/06 13:58:22   1272s] Max route layer (adjusted) = 6
[05/06 13:58:22   1272s] (I)      Initializing eGR engine (rough)
[05/06 13:58:22   1272s] Set min layer with default ( 2 )
[05/06 13:58:22   1272s] Set max layer with default ( 127 )
[05/06 13:58:22   1272s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:22   1272s] Min route layer (adjusted) = 2
[05/06 13:58:22   1272s] Max route layer (adjusted) = 6
[05/06 13:58:22   1272s] (I)      Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[05/06 13:58:22   1272s] (I)      Running eGR Rough flow
[05/06 13:58:22   1272s] (I)      # wire layers (front) : 7
[05/06 13:58:22   1272s] (I)      # wire layers (back)  : 0
[05/06 13:58:22   1272s] (I)      min wire layer : 1
[05/06 13:58:22   1272s] (I)      max wire layer : 6
[05/06 13:58:22   1272s] (I)      # cut layers (front) : 6
[05/06 13:58:22   1272s] (I)      # cut layers (back)  : 0
[05/06 13:58:22   1272s] (I)      min cut layer : 1
[05/06 13:58:22   1272s] (I)      max cut layer : 5
[05/06 13:58:22   1272s] (I)      ================================= Layers =================================
[05/06 13:58:22   1272s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:22   1272s] (I)      |  Z | ID |    Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/06 13:58:22   1272s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:22   1272s] (I)      |  0 |  0 |         |           |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      | 33 |  0 |      CA |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  1 |  1 |      M1 |      wire |      1 |       |    90 |    90 |   340 |
[05/06 13:58:22   1272s] (I)      | 34 |  1 |      V1 |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  2 |  2 |      M2 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:22   1272s] (I)      | 35 |  2 |      V2 |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  3 |  3 |      M3 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:22   1272s] (I)      | 36 |  3 |      V3 |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  4 |  4 |      M4 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:22   1272s] (I)      | 37 |  4 |      WT |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  5 |  5 |      BA |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:22   1272s] (I)      | 38 |  5 |      WA |       cut |      1 |       |       |       |       |
[05/06 13:58:22   1272s] (I)      |  6 |  6 |      BB |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:22   1272s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:22   1272s] (I)      | 64 |    | OVERLAP |   overlap |        |       |       |       |       |
[05/06 13:58:22   1272s] (I)      | 65 |    |      RX | diffusion |        |    MS |       |       |       |
[05/06 13:58:22   1272s] (I)      | 66 |    |      JX |   implant |        |       |       |       |       |
[05/06 13:58:22   1272s] (I)      | 67 |    |      JZ |   implant |        |       |       |       |       |
[05/06 13:58:22   1272s] (I)      | 68 |    |      NW |     other |        |    MS |       |       |       |
[05/06 13:58:22   1272s] (I)      | 69 |    |      VV |     other |        |       |       |       |       |
[05/06 13:58:22   1272s] (I)      | 70 |    |      LB |     other |        |       |       |       |       |
[05/06 13:58:22   1272s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:22   1272s] (I)      Started Import and model ( Curr Mem: 2.75 MB )
[05/06 13:58:22   1272s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:22   1272s] (I)      == Non-default Options ==
[05/06 13:58:22   1272s] (I)      Print mode                                         : 2
[05/06 13:58:22   1272s] (I)      Stop if highly congested                           : false
[05/06 13:58:22   1272s] (I)      Local connection modeling                          : true
[05/06 13:58:22   1272s] (I)      Maximum routing layer                              : 6
[05/06 13:58:22   1272s] (I)      Top routing layer                                  : 6
[05/06 13:58:22   1272s] (I)      Assign partition pins                              : false
[05/06 13:58:22   1272s] (I)      Support large GCell                                : true
[05/06 13:58:22   1272s] (I)      Number of threads                                  : 1
[05/06 13:58:22   1272s] (I)      Number of rows per GCell                           : 4
[05/06 13:58:22   1272s] (I)      Max num rows per GCell                             : 32
[05/06 13:58:22   1272s] (I)      Route tie net to shape                             : auto
[05/06 13:58:22   1272s] (I)      Method to set GCell size                           : row
[05/06 13:58:22   1272s] (I)      Tie hi/lo max distance                             : 47.600000
[05/06 13:58:22   1272s] (I)      Counted 1653 PG shapes. eGR will not process PG shapes layer by layer.
[05/06 13:58:22   1272s] (I)      ============== Pin Summary ==============
[05/06 13:58:22   1272s] (I)      +-------+--------+---------+------------+
[05/06 13:58:22   1272s] (I)      | Layer | # pins | % total |      Group |
[05/06 13:58:22   1272s] (I)      +-------+--------+---------+------------+
[05/06 13:58:22   1272s] (I)      |     1 |  12790 |   98.26 |        Pin |
[05/06 13:58:22   1272s] (I)      |     2 |    226 |    1.74 | Pin access |
[05/06 13:58:22   1272s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/06 13:58:22   1272s] (I)      |     4 |      0 |    0.00 |      Other |
[05/06 13:58:22   1272s] (I)      |     5 |      0 |    0.00 |      Other |
[05/06 13:58:22   1272s] (I)      |     6 |      0 |    0.00 |      Other |
[05/06 13:58:22   1272s] (I)      +-------+--------+---------+------------+
[05/06 13:58:22   1272s] (I)      Use row-based GCell size
[05/06 13:58:22   1272s] (I)      Use row-based GCell align
[05/06 13:58:22   1272s] (I)      layer 0 area = 42000
[05/06 13:58:22   1272s] (I)      layer 1 area = 52000
[05/06 13:58:22   1272s] (I)      layer 2 area = 52000
[05/06 13:58:22   1272s] (I)      layer 3 area = 52000
[05/06 13:58:22   1272s] (I)      layer 4 area = 144000
[05/06 13:58:22   1272s] (I)      layer 5 area = 144000
[05/06 13:58:22   1272s] (I)      GCell unit size   : 4760
[05/06 13:58:22   1272s] (I)      GCell multiplier  : 4
[05/06 13:58:22   1272s] (I)      GCell row height  : 4760
[05/06 13:58:22   1272s] (I)      Actual row height : 4760
[05/06 13:58:22   1272s] (I)      GCell align ref   : 16660 16660
[05/06 13:58:22   1272s] (I)      Track table information for default rule: 
[05/06 13:58:22   1272s] (I)      M1 has single uniform track structure
[05/06 13:58:22   1272s] (I)      M2 has single uniform track structure
[05/06 13:58:22   1272s] (I)      M3 has single uniform track structure
[05/06 13:58:22   1272s] (I)      M4 has single uniform track structure
[05/06 13:58:22   1272s] (I)      BA has single uniform track structure
[05/06 13:58:22   1272s] (I)      BB has single uniform track structure
[05/06 13:58:22   1272s] (I)      =========================== Default via ===========================
[05/06 13:58:22   1272s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:22   1272s] (I)      | Z | Code  Single-Cut          | Code  Multi-Cut                 |
[05/06 13:58:22   1272s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:22   1272s] (I)      | 1 |    2  TECH_RULE_VM1_M2_HH |    3  TECH_RULE_VM1_M2_2x1_HV_E |
[05/06 13:58:22   1272s] (I)      | 2 |    9  TECH_RULE_VM2_M3_HV |   13  TECH_RULE_VM2_M3_2x1_VH_E |
[05/06 13:58:22   1272s] (I)      | 3 |   21  TECH_RULE_VM3_M4_VH |   26  TECH_RULE_VM3_M4_2x1_HV_E |
[05/06 13:58:22   1272s] (I)      | 4 |   31  VM4_BA_VH           |   34  VM4_BA_2x1_VH_E           |
[05/06 13:58:22   1272s] (I)      | 5 |   38  VBA_BB_HV           |   42  VBA_BB_2x1_HV_E           |
[05/06 13:58:22   1272s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:22   1272s] (I)      Read 2316 PG shapes
[05/06 13:58:22   1272s] (I)      Read 0 clock shapes
[05/06 13:58:22   1272s] (I)      Read 0 other shapes
[05/06 13:58:22   1272s] (I)      #Routing Blockages  : 0
[05/06 13:58:22   1272s] (I)      #Instance Blockages : 7410
[05/06 13:58:22   1272s] (I)      #PG Blockages       : 2316
[05/06 13:58:22   1272s] (I)      #Halo Blockages     : 0
[05/06 13:58:22   1272s] (I)      #Boundary Blockages : 0
[05/06 13:58:22   1272s] (I)      #Clock Blockages    : 0
[05/06 13:58:22   1272s] (I)      #Other Blockages    : 0
[05/06 13:58:22   1272s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 13:58:22   1272s] (I)      Custom ignore net properties:
[05/06 13:58:22   1272s] (I)      1 : NotLegal
[05/06 13:58:22   1272s] (I)      Default ignore net properties:
[05/06 13:58:22   1272s] (I)      1 : Special
[05/06 13:58:22   1272s] (I)      2 : Analog
[05/06 13:58:22   1272s] (I)      3 : Fixed
[05/06 13:58:22   1272s] (I)      4 : Skipped
[05/06 13:58:22   1272s] (I)      5 : MixedSignal
[05/06 13:58:22   1272s] (I)      Prerouted net properties:
[05/06 13:58:22   1272s] (I)      1 : NotLegal
[05/06 13:58:22   1272s] (I)      2 : Special
[05/06 13:58:22   1272s] (I)      3 : Analog
[05/06 13:58:22   1272s] (I)      4 : Fixed
[05/06 13:58:22   1272s] (I)      5 : Skipped
[05/06 13:58:22   1272s] (I)      6 : MixedSignal
[05/06 13:58:22   1272s] (I)      Early global route reroute all routable nets
[05/06 13:58:22   1272s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 13:58:22   1272s] (I)      Read 4522 nets ( ignored 0 )
[05/06 13:58:22   1272s] (I)        Front-side 4522 ( ignored 0 )
[05/06 13:58:22   1272s] (I)        Back-side  0 ( ignored 0 )
[05/06 13:58:22   1272s] (I)        Both-side  0 ( ignored 0 )
[05/06 13:58:22   1272s] (I)      early_global_route_priority property id does not exist.
[05/06 13:58:22   1272s] (I)      Read Num Blocks=9726  Num Prerouted Wires=0  Num CS=0
[05/06 13:58:22   1272s] (I)      Layer 1 (V) : #blockages 7734 : #preroutes 0
[05/06 13:58:22   1272s] (I)      Layer 2 (H) : #blockages 628 : #preroutes 0
[05/06 13:58:22   1272s] (I)      Layer 3 (V) : #blockages 476 : #preroutes 0
[05/06 13:58:22   1272s] (I)      Layer 4 (H) : #blockages 548 : #preroutes 0
[05/06 13:58:22   1272s] (I)      Layer 5 (V) : #blockages 340 : #preroutes 0
[05/06 13:58:22   1272s] (I)      Number of ignored nets                =      0
[05/06 13:58:22   1272s] (I)      Number of connected nets              =      0
[05/06 13:58:22   1272s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 13:58:22   1272s] (I)      Number of clock nets                  =     19.  Ignored: No
[05/06 13:58:22   1272s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 13:58:22   1272s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 13:58:22   1272s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 13:58:22   1272s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 13:58:22   1272s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 13:58:22   1272s] (I)      There are 19 clock nets ( 0 with NDR ).
[05/06 13:58:22   1272s] (I)      Ndr track 0 does not exist
[05/06 13:58:22   1272s] (I)      ---------------------Grid Graph Info--------------------
[05/06 13:58:22   1272s] (I)      Routing area        : (0, 0) - (601120, 595000)
[05/06 13:58:22   1272s] (I)      Core area           : (16660, 16660) - (584460, 578340)
[05/06 13:58:22   1272s] (I)      Site width          :   340  (dbu)
[05/06 13:58:22   1272s] (I)      Row height          :  4760  (dbu)
[05/06 13:58:22   1272s] (I)      GCell row height    :  4760  (dbu)
[05/06 13:58:22   1272s] (I)      GCell width         : 19040  (dbu)
[05/06 13:58:22   1272s] (I)      GCell height        : 19040  (dbu)
[05/06 13:58:22   1272s] (I)      Grid                :    32    32     6
[05/06 13:58:22   1272s] (I)      Layer numbers       :     1     2     3     4     5     6
[05/06 13:58:22   1272s] (I)      Vertical capacity   :     0 19040     0 19040     0 19040
[05/06 13:58:22   1272s] (I)      Horizontal capacity :     0     0 19040     0 19040     0
[05/06 13:58:22   1272s] (I)      Default wire width  :    90   100   100   100   200   200
[05/06 13:58:22   1272s] (I)      Default wire space  :    90   100   100   100   200   200
[05/06 13:58:22   1272s] (I)      Default wire pitch  :   180   200   200   200   400   400
[05/06 13:58:22   1272s] (I)      Default pitch size  :   180   340   340   340   510   510
[05/06 13:58:22   1272s] (I)      First track coord   :   170   170   170   170   510   510
[05/06 13:58:22   1272s] (I)      Num tracks per GCell: 105.78 56.00 56.00 56.00 37.33 37.33
[05/06 13:58:22   1272s] (I)      Total num of tracks :  1750  1768  1750  1768  1166  1178
[05/06 13:58:22   1272s] (I)      Num of masks        :     1     1     1     1     1     1
[05/06 13:58:22   1272s] (I)      Num of trim masks   :     0     0     0     0     0     0
[05/06 13:58:22   1272s] (I)      --------------------------------------------------------
[05/06 13:58:22   1272s] 
[05/06 13:58:22   1272s] (I)      ============ Routing rule table ============
[05/06 13:58:22   1272s] (I)      Rule id: 0  Nets: 4522
[05/06 13:58:22   1272s] (I)      ========================================
[05/06 13:58:22   1272s] (I)      
[05/06 13:58:22   1272s] (I)      ======== NDR :  =========
[05/06 13:58:22   1272s] (I)      +--------------+--------+
[05/06 13:58:22   1272s] (I)      |           ID |      0 |
[05/06 13:58:22   1272s] (I)      |         Name |        |
[05/06 13:58:22   1272s] (I)      |      Default |    yes |
[05/06 13:58:22   1272s] (I)      |  Clk Special |     no |
[05/06 13:58:22   1272s] (I)      | Hard spacing |     no |
[05/06 13:58:22   1272s] (I)      |    NDR track | (none) |
[05/06 13:58:22   1272s] (I)      |      NDR via | (none) |
[05/06 13:58:22   1272s] (I)      |  Extra space |      0 |
[05/06 13:58:22   1272s] (I)      |      Shields |      0 |
[05/06 13:58:22   1272s] (I)      |   Demand (H) |      1 |
[05/06 13:58:22   1272s] (I)      |   Demand (V) |      1 |
[05/06 13:58:22   1272s] (I)      |        #Nets |   4522 |
[05/06 13:58:22   1272s] (I)      +--------------+--------+
[05/06 13:58:22   1272s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:22   1272s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/06 13:58:22   1272s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:22   1272s] (I)      |    M2    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:22   1272s] (I)      |    M3    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:22   1272s] (I)      |    M4    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:22   1272s] (I)      |    BA    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:22   1272s] (I)      |    BB    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:22   1272s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:22   1272s] (I)      =============== Blocked Tracks ===============
[05/06 13:58:22   1272s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:22   1272s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 13:58:22   1272s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:22   1272s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 13:58:22   1272s] (I)      |     2 |   56576 |    25458 |        45.00% |
[05/06 13:58:22   1272s] (I)      |     3 |   56000 |     1636 |         2.92% |
[05/06 13:58:22   1272s] (I)      |     4 |   56576 |     1984 |         3.51% |
[05/06 13:58:22   1272s] (I)      |     5 |   37312 |     2763 |         7.41% |
[05/06 13:58:22   1272s] (I)      |     6 |   37696 |    15922 |        42.24% |
[05/06 13:58:22   1272s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:22   1272s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2.75 MB )
[05/06 13:58:22   1272s] (I)      Reset routing kernel
[05/06 13:58:22   1272s] (I)      numLocalWires=7365  numGlobalNetBranches=1984  numLocalNetBranches=1744
[05/06 13:58:22   1272s] (I)      totalPins=13198  totalGlobalPin=7991 (60.55%)
[05/06 13:58:22   1272s] (I)      total 2D Cap : 201115 = (90016 H, 111099 V)
[05/06 13:58:22   1272s] (I)      total 2D Demand : 700 = (0 H, 700 V)
[05/06 13:58:22   1272s] (I)      
[05/06 13:58:22   1272s] (I)      ============  Phase 1a Route ============
[05/06 13:58:22   1272s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/06 13:58:22   1272s] (I)      Usage: 11780 = (6626 H, 5154 V) = (7.36% H, 4.64% V) = (1.262e+05um H, 9.813e+04um V)
[05/06 13:58:22   1272s] (I)      
[05/06 13:58:22   1272s] (I)      ============  Phase 1b Route ============
[05/06 13:58:22   1272s] (I)      Usage: 11780 = (6626 H, 5154 V) = (7.36% H, 4.64% V) = (1.262e+05um H, 9.813e+04um V)
[05/06 13:58:22   1272s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/06 13:58:22   1272s] 
[05/06 13:58:22   1272s] (I)      Updating congestion map
[05/06 13:58:22   1272s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[05/06 13:58:22   1272s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.75 MB )
[05/06 13:58:22   1272s] Finished Early Global Route rough congestion estimation: mem = 2841.5M
[05/06 13:58:22   1272s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.063, REAL:0.063, MEM:2841.5M, EPOCH TIME: 1715018302.343368
[05/06 13:58:22   1272s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/06 13:58:22   1272s] OPERPROF: Starting CDPad at level 1, MEM:2841.5M, EPOCH TIME: 1715018302.343570
[05/06 13:58:22   1272s] CDPadU 0.321 -> 0.321. R=0.193, N=3429, GS=19.040
[05/06 13:58:22   1272s] OPERPROF: Finished CDPad at level 1, CPU:0.027, REAL:0.028, MEM:2841.5M, EPOCH TIME: 1715018302.371148
[05/06 13:58:22   1272s] OPERPROF: Starting NP-MAIN at level 1, MEM:2841.5M, EPOCH TIME: 1715018302.371872
[05/06 13:58:22   1273s] OPERPROF:   Starting NP-Place at level 2, MEM:2841.5M, EPOCH TIME: 1715018302.492584
[05/06 13:58:22   1273s] AB param 13.0% (444/3427).
[05/06 13:58:22   1273s] OPERPROF:   Finished NP-Place at level 2, CPU:0.025, REAL:0.025, MEM:2845.8M, EPOCH TIME: 1715018302.517693
[05/06 13:58:22   1273s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.371, REAL:0.373, MEM:2845.8M, EPOCH TIME: 1715018302.745097
[05/06 13:58:22   1273s] Global placement CDP is working on the selected area.
[05/06 13:58:22   1273s] OPERPROF: Starting NP-MAIN at level 1, MEM:2845.8M, EPOCH TIME: 1715018302.746096
[05/06 13:58:22   1273s] OPERPROF:   Starting NP-Place at level 2, MEM:2845.8M, EPOCH TIME: 1715018302.857602
[05/06 13:58:23   1273s] OPERPROF:   Finished NP-Place at level 2, CPU:0.218, REAL:0.250, MEM:2845.8M, EPOCH TIME: 1715018303.107770
[05/06 13:58:23   1273s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.560, REAL:0.595, MEM:2845.8M, EPOCH TIME: 1715018303.341491
[05/06 13:58:23   1273s] Iteration  9: Total net bbox = 1.985e+05 (1.11e+05 8.79e+04)
[05/06 13:58:23   1273s]               Est.  stn bbox = 2.289e+05 (1.29e+05 1.00e+05)
[05/06 13:58:23   1273s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 2845.8M
[05/06 13:58:24   1275s] nrCritNet: 4.87% ( 220 / 4522 ) cutoffSlk: 10.7ps stdDelay: 18.1ps
[05/06 13:58:25   1276s] nrCritNet: 0.00% ( 0 / 4522 ) cutoffSlk: 214748364.7ps stdDelay: 18.1ps
[05/06 13:58:25   1276s] Iteration 10: Total net bbox = 2.085e+05 (1.18e+05 9.02e+04)
[05/06 13:58:25   1276s]               Est.  stn bbox = 2.393e+05 (1.37e+05 1.02e+05)
[05/06 13:58:25   1276s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 2847.0M
[05/06 13:58:25   1276s] Legalizing MH Cells... 0 / 0 (level 8)
[05/06 13:58:25   1276s] MH packer: No MH instances from GP
[05/06 13:58:25   1276s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2847.0M, DRC: 0)
[05/06 13:58:25   1276s] 0 (out of 0) MH cells were successfully legalized.
[05/06 13:58:25   1276s] OPERPROF: Starting NP-MAIN at level 1, MEM:2847.0M, EPOCH TIME: 1715018305.646515
[05/06 13:58:25   1276s] OPERPROF:   Starting NP-Place at level 2, MEM:2847.0M, EPOCH TIME: 1715018305.768533
[05/06 13:58:31   1282s] GP RA stats: MHOnly 0 nrInst 3429 nrDH 0 nrMH 1 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 1) nrHgtCnt 0, nrHgtY0Cnt 0
[05/06 13:58:32   1283s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:2863.0M, EPOCH TIME: 1715018312.771873
[05/06 13:58:32   1283s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:2863.0M, EPOCH TIME: 1715018312.772101
[05/06 13:58:32   1283s] OPERPROF:   Finished NP-Place at level 2, CPU:6.715, REAL:7.004, MEM:2863.0M, EPOCH TIME: 1715018312.772866
[05/06 13:58:33   1283s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.084, REAL:7.384, MEM:2847.0M, EPOCH TIME: 1715018313.030322
[05/06 13:58:33   1283s] Iteration 11: Total net bbox = 1.655e+05 (7.64e+04 8.91e+04)
[05/06 13:58:33   1283s]               Est.  stn bbox = 1.898e+05 (8.88e+04 1.01e+05)
[05/06 13:58:33   1283s]               cpu = 0:00:07.1 real = 0:00:08.0 mem = 2847.0M
[05/06 13:58:33   1283s] Iteration 12: Total net bbox = 1.655e+05 (7.64e+04 8.91e+04)
[05/06 13:58:33   1283s]               Est.  stn bbox = 1.898e+05 (8.88e+04 1.01e+05)
[05/06 13:58:33   1283s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2847.0M
[05/06 13:58:33   1283s] [adp] clock
[05/06 13:58:33   1283s] [adp] weight, nr nets, wire length
[05/06 13:58:33   1283s] [adp]      0       19  3653.675000
[05/06 13:58:33   1283s] [adp] data
[05/06 13:58:33   1283s] [adp] weight, nr nets, wire length
[05/06 13:58:33   1283s] [adp]      0     4503  162089.346000
[05/06 13:58:33   1283s] [adp] 0.000000|0.000000|0.000000
[05/06 13:58:33   1283s] Iteration 13: Total net bbox = 1.655e+05 (7.64e+04 8.91e+04)
[05/06 13:58:33   1283s]               Est.  stn bbox = 1.898e+05 (8.88e+04 1.01e+05)
[05/06 13:58:33   1283s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2847.0M
[05/06 13:58:33   1283s] *** cost = 1.655e+05 (7.64e+04 8.91e+04) (cpu for global=0:00:20.0) real=0:00:22.0***
[05/06 13:58:33   1283s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2847.0M, EPOCH TIME: 1715018313.071790
[05/06 13:58:33   1283s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2847.0M, EPOCH TIME: 1715018313.071916
[05/06 13:58:33   1283s] Saved padding area to DB
[05/06 13:58:33   1283s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:33   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] # Resetting pin-track-align track data.
[05/06 13:58:33   1283s] Solver runtime cpu: 0:00:12.5 real: 0:00:13.2
[05/06 13:58:33   1283s] Core Placement runtime cpu: 0:00:15.1 real: 0:00:18.0
[05/06 13:58:33   1283s] Begin: Reorder Scan Chains
[05/06 13:58:33   1283s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/06 13:58:33   1283s] Type 'man IMPSP-9025' for more detail.
[05/06 13:58:33   1283s] End: Reorder Scan Chains
[05/06 13:58:33   1283s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2847.0M, EPOCH TIME: 1715018313.086472
[05/06 13:58:33   1283s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2847.0M, EPOCH TIME: 1715018313.086595
[05/06 13:58:33   1283s] Processing tracks to init pin-track alignment.
[05/06 13:58:33   1283s] z: 2, totalTracks: 1
[05/06 13:58:33   1283s] z: 4, totalTracks: 1
[05/06 13:58:33   1283s] z: 6, totalTracks: 1
[05/06 13:58:33   1283s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 13:58:33   1283s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:33   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] # Building dvs_ravens llgBox search-tree.
[05/06 13:58:33   1283s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2847.0M, EPOCH TIME: 1715018313.090356
[05/06 13:58:33   1283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:33   1283s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2847.0M, EPOCH TIME: 1715018313.090678
[05/06 13:58:33   1283s] Max number of tech site patterns supported in site array is 256.
[05/06 13:58:33   1283s] Core basic site is CoreSite
[05/06 13:58:33   1283s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 13:58:33   1283s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 13:58:33   1283s] Fast DP-INIT is on for default
[05/06 13:58:33   1283s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 13:58:33   1283s] Atter site array init, number of instance map data is 0.
[05/06 13:58:33   1283s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.011, REAL:0.011, MEM:2847.0M, EPOCH TIME: 1715018313.101818
[05/06 13:58:33   1283s] 
[05/06 13:58:33   1283s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/06 13:58:33   1283s]  Pre_CCE_Colorizing is not ON! (0:0:227:0)
[05/06 13:58:33   1283s] OPERPROF:       Starting CMU at level 4, MEM:2847.0M, EPOCH TIME: 1715018313.103937
[05/06 13:58:33   1283s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.007, MEM:2847.0M, EPOCH TIME: 1715018313.110473
[05/06 13:58:33   1283s] 
[05/06 13:58:33   1283s] Bad Lib Cell Checking (CMU) is done! (0)
[05/06 13:58:33   1283s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.015, REAL:0.021, MEM:2847.0M, EPOCH TIME: 1715018313.111772
[05/06 13:58:33   1283s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2847.0M, EPOCH TIME: 1715018313.111873
[05/06 13:58:33   1283s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2847.0M, EPOCH TIME: 1715018313.111946
[05/06 13:58:33   1283s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2847.0MB).
[05/06 13:58:33   1283s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.022, REAL:0.028, MEM:2847.0M, EPOCH TIME: 1715018313.115043
[05/06 13:58:33   1283s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.022, REAL:0.029, MEM:2847.0M, EPOCH TIME: 1715018313.115123
[05/06 13:58:33   1283s] TDRefine: refinePlace mode is spiral
[05/06 13:58:33   1283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4101024.1
[05/06 13:58:33   1283s] OPERPROF: Starting Refine-Place at level 1, MEM:2847.0M, EPOCH TIME: 1715018313.115688
[05/06 13:58:33   1283s] *** Starting refinePlace (0:21:23 mem=2847.0M) ***
[05/06 13:58:33   1283s] Total net bbox length = 1.656e+05 (7.649e+04 8.909e+04) (ext = 2.211e+03)
[05/06 13:58:33   1283s] 
[05/06 13:58:33   1283s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/06 13:58:33   1283s]  Pre_CCE_Colorizing is not ON! (0:0:227:0)
[05/06 13:58:33   1283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/06 13:58:33   1283s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:33   1283s] Set min layer with default ( 2 )
[05/06 13:58:33   1283s] Set max layer with default ( 127 )
[05/06 13:58:33   1283s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:33   1283s] Min route layer (adjusted) = 2
[05/06 13:58:33   1283s] Max route layer (adjusted) = 6
[05/06 13:58:33   1283s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:33   1283s] Set min layer with default ( 2 )
[05/06 13:58:33   1283s] Set max layer with default ( 127 )
[05/06 13:58:33   1283s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:33   1283s] Min route layer (adjusted) = 2
[05/06 13:58:33   1283s] Max route layer (adjusted) = 6
[05/06 13:58:33   1283s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2847.0M, EPOCH TIME: 1715018313.133881
[05/06 13:58:33   1283s] Starting refinePlace ...
[05/06 13:58:33   1283s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:33   1283s] Set min layer with default ( 2 )
[05/06 13:58:33   1283s] Set max layer with default ( 127 )
[05/06 13:58:33   1283s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:33   1283s] Min route layer (adjusted) = 2
[05/06 13:58:33   1283s] Max route layer (adjusted) = 6
[05/06 13:58:33   1283s] 
[05/06 13:58:33   1283s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/06 13:58:33   1283s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:33   1283s] Set min layer with default ( 2 )
[05/06 13:58:33   1283s] Set max layer with default ( 127 )
[05/06 13:58:33   1283s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:33   1283s] Min route layer (adjusted) = 2
[05/06 13:58:33   1283s] Max route layer (adjusted) = 6
[05/06 13:58:33   1283s] DDP initSite1 nrRow 118 nrJob 118
[05/06 13:58:33   1283s] DDP markSite nrRow 118 nrJob 118
[05/06 13:58:33   1283s] ** Cut row section cpu time 0:00:00.0.
[05/06 13:58:33   1283s]  ** Cut row section real time 0:00:00.0.
[05/06 13:58:33   1283s]    Spread Effort: high, standalone mode, useDDP on.
[05/06 13:58:33   1283s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2847.0MB) @(0:21:23 - 0:21:23).
[05/06 13:58:33   1283s] Move report: preRPlace moves 3429 insts, mean move: 27.38 um, max move: 217.00 um 
[05/06 13:58:33   1283s] 	Max move on inst (DVS_AER_TO_EVENT_INTERFACE_INST/fifo_event_reg[47]): (297.42, 292.74) --> (504.90, 302.26)
[05/06 13:58:33   1283s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: ffr_x1
[05/06 13:58:33   1283s] 	Violation at original loc: Placement Blockage Violation
[05/06 13:58:33   1283s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2847.0M, EPOCH TIME: 1715018313.238113
[05/06 13:58:33   1283s] Tweakage: fix icg 1, fix clk 0.
[05/06 13:58:33   1283s] Tweakage: density cost 0, scale 0.4.
[05/06 13:58:33   1283s] Tweakage: activity cost 0, scale 1.0.
[05/06 13:58:33   1283s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2847.0M, EPOCH TIME: 1715018313.249146
[05/06 13:58:33   1283s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2847.0M, EPOCH TIME: 1715018313.253975
[05/06 13:58:33   1283s] Tweakage swap 1147 pairs.
[05/06 13:58:33   1283s] Tweakage perm 784 insts, flip 0 insts.
[05/06 13:58:33   1283s] Tweakage perm 107 insts, flip 0 insts.
[05/06 13:58:33   1283s] Tweakage swap 401 pairs.
[05/06 13:58:33   1283s] Tweakage perm 233 insts, flip 0 insts.
[05/06 13:58:33   1283s] Tweakage perm 40 insts, flip 0 insts.
[05/06 13:58:33   1283s] Tweakage swap 249 pairs.
[05/06 13:58:33   1284s] Tweakage swap 79 pairs.
[05/06 13:58:33   1284s] Tweakage perm 162 insts, flip 0 insts.
[05/06 13:58:34   1284s] Tweakage perm 20 insts, flip 0 insts.
[05/06 13:58:34   1284s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.759, REAL:0.773, MEM:3865.7M, EPOCH TIME: 1715018314.026728
[05/06 13:58:34   1284s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.762, REAL:0.778, MEM:3865.7M, EPOCH TIME: 1715018314.027479
[05/06 13:58:34   1284s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.782, REAL:0.804, MEM:2929.7M, EPOCH TIME: 1715018314.042482
[05/06 13:58:34   1284s] Move report: Congestion aware Tweak moves 2273 insts, mean move: 10.40 um, max move: 97.58 um 
[05/06 13:58:34   1284s] 	Max move on inst (DVS_EVENT_TO_RAVENS_INST/dvs_event_reg[39]): (243.44, 69.02) --> (341.02, 69.02)
[05/06 13:58:34   1284s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:01.0, mem=2929.7mb) @(0:21:23 - 0:21:24).
[05/06 13:58:34   1284s] 
[05/06 13:58:34   1284s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[05/06 13:58:34   1284s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/06 13:58:34   1284s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/06 13:58:34   1284s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/06 13:58:34   1284s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2897.7MB) @(0:21:24 - 0:21:24).
[05/06 13:58:34   1284s] Move report: Detail placement moves 3429 insts, mean move: 28.61 um, max move: 219.15 um 
[05/06 13:58:34   1284s] 	Max move on inst (DVS_AER_TO_EVENT_INTERFACE_INST/fifo_event_reg[45]): (290.52, 307.03) --> (504.90, 302.26)
[05/06 13:58:34   1284s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2897.7MB
[05/06 13:58:34   1284s] Statistics of distance of Instance movement in refine placement:
[05/06 13:58:34   1284s]   maximum (X+Y) =       219.15 um
[05/06 13:58:34   1284s]   inst (DVS_AER_TO_EVENT_INTERFACE_INST/fifo_event_reg[45]) with max move: (290.524, 307.031) -> (504.9, 302.26)
[05/06 13:58:34   1284s]   mean    (X+Y) =        28.61 um
[05/06 13:58:34   1284s] Summary Report:
[05/06 13:58:34   1284s] Instances move: 3429 (out of 3430 movable)
[05/06 13:58:34   1284s] Instances flipped: 0
[05/06 13:58:34   1284s] Mean displacement: 28.61 um
[05/06 13:58:34   1284s] Max displacement: 219.15 um (Instance: DVS_AER_TO_EVENT_INTERFACE_INST/fifo_event_reg[45]) (290.524, 307.031) -> (504.9, 302.26)
[05/06 13:58:34   1284s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: ffr_x1
[05/06 13:58:34   1284s] 	Violation at original loc: Placement Blockage Violation
[05/06 13:58:34   1284s] Total instances moved : 3429
[05/06 13:58:34   1284s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.967, REAL:1.019, MEM:2897.7M, EPOCH TIME: 1715018314.152601
[05/06 13:58:34   1284s] Total net bbox length = 1.798e+05 (8.859e+04 9.126e+04) (ext = 1.750e+03)
[05/06 13:58:34   1284s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2897.7MB
[05/06 13:58:34   1284s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2897.7MB) @(0:21:23 - 0:21:24).
[05/06 13:58:34   1284s] *** Finished refinePlace (0:21:24 mem=2897.7M) ***
[05/06 13:58:34   1284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4101024.1
[05/06 13:58:34   1284s] OPERPROF: Finished Refine-Place at level 1, CPU:0.984, REAL:1.040, MEM:2897.7M, EPOCH TIME: 1715018314.155428
[05/06 13:58:34   1284s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2897.7M, EPOCH TIME: 1715018314.155526
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3522).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] # Resetting pin-track-align track data.
[05/06 13:58:34   1284s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2895.7M, EPOCH TIME: 1715018314.160332
[05/06 13:58:34   1284s] *** End of Placement (cpu=0:00:22.5, real=0:00:25.0, mem=2895.7M) ***
[05/06 13:58:34   1284s] Processing tracks to init pin-track alignment.
[05/06 13:58:34   1284s] z: 2, totalTracks: 1
[05/06 13:58:34   1284s] z: 4, totalTracks: 1
[05/06 13:58:34   1284s] z: 6, totalTracks: 1
[05/06 13:58:34   1284s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/06 13:58:34   1284s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] # Building dvs_ravens llgBox search-tree.
[05/06 13:58:34   1284s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2895.7M, EPOCH TIME: 1715018314.163412
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2895.7M, EPOCH TIME: 1715018314.163564
[05/06 13:58:34   1284s] Max number of tech site patterns supported in site array is 256.
[05/06 13:58:34   1284s] Core basic site is CoreSite
[05/06 13:58:34   1284s] After signature check, allow fast init is true, keep pre-filter is true.
[05/06 13:58:34   1284s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/06 13:58:34   1284s] Fast DP-INIT is on for default
[05/06 13:58:34   1284s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/06 13:58:34   1284s] Atter site array init, number of instance map data is 0.
[05/06 13:58:34   1284s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.009, MEM:2895.7M, EPOCH TIME: 1715018314.173038
[05/06 13:58:34   1284s] 
[05/06 13:58:34   1284s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/06 13:58:34   1284s]  Pre_CCE_Colorizing is not ON! (0:0:227:0)
[05/06 13:58:34   1284s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.011, MEM:2895.7M, EPOCH TIME: 1715018314.174815
[05/06 13:58:34   1284s] default core: bins with density > 0.750 = 62.50 % ( 90 / 144 )
[05/06 13:58:34   1284s] Density distribution unevenness ratio = 26.516%
[05/06 13:58:34   1284s] Density distribution unevenness ratio (U70) = 26.049%
[05/06 13:58:34   1284s] Density distribution unevenness ratio (U80) = 16.952%
[05/06 13:58:34   1284s] Density distribution unevenness ratio (U90) = 8.240%
[05/06 13:58:34   1284s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2895.7M, EPOCH TIME: 1715018314.179789
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] Cell dvs_ravens LLGs are deleted
[05/06 13:58:34   1284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/06 13:58:34   1284s] # Resetting pin-track-align track data.
[05/06 13:58:34   1284s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.005, MEM:2895.7M, EPOCH TIME: 1715018314.184459
[05/06 13:58:34   1284s] *** Free Virtual Timing Model ...(mem=2895.7M)
[05/06 13:58:34   1284s] Starting IO pin assignment...
[05/06 13:58:34   1284s] The design is not routed. Using placement based method for pin assignment.
[05/06 13:58:34   1284s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[05/06 13:58:34   1284s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[05/06 13:58:34   1284s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[05/06 13:58:34   1284s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[05/06 13:58:34   1284s] Completed IO pin assignment.
[05/06 13:58:34   1284s] Some Macros are marked as preplaced.
[05/06 13:58:34   1284s] **INFO: Enable pre-place timing setting for timing analysis
[05/06 13:58:34   1284s] Set Using Default Delay Limit as 101.
[05/06 13:58:34   1284s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/06 13:58:34   1284s] Set Default Net Delay as 0 ps.
[05/06 13:58:34   1284s] Set Default Net Load as 0 pF. 
[05/06 13:58:34   1284s] **INFO: Analyzing IO path groups for slack adjustment
[05/06 13:58:34   1284s] Effort level <high> specified for reg2reg_tmp.4101024 path_group
[05/06 13:58:34   1285s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/06 13:58:34   1285s] #################################################################################
[05/06 13:58:34   1285s] # Design Stage: PreRoute
[05/06 13:58:34   1285s] # Design Name: dvs_ravens
[05/06 13:58:34   1285s] # Design Mode: 90nm
[05/06 13:58:34   1285s] # Analysis Mode: MMMC Non-OCV 
[05/06 13:58:34   1285s] # Parasitics Mode: No SPEF/RCDB 
[05/06 13:58:34   1285s] # Signoff Settings: SI Off 
[05/06 13:58:34   1285s] #################################################################################
[05/06 13:58:35   1285s] Calculate delays in Single mode...
[05/06 13:58:35   1285s] Topological Sorting (REAL = 0:00:00.0, MEM = 2884.1M, InitMEM = 2884.1M)
[05/06 13:58:35   1285s] Start delay calculation (fullDC) (1 T). (MEM=2884.15)
[05/06 13:58:35   1285s] End AAE Lib Interpolated Model. (MEM=2895.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:36   1286s] Total number of fetched objects 4562
[05/06 13:58:36   1286s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/06 13:58:36   1286s] End delay calculation. (MEM=2972.44 CPU=0:00:01.3 REAL=0:00:01.0)
[05/06 13:58:36   1286s] End delay calculation (fullDC). (MEM=2972.44 CPU=0:00:01.4 REAL=0:00:01.0)
[05/06 13:58:36   1286s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2972.4M) ***
[05/06 13:58:36   1286s] **INFO: Disable pre-place timing setting for timing analysis
[05/06 13:58:36   1286s] Set Using Default Delay Limit as 1000.
[05/06 13:58:36   1286s] Set Default Net Delay as 1000 ps.
[05/06 13:58:36   1286s] Set Default Net Load as 0.5 pF. 
[05/06 13:58:36   1286s] Info: Disable timing driven in postCTS congRepair.
[05/06 13:58:36   1286s] 
[05/06 13:58:36   1286s] Starting congRepair ...
[05/06 13:58:36   1286s] User Input Parameters:
[05/06 13:58:36   1286s] - Congestion Driven    : On
[05/06 13:58:36   1286s] - Timing Driven        : Off
[05/06 13:58:36   1286s] - Area-Violation Based : On
[05/06 13:58:36   1286s] - Start Rollback Level : -5
[05/06 13:58:36   1286s] - Legalized            : On
[05/06 13:58:36   1286s] - Window Based         : Off
[05/06 13:58:36   1286s] - eDen incr mode       : Off
[05/06 13:58:36   1286s] - Small incr mode      : Off
[05/06 13:58:36   1286s] 
[05/06 13:58:36   1286s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2962.9M, EPOCH TIME: 1715018316.674348
[05/06 13:58:36   1286s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2962.9M, EPOCH TIME: 1715018316.674440
[05/06 13:58:36   1286s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2962.9M, EPOCH TIME: 1715018316.674746
[05/06 13:58:36   1286s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.011, MEM:2962.9M, EPOCH TIME: 1715018316.685289
[05/06 13:58:36   1286s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2962.9M, EPOCH TIME: 1715018316.685424
[05/06 13:58:36   1286s] Starting Early Global Route congestion estimation: mem = 2962.9M
[05/06 13:58:36   1286s] (I)      Initializing eGR engine (regular)
[05/06 13:58:36   1286s] Set min layer with default ( 2 )
[05/06 13:58:36   1286s] Set max layer with default ( 127 )
[05/06 13:58:36   1286s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:36   1286s] Min route layer (adjusted) = 2
[05/06 13:58:36   1286s] Max route layer (adjusted) = 6
[05/06 13:58:36   1286s] (I)      Initializing eGR engine (regular)
[05/06 13:58:36   1286s] Set min layer with default ( 2 )
[05/06 13:58:36   1286s] Set max layer with default ( 127 )
[05/06 13:58:36   1286s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:36   1286s] Min route layer (adjusted) = 2
[05/06 13:58:36   1286s] Max route layer (adjusted) = 6
[05/06 13:58:36   1286s] (I)      Started Early Global Route kernel ( Curr Mem: 2.71 MB )
[05/06 13:58:36   1286s] (I)      Running eGR Regular flow
[05/06 13:58:36   1286s] (I)      # wire layers (front) : 7
[05/06 13:58:36   1286s] (I)      # wire layers (back)  : 0
[05/06 13:58:36   1286s] (I)      min wire layer : 1
[05/06 13:58:36   1286s] (I)      max wire layer : 6
[05/06 13:58:36   1286s] (I)      # cut layers (front) : 6
[05/06 13:58:36   1286s] (I)      # cut layers (back)  : 0
[05/06 13:58:36   1286s] (I)      min cut layer : 1
[05/06 13:58:36   1286s] (I)      max cut layer : 5
[05/06 13:58:36   1286s] (I)      ================================= Layers =================================
[05/06 13:58:36   1286s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:36   1286s] (I)      |  Z | ID |    Name |      Type | #Masks | Extra | Width | Space | Pitch |
[05/06 13:58:36   1286s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:36   1286s] (I)      |  0 |  0 |         |           |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      | 33 |  0 |      CA |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  1 |  1 |      M1 |      wire |      1 |       |    90 |    90 |   340 |
[05/06 13:58:36   1286s] (I)      | 34 |  1 |      V1 |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  2 |  2 |      M2 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:36   1286s] (I)      | 35 |  2 |      V2 |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  3 |  3 |      M3 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:36   1286s] (I)      | 36 |  3 |      V3 |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  4 |  4 |      M4 |      wire |      1 |       |   100 |   100 |   340 |
[05/06 13:58:36   1286s] (I)      | 37 |  4 |      WT |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  5 |  5 |      BA |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:36   1286s] (I)      | 38 |  5 |      WA |       cut |      1 |       |       |       |       |
[05/06 13:58:36   1286s] (I)      |  6 |  6 |      BB |      wire |      1 |       |   200 |   200 |   400 |
[05/06 13:58:36   1286s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:36   1286s] (I)      | 64 |    | OVERLAP |   overlap |        |       |       |       |       |
[05/06 13:58:36   1286s] (I)      | 65 |    |      RX | diffusion |        |    MS |       |       |       |
[05/06 13:58:36   1286s] (I)      | 66 |    |      JX |   implant |        |       |       |       |       |
[05/06 13:58:36   1286s] (I)      | 67 |    |      JZ |   implant |        |       |       |       |       |
[05/06 13:58:36   1286s] (I)      | 68 |    |      NW |     other |        |    MS |       |       |       |
[05/06 13:58:36   1286s] (I)      | 69 |    |      VV |     other |        |       |       |       |       |
[05/06 13:58:36   1286s] (I)      | 70 |    |      LB |     other |        |       |       |       |       |
[05/06 13:58:36   1286s] (I)      +----+----+---------+-----------+--------+-------+-------+-------+-------+
[05/06 13:58:36   1286s] (I)      Started Import and model ( Curr Mem: 2.71 MB )
[05/06 13:58:36   1286s] (I)      Default pattern map key = dvs_ravens_default.
[05/06 13:58:36   1286s] (I)      == Non-default Options ==
[05/06 13:58:36   1286s] (I)      Maximum routing layer                              : 6
[05/06 13:58:36   1286s] (I)      Top routing layer                                  : 6
[05/06 13:58:36   1286s] (I)      Number of threads                                  : 1
[05/06 13:58:36   1286s] (I)      Route tie net to shape                             : auto
[05/06 13:58:36   1286s] (I)      Use non-blocking free Dbs wires                    : false
[05/06 13:58:36   1286s] (I)      Method to set GCell size                           : row
[05/06 13:58:36   1286s] (I)      Tie hi/lo max distance                             : 47.600000
[05/06 13:58:36   1286s] (I)      Counted 1653 PG shapes. eGR will not process PG shapes layer by layer.
[05/06 13:58:36   1286s] (I)      ============== Pin Summary ==============
[05/06 13:58:36   1286s] (I)      +-------+--------+---------+------------+
[05/06 13:58:36   1286s] (I)      | Layer | # pins | % total |      Group |
[05/06 13:58:36   1286s] (I)      +-------+--------+---------+------------+
[05/06 13:58:36   1286s] (I)      |     1 |  12793 |   98.26 |        Pin |
[05/06 13:58:36   1286s] (I)      |     2 |    226 |    1.74 | Pin access |
[05/06 13:58:36   1286s] (I)      |     3 |      0 |    0.00 | Pin access |
[05/06 13:58:36   1286s] (I)      |     4 |      0 |    0.00 |      Other |
[05/06 13:58:36   1286s] (I)      |     5 |      0 |    0.00 |      Other |
[05/06 13:58:36   1286s] (I)      |     6 |      0 |    0.00 |      Other |
[05/06 13:58:36   1286s] (I)      +-------+--------+---------+------------+
[05/06 13:58:36   1286s] (I)      Use row-based GCell size
[05/06 13:58:36   1286s] (I)      Use row-based GCell align
[05/06 13:58:36   1286s] (I)      layer 0 area = 42000
[05/06 13:58:36   1286s] (I)      layer 1 area = 52000
[05/06 13:58:36   1286s] (I)      layer 2 area = 52000
[05/06 13:58:36   1286s] (I)      layer 3 area = 52000
[05/06 13:58:36   1286s] (I)      layer 4 area = 144000
[05/06 13:58:36   1286s] (I)      layer 5 area = 144000
[05/06 13:58:36   1286s] (I)      GCell unit size   : 4760
[05/06 13:58:36   1286s] (I)      GCell multiplier  : 1
[05/06 13:58:36   1286s] (I)      GCell row height  : 4760
[05/06 13:58:36   1286s] (I)      Actual row height : 4760
[05/06 13:58:36   1286s] (I)      GCell align ref   : 16660 16660
[05/06 13:58:36   1286s] [NR-eGR] Track table information for default rule: 
[05/06 13:58:36   1286s] [NR-eGR] M1 has single uniform track structure
[05/06 13:58:36   1286s] [NR-eGR] M2 has single uniform track structure
[05/06 13:58:36   1286s] [NR-eGR] M3 has single uniform track structure
[05/06 13:58:36   1286s] [NR-eGR] M4 has single uniform track structure
[05/06 13:58:36   1286s] [NR-eGR] BA has single uniform track structure
[05/06 13:58:36   1286s] [NR-eGR] BB has single uniform track structure
[05/06 13:58:36   1286s] (I)      =========================== Default via ===========================
[05/06 13:58:36   1286s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:36   1286s] (I)      | Z | Code  Single-Cut          | Code  Multi-Cut                 |
[05/06 13:58:36   1286s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:36   1286s] (I)      | 1 |    2  TECH_RULE_VM1_M2_HH |    3  TECH_RULE_VM1_M2_2x1_HV_E |
[05/06 13:58:36   1286s] (I)      | 2 |    9  TECH_RULE_VM2_M3_HV |   13  TECH_RULE_VM2_M3_2x1_VH_E |
[05/06 13:58:36   1286s] (I)      | 3 |   21  TECH_RULE_VM3_M4_VH |   26  TECH_RULE_VM3_M4_2x1_HV_E |
[05/06 13:58:36   1286s] (I)      | 4 |   31  VM4_BA_VH           |   34  VM4_BA_2x1_VH_E           |
[05/06 13:58:36   1286s] (I)      | 5 |   38  VBA_BB_HV           |   42  VBA_BB_2x1_HV_E           |
[05/06 13:58:36   1286s] (I)      +---+---------------------------+---------------------------------+
[05/06 13:58:36   1286s] [NR-eGR] Read 2316 PG shapes
[05/06 13:58:36   1286s] [NR-eGR] Read 0 clock shapes
[05/06 13:58:36   1286s] [NR-eGR] Read 0 other shapes
[05/06 13:58:36   1286s] [NR-eGR] #Routing Blockages  : 0
[05/06 13:58:36   1286s] [NR-eGR] #Instance Blockages : 7410
[05/06 13:58:36   1286s] [NR-eGR] #PG Blockages       : 2316
[05/06 13:58:36   1286s] [NR-eGR] #Halo Blockages     : 0
[05/06 13:58:36   1286s] [NR-eGR] #Boundary Blockages : 0
[05/06 13:58:36   1286s] [NR-eGR] #Clock Blockages    : 0
[05/06 13:58:36   1286s] [NR-eGR] #Other Blockages    : 0
[05/06 13:58:36   1286s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/06 13:58:36   1286s] (I)      Custom ignore net properties:
[05/06 13:58:36   1286s] (I)      1 : NotLegal
[05/06 13:58:36   1286s] (I)      Default ignore net properties:
[05/06 13:58:36   1286s] (I)      1 : Special
[05/06 13:58:36   1286s] (I)      2 : Analog
[05/06 13:58:36   1286s] (I)      3 : Fixed
[05/06 13:58:36   1286s] (I)      4 : Skipped
[05/06 13:58:36   1286s] (I)      5 : MixedSignal
[05/06 13:58:36   1286s] (I)      Prerouted net properties:
[05/06 13:58:36   1286s] (I)      1 : NotLegal
[05/06 13:58:36   1286s] (I)      2 : Special
[05/06 13:58:36   1286s] (I)      3 : Analog
[05/06 13:58:36   1286s] (I)      4 : Fixed
[05/06 13:58:36   1286s] (I)      5 : Skipped
[05/06 13:58:36   1286s] (I)      6 : MixedSignal
[05/06 13:58:36   1286s] [NR-eGR] Early global route reroute all routable nets
[05/06 13:58:36   1286s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/06 13:58:36   1286s] [NR-eGR] Read 4522 nets ( ignored 0 )
[05/06 13:58:36   1286s] (I)        Front-side 4522 ( ignored 0 )
[05/06 13:58:36   1286s] (I)        Back-side  0 ( ignored 0 )
[05/06 13:58:36   1286s] (I)        Both-side  0 ( ignored 0 )
[05/06 13:58:36   1286s] (I)      early_global_route_priority property id does not exist.
[05/06 13:58:36   1286s] (I)      Read Num Blocks=9726  Num Prerouted Wires=0  Num CS=0
[05/06 13:58:36   1286s] (I)      Layer 1 (V) : #blockages 7734 : #preroutes 0
[05/06 13:58:36   1286s] (I)      Layer 2 (H) : #blockages 628 : #preroutes 0
[05/06 13:58:36   1286s] (I)      Layer 3 (V) : #blockages 476 : #preroutes 0
[05/06 13:58:36   1286s] (I)      Layer 4 (H) : #blockages 548 : #preroutes 0
[05/06 13:58:36   1286s] (I)      Layer 5 (V) : #blockages 340 : #preroutes 0
[05/06 13:58:36   1286s] (I)      Number of ignored nets                =      0
[05/06 13:58:36   1286s] (I)      Number of connected nets              =      0
[05/06 13:58:36   1286s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/06 13:58:36   1286s] (I)      Number of clock nets                  =     19.  Ignored: No
[05/06 13:58:36   1286s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/06 13:58:36   1286s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/06 13:58:36   1286s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/06 13:58:36   1286s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/06 13:58:36   1286s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/06 13:58:36   1286s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[05/06 13:58:36   1286s] (I)      Ndr track 0 does not exist
[05/06 13:58:36   1286s] (I)      ---------------------Grid Graph Info--------------------
[05/06 13:58:36   1286s] (I)      Routing area        : (0, 0) - (601120, 595000)
[05/06 13:58:36   1286s] (I)      Core area           : (16660, 16660) - (584460, 578340)
[05/06 13:58:36   1286s] (I)      Site width          :   340  (dbu)
[05/06 13:58:36   1286s] (I)      Row height          :  4760  (dbu)
[05/06 13:58:36   1286s] (I)      GCell row height    :  4760  (dbu)
[05/06 13:58:36   1286s] (I)      GCell width         :  4760  (dbu)
[05/06 13:58:36   1286s] (I)      GCell height        :  4760  (dbu)
[05/06 13:58:36   1286s] (I)      Grid                :   126   125     6
[05/06 13:58:36   1286s] (I)      Layer numbers       :     1     2     3     4     5     6
[05/06 13:58:36   1286s] (I)      Vertical capacity   :     0  4760     0  4760     0  4760
[05/06 13:58:36   1286s] (I)      Horizontal capacity :     0     0  4760     0  4760     0
[05/06 13:58:36   1286s] (I)      Default wire width  :    90   100   100   100   200   200
[05/06 13:58:36   1286s] (I)      Default wire space  :    90   100   100   100   200   200
[05/06 13:58:36   1286s] (I)      Default wire pitch  :   180   200   200   200   400   400
[05/06 13:58:36   1286s] (I)      Default pitch size  :   180   340   340   340   510   510
[05/06 13:58:36   1286s] (I)      First track coord   :   170   170   170   170   510   510
[05/06 13:58:36   1286s] (I)      Num tracks per GCell: 26.44 14.00 14.00 14.00  9.33  9.33
[05/06 13:58:36   1286s] (I)      Total num of tracks :  1750  1768  1750  1768  1166  1178
[05/06 13:58:36   1286s] (I)      Num of masks        :     1     1     1     1     1     1
[05/06 13:58:36   1286s] (I)      Num of trim masks   :     0     0     0     0     0     0
[05/06 13:58:36   1286s] (I)      --------------------------------------------------------
[05/06 13:58:36   1286s] 
[05/06 13:58:36   1286s] [NR-eGR] ============ Routing rule table ============
[05/06 13:58:36   1286s] [NR-eGR] Rule id: 0  Nets: 4522
[05/06 13:58:36   1286s] [NR-eGR] ========================================
[05/06 13:58:36   1286s] [NR-eGR] 
[05/06 13:58:36   1286s] (I)      ======== NDR :  =========
[05/06 13:58:36   1286s] (I)      +--------------+--------+
[05/06 13:58:36   1286s] (I)      |           ID |      0 |
[05/06 13:58:36   1286s] (I)      |         Name |        |
[05/06 13:58:36   1286s] (I)      |      Default |    yes |
[05/06 13:58:36   1286s] (I)      |  Clk Special |     no |
[05/06 13:58:36   1286s] (I)      | Hard spacing |     no |
[05/06 13:58:36   1286s] (I)      |    NDR track | (none) |
[05/06 13:58:36   1286s] (I)      |      NDR via | (none) |
[05/06 13:58:36   1286s] (I)      |  Extra space |      0 |
[05/06 13:58:36   1286s] (I)      |      Shields |      0 |
[05/06 13:58:36   1286s] (I)      |   Demand (H) |      1 |
[05/06 13:58:36   1286s] (I)      |   Demand (V) |      1 |
[05/06 13:58:36   1286s] (I)      |        #Nets |   4522 |
[05/06 13:58:36   1286s] (I)      +--------------+--------+
[05/06 13:58:36   1286s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:36   1286s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[05/06 13:58:36   1286s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:36   1286s] (I)      |    M2    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:36   1286s] (I)      |    M3    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:36   1286s] (I)      |    M4    100      100    340      340      1      1      1    100    100        yes |
[05/06 13:58:36   1286s] (I)      |    BA    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:36   1286s] (I)      |    BB    200      200    510      400      1      1      1    100    100        yes |
[05/06 13:58:36   1286s] (I)      +-------------------------------------------------------------------------------------+
[05/06 13:58:36   1286s] (I)      =============== Blocked Tracks ===============
[05/06 13:58:36   1286s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:36   1286s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/06 13:58:36   1286s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:36   1286s] (I)      |     1 |       0 |        0 |         0.00% |
[05/06 13:58:36   1286s] (I)      |     2 |  221000 |    98576 |        44.60% |
[05/06 13:58:36   1286s] (I)      |     3 |  220500 |     3131 |         1.42% |
[05/06 13:58:36   1286s] (I)      |     4 |  221000 |     7616 |         3.45% |
[05/06 13:58:36   1286s] (I)      |     5 |  146916 |     9219 |         6.28% |
[05/06 13:58:36   1286s] (I)      |     6 |  147250 |    62411 |        42.38% |
[05/06 13:58:36   1286s] (I)      +-------+---------+----------+---------------+
[05/06 13:58:36   1286s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.72 MB )
[05/06 13:58:36   1286s] (I)      Reset routing kernel
[05/06 13:58:36   1286s] (I)      Started Global Routing ( Curr Mem: 2.72 MB )
[05/06 13:58:36   1286s] (I)      totalPins=13200  totalGlobalPin=11976 (90.73%)
[05/06 13:58:36   1286s] (I)      ================= Net Group Info =================
[05/06 13:58:36   1286s] (I)      +----+----------------+--------------+-----------+
[05/06 13:58:36   1286s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[05/06 13:58:36   1286s] (I)      +----+----------------+--------------+-----------+
[05/06 13:58:36   1286s] (I)      |  1 |           4522 |        M2(2) |     BB(6) |
[05/06 13:58:36   1286s] (I)      +----+----------------+--------------+-----------+
[05/06 13:58:36   1286s] (I)      total 2D Cap : 787268 = (355891 H, 431377 V)
[05/06 13:58:36   1286s] (I)      total 2D Demand : 645 = (0 H, 645 V)
[05/06 13:58:36   1286s] [NR-eGR] Layer group 1: route 4522 net(s) in layer range [2, 6]
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1a Route ============
[05/06 13:58:36   1286s] (I)      Usage: 39744 = (19705 H, 20039 V) = (5.54% H, 4.65% V) = (9.380e+04um H, 9.539e+04um V)
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1b Route ============
[05/06 13:58:36   1286s] (I)      Usage: 39744 = (19705 H, 20039 V) = (5.54% H, 4.65% V) = (9.380e+04um H, 9.539e+04um V)
[05/06 13:58:36   1286s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.891814e+05um
[05/06 13:58:36   1286s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/06 13:58:36   1286s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1c Route ============
[05/06 13:58:36   1286s] (I)      Usage: 39744 = (19705 H, 20039 V) = (5.54% H, 4.65% V) = (9.380e+04um H, 9.539e+04um V)
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1d Route ============
[05/06 13:58:36   1286s] (I)      Usage: 39744 = (19705 H, 20039 V) = (5.54% H, 4.65% V) = (9.380e+04um H, 9.539e+04um V)
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1e Route ============
[05/06 13:58:36   1286s] (I)      Usage: 39744 = (19705 H, 20039 V) = (5.54% H, 4.65% V) = (9.380e+04um H, 9.539e+04um V)
[05/06 13:58:36   1286s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.891814e+05um
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] (I)      ============  Phase 1l Route ============
[05/06 13:58:36   1286s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/06 13:58:36   1286s] (I)      Layer  2:     126892     15336         0       50036      168700    (22.88%) 
[05/06 13:58:36   1286s] (I)      Layer  3:     216543     18708         0           0      218750    ( 0.00%) 
[05/06 13:58:36   1286s] (I)      Layer  4:     216719      6877         0           0      218736    ( 0.00%) 
[05/06 13:58:36   1286s] (I)      Layer  5:     137077      1084         0        3463      142371    ( 2.37%) 
[05/06 13:58:36   1286s] (I)      Layer  6:      83928         0         0       37875      107949    (25.97%) 
[05/06 13:58:36   1286s] (I)      Total:        781159     42005         0       91372      856505    ( 9.64%) 
[05/06 13:58:36   1286s] (I)      
[05/06 13:58:36   1286s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/06 13:58:36   1286s] [NR-eGR]                        OverCon            
[05/06 13:58:36   1286s] [NR-eGR]                         #Gcell     %Gcell
[05/06 13:58:36   1286s] [NR-eGR]        Layer             (1-0)    OverCon
[05/06 13:58:36   1286s] [NR-eGR] ----------------------------------------------
[05/06 13:58:36   1286s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR]      BA ( 5)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR]      BB ( 6)         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR] ----------------------------------------------
[05/06 13:58:36   1286s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/06 13:58:36   1286s] [NR-eGR] 
[05/06 13:58:36   1286s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.72 MB )
[05/06 13:58:36   1286s] (I)      Updating congestion map
[05/06 13:58:36   1286s] (I)      total 2D Cap : 788451 = (356144 H, 432307 V)
[05/06 13:58:36   1286s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/06 13:58:36   1286s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2.72 MB )
[05/06 13:58:36   1286s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 2871.9M
[05/06 13:58:36   1286s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.123, REAL:0.125, MEM:2871.9M, EPOCH TIME: 1715018316.810506
[05/06 13:58:36   1286s] OPERPROF: Starting HotSpotCal at level 1, MEM:2871.9M, EPOCH TIME: 1715018316.810549
[05/06 13:58:36   1286s] [hotspot] +------------+---------------+---------------+
[05/06 13:58:36   1286s] [hotspot] |            |   max hotspot | total hotspot |
[05/06 13:58:36   1286s] [hotspot] +------------+---------------+---------------+
[05/06 13:58:36   1286s] [hotspot] | normalized |          0.00 |          0.00 |
[05/06 13:58:36   1286s] [hotspot] +------------+---------------+---------------+
[05/06 13:58:36   1286s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/06 13:58:36   1286s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/06 13:58:36   1286s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.004, MEM:2887.9M, EPOCH TIME: 1715018316.815001
[05/06 13:58:36   1286s] Skipped repairing congestion.
[05/06 13:58:36   1286s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2887.9M, EPOCH TIME: 1715018316.816315
[05/06 13:58:36   1286s] Starting Early Global Route wiring: mem = 2887.9M
[05/06 13:58:36   1286s] (I)      Running track assignment and export wires
[05/06 13:58:36   1286s] (I)      Delete wires for 4522 nets 
[05/06 13:58:36   1286s] (I)      ============= Track Assignment ============
[05/06 13:58:36   1286s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.74 MB )
[05/06 13:58:36   1286s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[05/06 13:58:36   1286s] (I)      Run Multi-thread track assignment
[05/06 13:58:36   1286s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[05/06 13:58:36   1286s] (I)      Started Export ( Curr Mem: 2.74 MB )
[05/06 13:58:36   1286s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[05/06 13:58:36   1286s] [NR-eGR] Total eGR-routed clock nets wire length: 7462um, number of vias: 1410
[05/06 13:58:36   1286s] [NR-eGR] --------------------------------------------------------------------------
[05/06 13:58:36   1286s] [NR-eGR]             Length (um)   Vias 
[05/06 13:58:36   1286s] [NR-eGR] -------------------------------
[05/06 13:58:36   1286s] [NR-eGR]  M1  (1H)             0  12863 
[05/06 13:58:36   1286s] [NR-eGR]  M2  (2V)         66353  18629 
[05/06 13:58:36   1286s] [NR-eGR]  M3  (3H)         90429    907 
[05/06 13:58:36   1286s] [NR-eGR]  M4  (4V)         32774    134 
[05/06 13:58:36   1286s] [NR-eGR]  BA  (5H)          5200      1 
[05/06 13:58:36   1286s] [NR-eGR]  BB  (6V)             0      0 
[05/06 13:58:36   1286s] [NR-eGR] -------------------------------
[05/06 13:58:36   1286s] [NR-eGR]      Total       194756  32534 
[05/06 13:58:36   1286s] [NR-eGR] --------------------------------------------------------------------------
[05/06 13:58:36   1286s] [NR-eGR] Total half perimeter of net bounding box: 179699um
[05/06 13:58:36   1286s] [NR-eGR] Total length: 194756um, number of vias: 32534
[05/06 13:58:36   1286s] [NR-eGR] --------------------------------------------------------------------------
[05/06 13:58:36   1286s] (I)      == Layer wire length by net rule ==
[05/06 13:58:36   1286s] (I)                   Default 
[05/06 13:58:36   1286s] (I)      ---------------------
[05/06 13:58:36   1286s] (I)       M1  (1H)        0um 
[05/06 13:58:36   1286s] (I)       M2  (2V)    66353um 
[05/06 13:58:36   1286s] (I)       M3  (3H)    90429um 
[05/06 13:58:36   1286s] (I)       M4  (4V)    32774um 
[05/06 13:58:36   1286s] (I)       BA  (5H)     5200um 
[05/06 13:58:36   1286s] (I)       BB  (6V)        0um 
[05/06 13:58:36   1286s] (I)      ---------------------
[05/06 13:58:36   1286s] (I)           Total  194756um 
[05/06 13:58:36   1286s] (I)      == Layer via count by net rule ==
[05/06 13:58:36   1286s] (I)                  Default 
[05/06 13:58:36   1286s] (I)      --------------------
[05/06 13:58:36   1286s] (I)       M1  (1H)     12863 
[05/06 13:58:36   1286s] (I)       M2  (2V)     18629 
[05/06 13:58:36   1286s] (I)       M3  (3H)       907 
[05/06 13:58:36   1286s] (I)       M4  (4V)       134 
[05/06 13:58:36   1286s] (I)       BA  (5H)         1 
[05/06 13:58:36   1286s] (I)       BB  (6V)         0 
[05/06 13:58:36   1286s] (I)      --------------------
[05/06 13:58:36   1286s] (I)           Total    32534 
[05/06 13:58:36   1286s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2.74 MB )
[05/06 13:58:36   1286s] eee: RC Grid Memory freed=12168
[05/06 13:58:36   1286s] (I)      Global routing data unavailable, rerun eGR
[05/06 13:58:36   1286s] (I)      Initializing eGR engine (regular)
[05/06 13:58:36   1286s] Set min layer with default ( 2 )
[05/06 13:58:36   1286s] Set max layer with default ( 127 )
[05/06 13:58:36   1286s] Max route layer is changed from 127 to 6 because there is no routing track above this layer
[05/06 13:58:36   1286s] Min route layer (adjusted) = 2
[05/06 13:58:36   1286s] Max route layer (adjusted) = 6
[05/06 13:58:36   1286s] Early Global Route wiring runtime: 0.10 seconds, mem = 2887.9M
[05/06 13:58:36   1286s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.096, REAL:0.103, MEM:2887.9M, EPOCH TIME: 1715018316.919364
[05/06 13:58:36   1286s] Tdgp not enabled or already been cleared! skip clearing
[05/06 13:58:36   1286s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/06 13:58:36   1286s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2887.9M, EPOCH TIME: 1715018316.922054
[05/06 13:58:36   1286s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2887.9M, EPOCH TIME: 1715018316.922119
[05/06 13:58:36   1286s] *** Finishing placeDesign default flow ***
[05/06 13:58:36   1286s] **placeDesign ... cpu = 0: 0:31, real = 0: 0:38, mem = 2887.9M **
[05/06 13:58:36   1286s] Tdgp not enabled or already been cleared! skip clearing
[05/06 13:58:36   1287s] 
[05/06 13:58:36   1287s] *** Summary of all messages that are not suppressed in this session:
[05/06 13:58:36   1287s] Severity  ID               Count  Summary                                  
[05/06 13:58:36   1287s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/06 13:58:36   1287s] WARNING   IMPSP-157            1  Macro '%s' is not placed within core bou...
[05/06 13:58:36   1287s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/06 13:58:36   1287s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/06 13:58:36   1287s] WARNING   NRDR-157             1  In option '%s %s', %s is invalid and wil...
[05/06 13:58:36   1287s] WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
[05/06 13:58:36   1287s] WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
[05/06 13:58:36   1287s] WARNING   NRIF-79              1  Wrong option value for %s <%s>, reset to...
[05/06 13:58:36   1287s] WARNING   TA-112              20  A timing loop was found in the design. T...
[05/06 13:58:36   1287s] WARNING   TA-146               3  A combinational timing loop(s) was found...
[05/06 13:58:36   1287s] *** Message Summary: 32 warning(s), 0 error(s)
[05/06 13:58:36   1287s] 
[05/06 13:58:36   1287s] *** placeDesign #1 [finish] () : cpu/real = 0:00:31.3/0:00:38.4 (0.8), totSession cpu/real = 0:21:27.0/3:39:36.1 (0.1), mem = 2887.9M
[05/06 13:58:36   1287s] 
[05/06 13:58:36   1287s] =============================================================================================
[05/06 13:58:36   1287s]  Final TAT Report : placeDesign #1                                              22.14-s061_1
[05/06 13:58:36   1287s] =============================================================================================
[05/06 13:58:36   1287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/06 13:58:36   1287s] ---------------------------------------------------------------------------------------------
[05/06 13:58:36   1287s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/06 13:58:36   1287s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/06 13:58:36   1287s] [ RefinePlace            ]      1   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.0    0.9
[05/06 13:58:36   1287s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/06 13:58:36   1287s] [ FullDelayCalc          ]      8   0:00:12.6  (  32.8 % )     0:00:12.6 /  0:00:08.2    0.7
[05/06 13:58:36   1287s] [ TimingUpdate           ]     11   0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/06 13:58:36   1287s] [ MISC                   ]          0:00:23.1  (  60.2 % )     0:00:23.1 /  0:00:20.5    0.9
[05/06 13:58:36   1287s] ---------------------------------------------------------------------------------------------
[05/06 13:58:36   1287s]  placeDesign #1 TOTAL               0:00:38.4  ( 100.0 % )     0:00:38.4 /  0:00:31.3    0.8
[05/06 13:58:36   1287s] ---------------------------------------------------------------------------------------------
[05/06 13:58:36   1287s] 
