// Generated by CIRCT 42e53322a
module bsg_scan_2_1_1(	// /tmp/tmp.FAruoaG7GR/12902_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_1.cleaned.mlir:2:3
  input  [1:0] i,	// /tmp/tmp.FAruoaG7GR/12902_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_1.cleaned.mlir:2:32
  output [1:0] o	// /tmp/tmp.FAruoaG7GR/12902_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_1.cleaned.mlir:2:45
);

  assign o = {|i, i[0]};	// /tmp/tmp.FAruoaG7GR/12902_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_scan_2_1_1.cleaned.mlir:4:10, :5:10, :6:10, :7:5
endmodule

