Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 21 15:53:56 2021
| Host         : DESKTOP-3F4TKM1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_Board_control_sets_placed.rpt
| Design       : ALU_Board
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------+------------------+------------------+----------------+--------------+
|  ALU_Instance/NZCV_reg[2]/G0  |                  |                  |                1 |              1 |         1.00 |
|  ALU_Instance/C32_reg_i_2_n_1 |                  |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[4]             |                  |                  |                1 |              2 |         2.00 |
| ~clk_IBUF_BUFG                |                  |                  |                1 |              3 |         3.00 |
|  swb_IBUF_BUFG[3]             |                  |                  |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG                |                  |                  |                3 |             11 |         3.67 |
|  swb_IBUF_BUFG[1]             |                  |                  |               12 |             32 |         2.67 |
|  swb_IBUF_BUFG[2]             |                  |                  |               13 |             32 |         2.46 |
|  swb_IBUF_BUFG[4]             | data[32]_i_1_n_1 |                  |               13 |             32 |         2.46 |
|  n_0_345_BUFG                 |                  |                  |               23 |             34 |         1.48 |
+-------------------------------+------------------+------------------+------------------+----------------+--------------+


