# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mux2_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {mux2_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/MIPS/16\ -\ Mux2\ \ 5\ bit/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux2_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux2_tb 
# Loading sv_std.std
# Loading work.mux2_tb
# Loading work.mux2
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.1b Compiler 2012.04 Apr 27 2012
# 
# Loading instances from mux2_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux2_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   D0    |    D1   |  S  |   Y     |  Y_esperado  |
# |---------|---------|-----|---------|--------------|
# |  11111  |  00000  |  0  |  xxxxx  |  11111  | ERROR
# |  00000  |  11111  |  1  |  11111  |  11111  | OK
# |  00000  |  11111  |  0  |  11111  |  00000  | ERROR
# |  11111  |  00000  |  1  |  00000  |  00000  | OK
# Testes Efetuados  = 4
# Erros Encontrados = 2
# Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17
do mux2_run_msim_gate_verilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux2_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/MIPS/16\ -\ Mux2\ \ 5\ bit/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux2_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux2_tb 
# Loading sv_std.std
# Loading work.mux2_tb
# Loading work.mux2
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux2_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux2_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   D0    |    D1   |  S  |   Y     |  Y_esperado  |
# |---------|---------|-----|---------|--------------|
# |  11111  |  00000  |  0  |  11111  |  11111  | OK
# |  00000  |  11111  |  1  |  11111  |  11111  | OK
# |  00000  |  11111  |  0  |  00000  |  00000  | OK
# |  11111  |  00000  |  1  |  00000  |  00000  | OK
# Testes Efetuados  = 4
# Erros Encontrados = 0
# Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17
do mux2_run_msim_gate_verilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux2_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/MIPS/16\ -\ Mux2\ \ 5\ bit/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux2_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux2_tb 
# Loading sv_std.std
# Loading work.mux2_tb
# Loading work.mux2
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux2_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux2_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   D0    |    D1   |  S  |   Y     |  Y_esperado  |
# |---------|---------|-----|---------|--------------|
# |  11111  |  00000  |  0  |  11111  |  11111  | OK
# |  00000  |  11111  |  1  |  11111  |  11111  | OK
# |  00000  |  11111  |  0  |  00000  |  00000  | OK
# |  11111  |  00000  |  1  |  00000  |  00000  | OK
# Testes Efetuados  = 4
# Erros Encontrados = 0
# Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17

do mux2_run_msim_gate_verilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux2_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/MIPS/16\ -\ Mux2\ \ 5\ bit/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mux2_tb
# 
# Top level modules:
# 	mux2_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux2_tb
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mux2_tb 
# Loading sv_std.std
# Loading work.mux2_tb
# Loading work.mux2
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux2_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux2_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |   D0    |    D1   |  S  |   Y     |  Y_esperado  |
# |---------|---------|-----|---------|--------------|
# |  11111  |  00000  |  0  |  xxxxx  |  11111  | ERROR
# |  00000  |  11111  |  1  |  10111  |  11111  | ERROR
# |  00000  |  11111  |  0  |  11111  |  00000  | ERROR
# |  11111  |  00000  |  1  |  01000  |  00000  | ERROR
# Testes Efetuados  = 4
# Erros Encontrados = 4
# Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# Simulation Breakpoint: Break in Module mux2_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/MIPS/16 - Mux2  5 bit/Testbench/mux2_tb.sv line 59
# MACRO ./mux2_run_msim_gate_verilog.do PAUSED at line 17
