<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p476" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_476{left:69px;bottom:68px;letter-spacing:0.08px;}
#t2_476{left:95px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_476{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_476{left:69px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_476{left:69px;bottom:871px;}
#t6_476{left:95px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_476{left:95px;bottom:857px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t8_476{left:69px;bottom:831px;}
#t9_476{left:95px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_476{left:95px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_476{left:69px;bottom:795px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tc_476{left:69px;bottom:491px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#td_476{left:69px;bottom:432px;letter-spacing:0.11px;}
#te_476{left:151px;bottom:432px;letter-spacing:0.16px;word-spacing:0.01px;}
#tf_476{left:69px;bottom:410px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_476{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#th_476{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ti_476{left:69px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_476{left:69px;bottom:337px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tk_476{left:69px;bottom:320px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#tl_476{left:69px;bottom:303px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tm_476{left:69px;bottom:235px;letter-spacing:0.14px;}
#tn_476{left:150px;bottom:235px;letter-spacing:0.21px;word-spacing:-0.03px;}
#to_476{left:69px;bottom:211px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tp_476{left:69px;bottom:194px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tq_476{left:69px;bottom:172px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_476{left:69px;bottom:155px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#ts_476{left:69px;bottom:138px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_476{left:246px;bottom:950px;letter-spacing:0.11px;word-spacing:0.03px;}
#tu_476{left:327px;bottom:950px;letter-spacing:0.13px;word-spacing:0.02px;}
#tv_476{left:296px;bottom:753px;letter-spacing:0.11px;word-spacing:0.02px;}
#tw_476{left:375px;bottom:753px;letter-spacing:0.14px;word-spacing:-0.06px;}
#tx_476{left:94px;bottom:730px;letter-spacing:-0.15px;}
#ty_476{left:174px;bottom:730px;letter-spacing:-0.12px;}
#tz_476{left:543px;bottom:730px;letter-spacing:-0.15px;}
#t10_476{left:86px;bottom:702px;letter-spacing:-0.16px;}
#t11_476{left:109px;bottom:709px;}
#t12_476{left:69px;bottom:568px;letter-spacing:-0.14px;}
#t13_476{left:68px;bottom:549px;letter-spacing:-0.14px;word-spacing:0.45px;}
#t14_476{left:82px;bottom:532px;letter-spacing:-0.27px;}
#t15_476{left:141px;bottom:704px;letter-spacing:-0.12px;}
#t16_476{left:290px;bottom:704px;letter-spacing:-0.12px;}
#t17_476{left:89px;bottom:669px;letter-spacing:-0.17px;}
#t18_476{left:161px;bottom:669px;letter-spacing:-0.12px;}
#t19_476{left:290px;bottom:678px;letter-spacing:-0.12px;}
#t1a_476{left:290px;bottom:661px;letter-spacing:-0.11px;}
#t1b_476{left:89px;bottom:628px;letter-spacing:-0.17px;}
#t1c_476{left:163px;bottom:628px;letter-spacing:-0.11px;}
#t1d_476{left:290px;bottom:637px;letter-spacing:-0.12px;}
#t1e_476{left:290px;bottom:620px;letter-spacing:-0.11px;}
#t1f_476{left:89px;bottom:595px;letter-spacing:-0.16px;}
#t1g_476{left:182px;bottom:595px;letter-spacing:-0.14px;}
#t1h_476{left:290px;bottom:595px;letter-spacing:-0.13px;}
#t1i_476{left:749px;bottom:1046px;}
#t1j_476{left:765px;bottom:1046px;}
#t1k_476{left:781px;bottom:1045px;}
#t1l_476{left:175px;bottom:1043px;letter-spacing:0.13px;}
#t1m_476{left:261px;bottom:1023px;letter-spacing:0.17px;word-spacing:-0.18px;}
#t1n_476{left:430px;bottom:986px;letter-spacing:0.17px;word-spacing:0.04px;}

.s1_476{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_476{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_476{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_476{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_476{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_476{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_476{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_476{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s9_476{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.sa_476{font-size:11px;font-family:NeoSansIntel_pgv;color:#000;}
.sb_476{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.sc_476{font-size:11px;font-family:Arial_141;color:#000;}
.t.v0_476{transform:scaleX(0.924);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts476" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg476Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg476" style="-webkit-user-select: none;"><object width="935" height="1210" data="476/476.svg" type="image/svg+xml" id="pdf476" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_476" class="t s1_476">E-4 </span><span id="t2_476" class="t s1_476">Vol. 1 </span>
<span id="t3_476" class="t s2_476">INTEL® MEMORY PROTECTION EXTENSIONS </span>
<span id="t4_476" class="t s3_476">The BNDSTATUS register provides two fields to communicate the status of Intel MPX operations: </span>
<span id="t5_476" class="t s4_476">• </span><span id="t6_476" class="t s3_476">EC (bits 1:0): The error code field communicates status information of a bound range exception #BR or </span>
<span id="t7_476" class="t s3_476">operation involving bound directory. </span>
<span id="t8_476" class="t s4_476">• </span><span id="t9_476" class="t s3_476">ABD: (bits 63:2):The address field of a bound directory entry can provide information when operation on the </span>
<span id="ta_476" class="t s3_476">bound directory caused a #BR. </span>
<span id="tb_476" class="t s3_476">The valid error codes are defined in Table E-1. </span>
<span id="tc_476" class="t s3_476">RESET or INIT# will set BNDCFGx and BNDSTATUS registers to zero. </span>
<span id="td_476" class="t s5_476">E.3.4 </span><span id="te_476" class="t s5_476">Read and Write of IA32_BNDCFGS </span>
<span id="tf_476" class="t s3_476">The RDMSR and WRMSR instructions can be used to read and write the IA32_BNDCFGS MSR. (The XSAVE state </span>
<span id="tg_476" class="t s3_476">does not include IA32_BNDCFGS, and instructions in the XSAVE feature set do not access that register). Attempts </span>
<span id="th_476" class="t s3_476">to write to IA32_BNDCFGS check for canonicality of the addresses being loaded into IA32_BNDCFGS (regardless of </span>
<span id="ti_476" class="t s3_476">mode at the time of execution) and will #GP if the address is not canonical or if reserved bits would be set. </span>
<span id="tj_476" class="t s3_476">Software can use RDMSR and WRMSR to read and write IA32_BNDCFGS as long as the processor implements Intel </span>
<span id="tk_476" class="t s3_476">MPX, i.e., CPUID.(EAX=07H, ECX=0H).EBX.MPX = 1. The states of CR4 and XCR0 have no impact on the ability to </span>
<span id="tl_476" class="t s3_476">access IA32_BNDCFGS. </span>
<span id="tm_476" class="t s6_476">E.4 </span><span id="tn_476" class="t s6_476">INTEL MPX INSTRUCTION SUMMARY </span>
<span id="to_476" class="t s3_476">When Intel MPX is not enabled or not present, all Intel MPX instructions behave as NOP. There are eight Intel MPX </span>
<span id="tp_476" class="t s3_476">instructions, Table E-2 provides a summary. </span>
<span id="tq_476" class="t s3_476">A C/C++ compiler can implement intrinsic support for Intel MPX instructions to facilitate pointer operation with </span>
<span id="tr_476" class="t s3_476">capability of checking for valid bounds on pointers. Typically, Intel MPX intrinsics are implemented by compiler via </span>
<span id="ts_476" class="t s3_476">inline code generation where bounds register allocations are handled by the compiler without requiring the </span>
<span id="tt_476" class="t s7_476">Figure E-3. </span><span id="tu_476" class="t s7_476">Layout of the Bound Status Registers BNDSTATUS </span>
<span id="tv_476" class="t s7_476">Table E-1. </span><span id="tw_476" class="t s7_476">Error Code Definition of BNDSTATUS </span>
<span id="tx_476" class="t s8_476">EC </span><span id="ty_476" class="t s8_476">Description </span><span id="tz_476" class="t s8_476">Meaning </span>
<span id="t10_476" class="t s9_476">00b </span>
<span id="t11_476" class="t sa_476">1 </span>
<span id="t12_476" class="t sb_476">NOTES: </span>
<span id="t13_476" class="t s3_476">1. When legacy BOUND instruction cause a #BR with Intel MPX enabled (see Appendix E.5.4), EC is written with </span>
<span id="t14_476" class="t s3_476">Zero. </span>
<span id="t15_476" class="t s9_476">No Intel MPX exception </span><span id="t16_476" class="t s9_476">No exception caused by Intel MPX operations. </span>
<span id="t17_476" class="t s9_476">01b </span><span id="t18_476" class="t s9_476">Bounds violation </span>
<span id="t19_476" class="t s9_476">#BR caused by BNDCL, BNDCU or BNDCN instructions; </span>
<span id="t1a_476" class="t s9_476">ABD is 0. </span>
<span id="t1b_476" class="t s9_476">10b </span><span id="t1c_476" class="t s9_476">Invalid BD entry </span>
<span id="t1d_476" class="t s9_476">#BR caused by BNDLDX or BNDSTX instructions, ABD will be set to the linear address of the </span>
<span id="t1e_476" class="t s9_476">invalid bound-directory entry </span>
<span id="t1f_476" class="t s9_476">11b </span><span id="t1g_476" class="t s9_476">Reserved </span><span id="t1h_476" class="t s9_476">Reserved </span>
<span id="t1i_476" class="t v0_476 sc_476">2 </span><span id="t1j_476" class="t v0_476 sc_476">1 </span><span id="t1k_476" class="t v0_476 sc_476">0 </span>
<span id="t1l_476" class="t v0_476 sc_476">63 </span>
<span id="t1m_476" class="t v0_476 sc_476">ABD: Address Bound Directory Entry - Linear Address </span>
<span id="t1n_476" class="t v0_476 sc_476">EC: Error Code </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
