{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 21:37:59 2010 " "Info: Processing started: Mon May 03 21:37:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_tple -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usb_tple -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/adress_counter.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/adress_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adress_counter-RTL " "Info: Found design unit 1: adress_counter-RTL" {  } { { "../src/VHDL/adress_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/adress_counter.vhdl" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adress_counter " "Info: Found entity 1: adress_counter" {  } { { "../src/VHDL/adress_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/adress_counter.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/mega_connector.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/mega_connector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_connector-RTL " "Info: Found design unit 1: mega_connector-RTL" {  } { { "../src/VHDL/mega_connector.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/mega_connector.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mega_connector " "Info: Found entity 1: mega_connector" {  } { { "../src/VHDL/mega_connector.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/mega_connector.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/time_counter.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/time_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_counter-RTL " "Info: Found design unit 1: time_counter-RTL" {  } { { "../src/VHDL/time_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/time_counter.vhdl" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Info: Found entity 1: time_counter" {  } { { "../src/VHDL/time_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/time_counter.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/top.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-RTL " "Info: Found design unit 1: top-RTL" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_adr top.vhdl(32) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(32): used implicit default value for signal \"mem_adr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_oe top.vhdl(34) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(34): used implicit default value for signal \"mem_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_we top.vhdl(35) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(35): used implicit default value for signal \"mem_we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_ce1 top.vhdl(36) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(36): used implicit default value for signal \"mem_ce1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_ce2 top.vhdl(37) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(37): used implicit default value for signal \"mem_ce2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_ub top.vhdl(38) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(38): used implicit default value for signal \"mem_ub\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_lb top.vhdl(39) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(39): used implicit default value for signal \"mem_lb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mega_int top.vhdl(42) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(42): used implicit default value for signal \"mega_int\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "io_dir top.vhdl(48) " "Warning (10541): VHDL Signal Declaration warning at top.vhdl(48): used implicit default value for signal \"io_dir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[0\] " "Warning: Bidir \"mem_data\[0\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[1\] " "Warning: Bidir \"mem_data\[1\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[2\] " "Warning: Bidir \"mem_data\[2\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[3\] " "Warning: Bidir \"mem_data\[3\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[4\] " "Warning: Bidir \"mem_data\[4\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[5\] " "Warning: Bidir \"mem_data\[5\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[6\] " "Warning: Bidir \"mem_data\[6\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[7\] " "Warning: Bidir \"mem_data\[7\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[8\] " "Warning: Bidir \"mem_data\[8\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[9\] " "Warning: Bidir \"mem_data\[9\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[10\] " "Warning: Bidir \"mem_data\[10\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[11\] " "Warning: Bidir \"mem_data\[11\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[12\] " "Warning: Bidir \"mem_data\[12\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[13\] " "Warning: Bidir \"mem_data\[13\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[14\] " "Warning: Bidir \"mem_data\[14\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mem_data\[15\] " "Warning: Bidir \"mem_data\[15\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 33 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mega_data\[0\] " "Warning: Bidir \"mega_data\[0\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 46 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mega_data\[1\] " "Warning: Bidir \"mega_data\[1\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 46 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mega_data\[2\] " "Warning: Bidir \"mega_data\[2\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 46 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mega_data\[3\] " "Warning: Bidir \"mega_data\[3\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 46 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[0\] " "Warning: Bidir \"io_data\[0\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[1\] " "Warning: Bidir \"io_data\[1\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[2\] " "Warning: Bidir \"io_data\[2\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[3\] " "Warning: Bidir \"io_data\[3\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[4\] " "Warning: Bidir \"io_data\[4\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[5\] " "Warning: Bidir \"io_data\[5\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[6\] " "Warning: Bidir \"io_data\[6\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[7\] " "Warning: Bidir \"io_data\[7\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[8\] " "Warning: Bidir \"io_data\[8\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[9\] " "Warning: Bidir \"io_data\[9\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[10\] " "Warning: Bidir \"io_data\[10\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[11\] " "Warning: Bidir \"io_data\[11\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[12\] " "Warning: Bidir \"io_data\[12\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[13\] " "Warning: Bidir \"io_data\[13\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[14\] " "Warning: Bidir \"io_data\[14\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[15\] " "Warning: Bidir \"io_data\[15\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[16\] " "Warning: Bidir \"io_data\[16\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[17\] " "Warning: Bidir \"io_data\[17\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[18\] " "Warning: Bidir \"io_data\[18\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[19\] " "Warning: Bidir \"io_data\[19\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[20\] " "Warning: Bidir \"io_data\[20\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[21\] " "Warning: Bidir \"io_data\[21\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[22\] " "Warning: Bidir \"io_data\[22\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_data\[23\] " "Warning: Bidir \"io_data\[23\]\" has no driver" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 49 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[0\] GND " "Warning (13410): Pin \"mem_adr\[0\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[1\] GND " "Warning (13410): Pin \"mem_adr\[1\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[2\] GND " "Warning (13410): Pin \"mem_adr\[2\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[3\] GND " "Warning (13410): Pin \"mem_adr\[3\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[4\] GND " "Warning (13410): Pin \"mem_adr\[4\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[5\] GND " "Warning (13410): Pin \"mem_adr\[5\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[6\] GND " "Warning (13410): Pin \"mem_adr\[6\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[7\] GND " "Warning (13410): Pin \"mem_adr\[7\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[8\] GND " "Warning (13410): Pin \"mem_adr\[8\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[9\] GND " "Warning (13410): Pin \"mem_adr\[9\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[10\] GND " "Warning (13410): Pin \"mem_adr\[10\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[11\] GND " "Warning (13410): Pin \"mem_adr\[11\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[12\] GND " "Warning (13410): Pin \"mem_adr\[12\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[13\] GND " "Warning (13410): Pin \"mem_adr\[13\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[14\] GND " "Warning (13410): Pin \"mem_adr\[14\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[15\] GND " "Warning (13410): Pin \"mem_adr\[15\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[16\] GND " "Warning (13410): Pin \"mem_adr\[16\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_adr\[17\] GND " "Warning (13410): Pin \"mem_adr\[17\]\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_oe GND " "Warning (13410): Pin \"mem_oe\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_we GND " "Warning (13410): Pin \"mem_we\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_ce1 GND " "Warning (13410): Pin \"mem_ce1\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_ce2 GND " "Warning (13410): Pin \"mem_ce2\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_ub GND " "Warning (13410): Pin \"mem_ub\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_lb GND " "Warning (13410): Pin \"mem_lb\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mega_int GND " "Warning (13410): Pin \"mega_int\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "io_dir GND " "Warning (13410): Pin \"io_dir\" is stuck at GND" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk100 " "Warning (15610): No output dependent on input pin \"clk100\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_reset " "Warning (15610): No output dependent on input pin \"ext_reset\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mega_clk " "Warning (15610): No output dependent on input pin \"mega_clk\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 41 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mega_nib_sel " "Warning (15610): No output dependent on input pin \"mega_nib_sel\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mega_rw " "Warning (15610): No output dependent on input pin \"mega_rw\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mega_reg_sel\[0\] " "Warning (15610): No output dependent on input pin \"mega_reg_sel\[0\]\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mega_reg_sel\[1\] " "Warning (15610): No output dependent on input pin \"mega_reg_sel\[1\]\"" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Info: Implemented 44 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 21:38:13 2010 " "Info: Processing ended: Mon May 03 21:38:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
