<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterBankInfo::OperandsMapper Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegisterBankInfo::OperandsMapper Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Helper class used to get/create the virtual registers that will be used to replace the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a> when applying a mapping.  
 <a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#ac45469c8ee7ec955262a7f6dfe57fc2e">OperandsMapper</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;InstrMapping, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI)</td></tr>
<tr class="memdesc:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html" title="Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...">OperandsMapper</a> that will hold the information to apply <code>InstrMapping</code> to <code>MI</code>.  <a href="#ac45469c8ee7ec955262a7f6dfe57fc2e">More...</a><br /></td></tr>
<tr class="separator:ac45469c8ee7ec955262a7f6dfe57fc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6817453b853abea76fab37803ade6ef4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a6817453b853abea76fab37803ade6ef4">createVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:a6817453b853abea76fab37803ade6ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create as many new virtual registers as needed for the mapping of the <code>OpIdx-th</code> operand.  <a href="#a6817453b853abea76fab37803ade6ef4">More...</a><br /></td></tr>
<tr class="separator:a6817453b853abea76fab37803ade6ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10302abbff4a2a12a2bdb34898882b2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a10302abbff4a2a12a2bdb34898882b2c">setVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classunsigned.html">unsigned</a> PartialMapIdx, <a class="el" href="classllvm_1_1Register.html">Register</a> NewVReg)</td></tr>
<tr class="memdesc:a10302abbff4a2a12a2bdb34898882b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the virtual register of the <code>PartialMapIdx-th</code> partial mapping of the OpIdx-th operand to <code>NewVReg</code>.  <a href="#a10302abbff4a2a12a2bdb34898882b2c">More...</a><br /></td></tr>
<tr class="separator:a10302abbff4a2a12a2bdb34898882b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23faa9ae580c4a451da006e3567b297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;::const_iterator &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#af23faa9ae580c4a451da006e3567b297">getVRegs</a> (<a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classbool.html">bool</a> ForDebug=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af23faa9ae580c4a451da006e3567b297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get all the virtual registers required to map the <code>OpIdx-th</code> operand of the instruction.  <a href="#af23faa9ae580c4a451da006e3567b297">More...</a><br /></td></tr>
<tr class="separator:af23faa9ae580c4a451da006e3567b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeccd292b19be57132f7f2539d32aac21"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aeccd292b19be57132f7f2539d32aac21">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeccd292b19be57132f7f2539d32aac21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print this operands mapper on <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages. ">dbgs()</a> stream.  <a href="#aeccd292b19be57132f7f2539d32aac21">More...</a><br /></td></tr>
<tr class="separator:aeccd292b19be57132f7f2539d32aac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd3699ac135501fca0bf3c7087f311"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a35dd3699ac135501fca0bf3c7087f311">print</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="classbool.html">bool</a> ForDebug=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35dd3699ac135501fca0bf3c7087f311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print this operands mapper on <code>OS</code> stream.  <a href="#a35dd3699ac135501fca0bf3c7087f311">More...</a><br /></td></tr>
<tr class="separator:a35dd3699ac135501fca0bf3c7087f311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Getters.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> being remapped.</p>
</div></td></tr>
<tr class="memitem:aa87ae4953a086de20147092c7c77784c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa87ae4953a086de20147092c7c77784c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698c58d9daa9d3c8534f31f8b1b23457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a698c58d9daa9d3c8534f31f8b1b23457"><td class="mdescLeft">&#160;</td><td class="mdescRight">The final mapping of the instruction.  <a href="#a698c58d9daa9d3c8534f31f8b1b23457">More...</a><br /></td></tr>
<tr class="separator:a698c58d9daa9d3c8534f31f8b1b23457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff41ac4e28ac3fd5c47cce40cc0383cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aff41ac4e28ac3fd5c47cce40cc0383cc">getMRI</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aff41ac4e28ac3fd5c47cce40cc0383cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. ">MachineRegisterInfo</a> we used to realize the mapping.  <a href="#aff41ac4e28ac3fd5c47cce40cc0383cc">More...</a><br /></td></tr>
<tr class="separator:aff41ac4e28ac3fd5c47cce40cc0383cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Helper class used to get/create the virtual registers that will be used to replace the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a> when applying a mapping. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00279">279</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac45469c8ee7ec955262a7f6dfe57fc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45469c8ee7ec955262a7f6dfe57fc2e">&#9670;&nbsp;</a></span>OperandsMapper()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RegisterBankInfo::OperandsMapper::OperandsMapper </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td>
          <td class="paramname"><em>InstrMapping</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create an <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html" title="Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...">OperandsMapper</a> that will hold the information to apply <code>InstrMapping</code> to <code>MI</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd>InstrMapping.verify(MI) </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00652">652</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00331">getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00233">llvm::RegisterBankInfo::InstructionMapping::getNumOperands()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00149">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a>, <a class="el" href="SmallVector_8h_source.html#l00344">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00596">llvm::RegisterBankInfo::InstructionMapping::verify()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a6817453b853abea76fab37803ade6ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6817453b853abea76fab37803ade6ef4">&#9670;&nbsp;</a></span>createVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::createVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create as many new virtual registers as needed for the mapping of the <code>OpIdx-th</code> operand. </p>
<p>The number of registers is determined by the number of breakdown for the related operand in the instruction mapping. The type of the new registers is a plain scalar of the right size. The proper type is expected to be set when the mapping is applied to the instruction(s) that realizes the mapping.</p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a></dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>All the partial mapping of the <code>OpIdx-th</code> operand have been assigned a new virtual register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00698">698</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00162">llvm::RegisterBankInfo::ValueMapping::begin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">llvm::MachineRegisterInfo::createGenericVirtualRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00163">llvm::RegisterBankInfo::ValueMapping::end()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00331">getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00057">llvm::RegisterBankInfo::PartialMapping::Length</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00060">llvm::RegisterBankInfo::PartialMapping::RegBank</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">llvm::MachineRegisterInfo::setRegBank()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>.</p>

</div>
</div>
<a id="aeccd292b19be57132f7f2539d32aac21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeccd292b19be57132f7f2539d32aac21">&#9670;&nbsp;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void RegisterBankInfo::OperandsMapper::dump </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print this operands mapper on <a class="el" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391" title="dbgs() - This returns a reference to a raw_ostream for debugging messages. ">dbgs()</a> stream. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00756">756</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">print()</a>.</p>

</div>
</div>
<a id="a698c58d9daa9d3c8534f31f8b1b23457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698c58d9daa9d3c8534f31f8b1b23457">&#9670;&nbsp;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a>&amp; llvm::RegisterBankInfo::OperandsMapper::getInstrMapping </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The final mapping of the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00331">331</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00698">createVRegs()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00269">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00733">getVRegs()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00652">OperandsMapper()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">print()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00718">setVRegs()</a>.</p>

</div>
</div>
<a id="aa87ae4953a086de20147092c7c77784c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87ae4953a086de20147092c7c77784c">&#9670;&nbsp;</a></span>getMI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>&amp; llvm::RegisterBankInfo::OperandsMapper::getMI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00328">328</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00663">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00269">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">print()</a>.</p>

</div>
</div>
<a id="aff41ac4e28ac3fd5c47cce40cc0383cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff41ac4e28ac3fd5c47cce40cc0383cc">&#9670;&nbsp;</a></span>getMRI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp; llvm::RegisterBankInfo::OperandsMapper::getMRI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. ">MachineRegisterInfo</a> we used to realize the mapping. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8h_source.html#l00334">334</a> of file <a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00513">llvm::RegisterBankInfo::PartialMapping::dump()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00528">llvm::RegisterBankInfo::PartialMapping::print()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00663">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af23faa9ae580c4a451da006e3567b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23faa9ae580c4a451da006e3567b297">&#9670;&nbsp;</a></span>getVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;::const_iterator &gt; RegisterBankInfo::OperandsMapper::getVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ForDebug</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get all the virtual registers required to map the <code>OpIdx-th</code> operand of the instruction. </p>
<p>This return an empty range when createVRegs or setVRegs has not been called. The iterator may be invalidated by a call to setVRegs or createVRegs.</p>
<p>When <code>ForDebug</code> is true, we will not check that the list of new virtual registers does not contain uninitialized values.</p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a> </dd>
<dd>
ForDebug || All partial mappings have been set a register </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00733">733</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00331">getInstrMapping()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00149">llvm::RegisterBankInfo::ValueMapping::NumBreakDowns</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, and <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">print()</a>.</p>

</div>
</div>
<a id="a35dd3699ac135501fca0bf3c7087f311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35dd3699ac135501fca0bf3c7087f311">&#9670;&nbsp;</a></span>print()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::print </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ForDebug</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print this operands mapper on <code>OS</code> stream. </p>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00762">762</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00230">llvm::RegisterBankInfo::InstructionMapping::getID()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00331">getInstrMapping()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00655">llvm::MachineInstr::getMF()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00328">getMI()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00233">llvm::RegisterBankInfo::InstructionMapping::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00123">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00733">getVRegs()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00756">dump()</a>.</p>

</div>
</div>
<a id="a10302abbff4a2a12a2bdb34898882b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10302abbff4a2a12a2bdb34898882b2c">&#9670;&nbsp;</a></span>setVRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterBankInfo::OperandsMapper::setVRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PartialMapIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewVReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the virtual register of the <code>PartialMapIdx-th</code> partial mapping of the OpIdx-th operand to <code>NewVReg</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI()</a>.getOperand(OpIdx).<a class="el" href="MipsInstPrinter_8cpp.html#a85e8dc708ae90b1129b892cb8ae1500f">isReg()</a> </dd>
<dd>
<a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457" title="The final mapping of the instruction. ">getInstrMapping()</a>.getOperandMapping(OpIdx).<a class="el" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030" title="Get the size of a range. ">BreakDown.size()</a> &gt; PartialMapIdx </dd>
<dd>
NewReg != 0</dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>the <code>PartialMapIdx-th</code> register of the value mapping of the <code>OpIdx-th</code> operand has been set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="RegisterBankInfo_8cpp_source.html#l00718">718</a> of file <a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00331">getInstrMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/GlobalISel/<a class="el" href="RegisterBankInfo_8h_source.html">RegisterBankInfo.h</a></li>
<li>lib/CodeGen/GlobalISel/<a class="el" href="RegisterBankInfo_8cpp_source.html">RegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
