# AiEDA: 数字ASIC系统设计的智能AI设计框架

发布时间：2024年12月12日

`LLM应用

理由：该论文主要探讨了大型语言模型（LLMs）在硬件描述与设计自动化中的应用，特别是通过生成Verilog等硬件描述语言来提升VLSI系统设计效率。这属于LLM在实际工程中的应用，因此归类为“LLM应用”。` `芯片设计` `人工智能`

> AiEDA: Agentic AI Design Framework for Digital ASIC System Design

# 摘要

> 本文聚焦生成式人工智能（GenAI）与数字芯片设计的前沿进展，重点探讨了大型语言模型（LLMs）在硬件描述与设计自动化中的应用。LLMs以其生成类人内容的能力著称，现正被用于从自然语言输入生成Verilog等硬件描述语言（HDLs），旨在提升VLSI系统设计效率并降低成本。研究提出“AiEDA”框架，这是一个面向数字ASIC系统的智能设计流程，利用自主AI代理处理复杂设计任务。AiEDA通过开源工具链，简化了从概念设计到GDSII布局的流程，并以超低功耗关键词检测（KWS）数字ASIC设计为例展示了其应用。智能AI工作流程通过自动化集成多种设计工具，有望提升设计效率，加速开发进程，并应对硬件设计的复杂性。

> The paper addresses advancements in Generative Artificial Intelligence (GenAI) and digital chip design, highlighting the integration of Large Language Models (LLMs) in automating hardware description and design. LLMs, known for generating human-like content, are now being explored for creating hardware description languages (HDLs) like Verilog from natural language inputs. This approach aims to enhance productivity and reduce costs in VLSI system design. The study introduces "AiEDA", a proposed agentic design flow framework for digital ASIC systems, leveraging autonomous AI agents to manage complex design tasks. AiEDA is designed to streamline the transition from conceptual design to GDSII layout using an open-source toolchain. The framework is demonstrated through the design of an ultra-low-power digital ASIC for KeyWord Spotting (KWS). The use of agentic AI workflows promises to improve design efficiency by automating the integration of multiple design tools, thereby accelerating the development process and addressing the complexities of hardware design.

[Arxiv](https://arxiv.org/abs/2412.09745)