{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 11:17:24 2023 " "Info: Processing started: Tue Nov 07 11:17:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux_4to1_32bit -c mux_4to1_32bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_4to1_32bit -c mux_4to1_32bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[1\] Y\[9\] 17.422 ns Longest " "Info: Longest tpd from source pin \"S\[1\]\" to destination pin \"Y\[9\]\" is 17.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns S\[1\] 1 PIN PIN_AH13 48 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AH13; Fanout = 48; PIN Node = 'S\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "mux_4to1_32bit.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_2/mux_4to1_32bit.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.363 ns) + CELL(0.624 ns) 8.931 ns Mux22~0 2 COMB LCCOMB_X71_Y4_N8 1 " "Info: 2: + IC(7.363 ns) + CELL(0.624 ns) = 8.931 ns; Loc. = LCCOMB_X71_Y4_N8; Fanout = 1; COMB Node = 'Mux22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.987 ns" { S[1] Mux22~0 } "NODE_NAME" } } { "mux_4to1_32bit.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_2/mux_4to1_32bit.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 9.921 ns Mux22~1 3 COMB LCCOMB_X71_Y4_N2 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 9.921 ns; Loc. = LCCOMB_X71_Y4_N2; Fanout = 1; COMB Node = 'Mux22~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux22~0 Mux22~1 } "NODE_NAME" } } { "mux_4to1_32bit.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_2/mux_4to1_32bit.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.435 ns) + CELL(3.066 ns) 17.422 ns Y\[9\] 4 PIN PIN_W30 0 " "Info: 4: + IC(4.435 ns) + CELL(3.066 ns) = 17.422 ns; Loc. = PIN_W30; Fanout = 0; PIN Node = 'Y\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.501 ns" { Mux22~1 Y[9] } "NODE_NAME" } } { "mux_4to1_32bit.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/0_Prelab/Tugas_2/mux_4to1_32bit.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.258 ns ( 30.18 % ) " "Info: Total cell delay = 5.258 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.164 ns ( 69.82 % ) " "Info: Total interconnect delay = 12.164 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.422 ns" { S[1] Mux22~0 Mux22~1 Y[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.422 ns" { S[1] {} S[1]~combout {} Mux22~0 {} Mux22~1 {} Y[9] {} } { 0.000ns 0.000ns 7.363ns 0.366ns 4.435ns } { 0.000ns 0.944ns 0.624ns 0.624ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 11:17:24 2023 " "Info: Processing ended: Tue Nov 07 11:17:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
