Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jul  7 13:28:52 2021
| Host         : hyperk running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xczu6eg-ffvc900-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 138
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                            | 1          |
| TIMING-8  | Critical Warning | No common period between related clocks                          | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 1          |
| BSCK-10   | Warning          | ISERDESE3_parallel_clock_nets                                    | 9          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 5          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                 | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 98         |
| TIMING-24 | Warning          | Overridden Max delay datapath only                               | 4          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source           | 3          |
| CLKC-5    | Advisory         | BUFGCE with constant CE has BUFG driver                          | 5          |
| CLKC-8    | Advisory         | BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver        | 4          |
| CLKC-24   | Advisory         | MMCME4 with ZHOLD drives sequential IO not with CLKOUT0          | 3          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_pl_0 and clk_pl_3 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_3]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_pl_0 and clk_pl_3 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pl_0] -to [get_clocks clk_pl_3]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_pl_0 and clk_pl_3 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOSPI0SCLKI is not reached by a timing clock
Related violations: <none>

BSCK-10#1 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#2 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#3 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#4 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#5 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#6 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#7 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#8 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

BSCK-10#9 Warning
ISERDESE3_parallel_clock_nets  
ISERDESE3 cell B64_S[2].Ad9229Core_b/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3 has sub-optimal clocking topology for pins B64_S[2].Ad9229Core_b/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK (driver: B64_S[2].Ad9229Core_b/U_serClk) and B64_S[2].Ad9229Core_b/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV (driver: B64_S[2].Ad9229Core_b/U_BUFGCE_DIV). These pins should be driven by parallel global clock buffers by utilizing BUFGCE_DIV cell for the ISERDESE3 CLKDIV pin.
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net MercuryXU1_i/ps_spi_0_sck_iobuf/O is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): MercuryXU1_i/ps_spi_0_sck_iobuf/IO
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC0_DA0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ADC0_DA0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ADC0_DA1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ADC0_DA1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ADC0_DB0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ADC0_DB0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ADC0_DB1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ADC0_DB1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ADC0_DC0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ADC0_DC0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ADC0_DC1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ADC0_DC1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ADC0_DD0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ADC0_DD0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ADC0_DD1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ADC0_DD1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ADC0_FCLK_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ADC0_FCLK_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ADC1_DA0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ADC1_DA0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ADC1_DA1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ADC1_DA1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ADC1_DB0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ADC1_DB0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on ADC1_DB1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on ADC1_DB1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on ADC1_DC0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on ADC1_DC0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on ADC1_DC1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on ADC1_DC1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on ADC1_DD0_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on ADC1_DD0_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ADC1_DD1_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ADC1_DD1_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ADC1_FCLK_n relative to clock(s) clkin0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ADC1_FCLK_p relative to clock(s) clkin0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on ADC2_DA0_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on ADC2_DA0_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on ADC2_DA1_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on ADC2_DA1_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on ADC2_DB0_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on ADC2_DB0_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on ADC2_DB1_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on ADC2_DB1_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on ADC2_DC0_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on ADC2_DC0_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on ADC2_DC1_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on ADC2_DC1_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on ADC2_DD0_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on ADC2_DD0_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on ADC2_DD1_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on ADC2_DD1_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on ADC2_FCLK_n relative to clock(s) clkin2
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on ADC2_FCLK_p relative to clock(s) clkin2
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on ADC3_DA0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on ADC3_DA0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on ADC3_DA1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on ADC3_DA1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on ADC3_DB0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on ADC3_DB0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on ADC3_DB1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on ADC3_DB1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on ADC3_DC0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on ADC3_DC0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on ADC3_DC1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on ADC3_DC1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on ADC3_DD0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on ADC3_DD0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on ADC3_DD1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on ADC3_DD1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on ADC3_FCLK_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on ADC3_FCLK_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on ADC4_DA0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on ADC4_DA0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on ADC4_DA1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on ADC4_DA1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on ADC4_DB0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on ADC4_DB0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on ADC4_DB1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on ADC4_DB1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on ADC4_DC0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on ADC4_DC0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on ADC4_DC1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on ADC4_DC1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on ADC4_DD0_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on ADC4_DD0_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on ADC4_DD1_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on ADC4_DD1_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on ADC4_FCLK_n relative to clock(s) clkin3
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on ADC4_FCLK_p relative to clock(s) clkin3
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on ADC0_SEN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on ADC1_SEN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on ADC2_SEN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on ADC3_SEN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on ADC4_SEN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on ADC_PDN relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on ADC_RST relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on Led2_N relative to clock(s) clk_pl_1
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 185 in the Timing Constraints window in Vivado IDE) between clocks clk_out4_b65_62p5_clk_wiz_0_b65_mmcm_3 and clk_pl_3 overrides a set_max_delay -datapath_only (position 188). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 185 in the Timing Constraints window in Vivado IDE) between clocks clk_out4_b65_62p5_clk_wiz_0_b65_mmcm_3 and clk_pl_3 overrides a set_max_delay -datapath_only (position 192). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 185 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_3 and clk_out4_b65_62p5_clk_wiz_0_b65_mmcm_3 overrides a set_max_delay -datapath_only (position 186). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 185 in the Timing Constraints window in Vivado IDE) between clocks clk_pl_3 and clk_out4_b65_62p5_clk_wiz_0_b65_mmcm_3 overrides a set_max_delay -datapath_only (position 190). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 2.667 -name clkin0 [get_ports ADC0_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/src/MercuryXU1_NuPRISM.xdc (Line: 295))
Previous: create_clock -period 2.667 [get_ports ADC0_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/Vivado_NuPRISM/MercuryXU1_NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-7#2 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 2.667 -name clkin2 [get_ports ADC2_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/src/MercuryXU1_NuPRISM.xdc (Line: 297))
Previous: create_clock -period 2.667 [get_ports ADC2_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/Vivado_NuPRISM/MercuryXU1_NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc (Line: 56))
Related violations: <none>

XDCC-7#3 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 2.667 -name clkin3 [get_ports ADC3_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/src/MercuryXU1_NuPRISM.xdc (Line: 298))
Previous: create_clock -period 2.667 [get_ports ADC3_DCLK_p] (Source: /home/ab/Desktop/XU1_petalinux_rev6/Vivado_NuPRISM/MercuryXU1_NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc (Line: 56))
Related violations: <none>

CLKC-5#1 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell B64_S[0].Ad9229Core_b/U_serClk B64_S[0].Ad9229Core_b/U_serClk/I pin (and CE pin not ACTIVE) is driven by BUFGCE clock buffer B64_C[1].serdes_clock/inst/clkout2_buf. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-5#2 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell B64_S[1].Ad9229Core_b/U_serClk B64_S[1].Ad9229Core_b/U_serClk/I pin (and CE pin not ACTIVE) is driven by BUFGCE clock buffer B64_C[1].serdes_clock/inst/clkout2_buf. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-5#3 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell B64_S[2].Ad9229Core_b/U_serClk B64_S[2].Ad9229Core_b/U_serClk/I pin (and CE pin not ACTIVE) is driven by BUFGCE clock buffer B64_C[2].serdes_clock/inst/clkout2_buf. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-5#4 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell B64_S[3].Ad9229Core_b/U_serClk B64_S[3].Ad9229Core_b/U_serClk/I pin (and CE pin not ACTIVE) is driven by BUFGCE clock buffer B64_C[3].serdes_clock/inst/clkout2_buf. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-5#5 Advisory
BUFGCE with constant CE has BUFG driver  
The BUFGCE cell B64_S[4].Ad9229Core_b/U_serClk B64_S[4].Ad9229Core_b/U_serClk/I pin (and CE pin not ACTIVE) is driven by BUFGCE clock buffer B64_C[3].serdes_clock/inst/clkout2_buf. This may be an unnecessary use of multiple clocking resources and should be reviewed. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-8#1 Advisory
BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  
The BUFGCE_DIV cell B64_S[0].Ad9229Core_b/U_BUFGCE_DIV B64_S[0].Ad9229Core_b/U_BUFGCE_DIV/I pin (and CE is ACTIVE or BUFGCE_DIVIDE is not 1) is driven by BUFGCE clock buffer B64_C[1].serdes_clock/inst/clkout2_buf. It should be reconnected in parallel to the driving clock buffer in order to reduce skew. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-8#2 Advisory
BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  
The BUFGCE_DIV cell B64_S[1].Ad9229Core_b/U_BUFGCE_DIV B64_S[1].Ad9229Core_b/U_BUFGCE_DIV/I pin (and CE is ACTIVE or BUFGCE_DIVIDE is not 1) is driven by BUFGCE clock buffer B64_C[1].serdes_clock/inst/clkout2_buf. It should be reconnected in parallel to the driving clock buffer in order to reduce skew. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-8#3 Advisory
BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  
The BUFGCE_DIV cell B64_S[3].Ad9229Core_b/U_BUFGCE_DIV B64_S[3].Ad9229Core_b/U_BUFGCE_DIV/I pin (and CE is ACTIVE or BUFGCE_DIVIDE is not 1) is driven by BUFGCE clock buffer B64_C[3].serdes_clock/inst/clkout2_buf. It should be reconnected in parallel to the driving clock buffer in order to reduce skew. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-8#4 Advisory
BUFGCE_DIV with active CE or DIVIDE not 1 has BUFG driver  
The BUFGCE_DIV cell B64_S[4].Ad9229Core_b/U_BUFGCE_DIV B64_S[4].Ad9229Core_b/U_BUFGCE_DIV/I pin (and CE is ACTIVE or BUFGCE_DIVIDE is not 1) is driven by BUFGCE clock buffer B64_C[3].serdes_clock/inst/clkout2_buf. It should be reconnected in parallel to the driving clock buffer in order to reduce skew. Cascaded buffers introduce skew that can lead to difficult or impossible timing closure.
Related violations: <none>

CLKC-24#1 Advisory
MMCME4 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME4 cell B64_C[1].serdes_clock/inst/mmcme4_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>

CLKC-24#2 Advisory
MMCME4 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME4 cell B64_C[2].serdes_clock/inst/mmcme4_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>

CLKC-24#3 Advisory
MMCME4 with ZHOLD drives sequential IO not with CLKOUT0  
The MMCME4 cell B64_C[3].serdes_clock/inst/mmcme4_adv_inst has COMPENSATION value ZHOLD, but CLKOUT1 output drives sequential IO cells. In order to achieve insertion delay and phase-alignment for the IO sequential cells, CLKOUT0 must be used.
Related violations: <none>


