Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:43:51 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sha1
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.701ns (40.471%)  route 2.502ns (59.529%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.022    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, estimated)        0.000     7.022    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.130    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, estimated)        0.436     7.566    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.609    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, routed)           0.011     7.620    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.868    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, estimated)        0.000     7.868    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.017    A_reg[31]_i_3/O[3]
    SLICE_X15Y49         net (fo=1, estimated)        0.344     8.361    data2[31]
    SLICE_X15Y49         LUT6 (Prop_lut6_I2_O)        0.043     8.404    A[31]_i_1/O
    SLICE_X15Y49         net (fo=1, routed)           0.052     8.456    A[31]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[31]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.663ns (39.804%)  route 2.515ns (60.196%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 7.902 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.022    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, estimated)        0.000     7.022    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.130    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, estimated)        0.436     7.566    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.609    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, routed)           0.011     7.620    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.868    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, estimated)        0.000     7.868    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.979    A_reg[31]_i_3/O[2]
    SLICE_X11Y49         net (fo=1, estimated)        0.357     8.336    data2[30]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.043     8.379    A[30]_i_1/O
    SLICE_X11Y49         net (fo=1, routed)           0.052     8.431    A[30]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y49         net (fo=911, estimated)      1.321     7.902    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.169    
                         clock uncertainty           -0.035     8.134    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.040     8.174    A_reg[30]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.664ns (39.923%)  route 2.504ns (60.077%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.076    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, estimated)        0.436     7.512    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.555    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, routed)           0.011     7.566    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.814    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, estimated)        0.000     7.814    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.980    A_reg[27]_i_3/O[1]
    SLICE_X15Y49         net (fo=1, estimated)        0.346     8.326    data2[25]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.043     8.369    A[25]_i_1/O
    SLICE_X15Y49         net (fo=1, routed)           0.052     8.421    A[25]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[25]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.718ns (41.538%)  route 2.418ns (58.462%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.022    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, estimated)        0.000     7.022    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.130    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, estimated)        0.436     7.566    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.609    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, routed)           0.011     7.620    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.868    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, estimated)        0.000     7.868    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.034    A_reg[31]_i_3/O[1]
    SLICE_X15Y49         net (fo=1, estimated)        0.259     8.293    data2[29]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.043     8.336    A[29]_i_1/O
    SLICE_X15Y49         net (fo=1, routed)           0.053     8.389    A[29]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y49         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[29]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.609ns (38.780%)  route 2.540ns (61.220%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.076    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, estimated)        0.436     7.512    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.555    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, routed)           0.011     7.566    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.814    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, estimated)        0.000     7.814    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.925    A_reg[27]_i_3/O[2]
    SLICE_X16Y48         net (fo=1, estimated)        0.386     8.311    data2[26]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.043     8.354    A[26]_i_1/O
    SLICE_X16Y48         net (fo=1, routed)           0.048     8.402    A[26]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[26]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.539ns (37.739%)  route 2.539ns (62.261%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.921    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, estimated)        0.436     7.357    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.400    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, routed)           0.011     7.411    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.659    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, estimated)        0.000     7.659    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.808    A_reg[19]_i_3/O[3]
    SLICE_X15Y48         net (fo=1, estimated)        0.427     8.235    data2[19]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.278    A[19]_i_1/O
    SLICE_X15Y48         net (fo=1, routed)           0.053     8.331    A[19]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[19]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.610ns (39.636%)  route 2.452ns (60.364%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.867    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, estimated)        0.000     6.867    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.975    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, estimated)        0.436     7.411    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.454    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, routed)           0.011     7.465    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.713    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, estimated)        0.000     7.713    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.879    A_reg[23]_i_3/O[1]
    SLICE_X15Y48         net (fo=1, estimated)        0.341     8.220    data2[21]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.263    A[21]_i_1/O
    SLICE_X15Y48         net (fo=1, routed)           0.052     8.315    A[21]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[21]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.663ns (40.551%)  route 2.438ns (59.449%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.022    A_reg[23]_i_2/CO[3]
    SLICE_X12Y48         net (fo=1, estimated)        0.000     7.022    A_reg[23]_i_2_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.130    A_reg[27]_i_2/O[0]
    SLICE_X13Y48         net (fo=3, estimated)        0.436     7.566    A_reg[27]_i_2_n_7
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.043     7.609    A[27]_i_15/O
    SLICE_X13Y48         net (fo=1, routed)           0.011     7.620    A[27]_i_15_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.868    A_reg[27]_i_3/CO[3]
    SLICE_X13Y49         net (fo=1, estimated)        0.000     7.868    A_reg[27]_i_3_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.979    A_reg[31]_i_3/O[0]
    SLICE_X16Y49         net (fo=1, estimated)        0.282     8.261    data2[28]
    SLICE_X16Y49         LUT6 (Prop_lut6_I2_O)        0.043     8.304    A[28]_i_1/O
    SLICE_X16Y49         net (fo=1, routed)           0.050     8.354    A[28]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y49         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[28]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.609ns (39.738%)  route 2.440ns (60.262%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 7.902 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.076    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, estimated)        0.436     7.512    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.555    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, routed)           0.011     7.566    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.814    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, estimated)        0.000     7.814    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.925    A_reg[27]_i_3/O[0]
    SLICE_X11Y48         net (fo=1, estimated)        0.282     8.207    data2[24]
    SLICE_X11Y48         LUT6 (Prop_lut6_I1_O)        0.043     8.250    A[24]_i_1/O
    SLICE_X11Y48         net (fo=1, routed)           0.052     8.302    A[24]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X11Y48         net (fo=911, estimated)      1.321     7.902    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.169    
                         clock uncertainty           -0.035     8.134    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.040     8.174    A_reg[24]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.501ns (36.708%)  route 2.588ns (63.292%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.921    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, estimated)        0.436     7.357    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.400    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, routed)           0.011     7.411    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.659    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, estimated)        0.000     7.659    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.770    A_reg[19]_i_3/O[2]
    SLICE_X16Y48         net (fo=1, estimated)        0.479     8.249    data2[18]
    SLICE_X16Y48         LUT6 (Prop_lut6_I1_O)        0.043     8.292    A[18]_i_1/O
    SLICE_X16Y48         net (fo=1, routed)           0.050     8.342    A[18]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[18]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.647ns (40.387%)  route 2.431ns (59.613%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.658    A_reg[11]_i_19/CO[3]
    SLICE_X14Y45         net (fo=1, estimated)        0.000     5.658    A_reg[11]_i_19_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.712    A_reg[15]_i_19/CO[3]
    SLICE_X14Y46         net (fo=1, estimated)        0.000     5.712    A_reg[15]_i_19_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.863    A_reg[19]_i_19/O[3]
    SLICE_X16Y47         net (fo=3, estimated)        0.408     6.271    A_reg[19]_i_19_n_4
    SLICE_X16Y47         LUT3 (Prop_lut3_I1_O)        0.043     6.314    A[19]_i_7/O
    SLICE_X12Y46         net (fo=1, estimated)        0.371     6.685    A[19]_i_7_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.968    A_reg[19]_i_2/CO[3]
    SLICE_X12Y47         net (fo=1, estimated)        0.000     6.968    A_reg[19]_i_2_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.076    A_reg[23]_i_2/O[0]
    SLICE_X13Y47         net (fo=3, estimated)        0.436     7.512    A_reg[23]_i_2_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.043     7.555    A[23]_i_15/O
    SLICE_X13Y47         net (fo=1, routed)           0.011     7.566    A[23]_i_15_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.814    A_reg[23]_i_3/CO[3]
    SLICE_X13Y48         net (fo=1, estimated)        0.000     7.814    A_reg[23]_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.963    A_reg[27]_i_3/O[3]
    SLICE_X16Y48         net (fo=1, estimated)        0.277     8.240    data2[27]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.283    A[27]_i_1/O
    SLICE_X16Y48         net (fo=1, routed)           0.048     8.331    A[27]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[27]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.556ns (38.706%)  route 2.464ns (61.294%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.921    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, estimated)        0.436     7.357    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.400    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, routed)           0.011     7.411    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.659    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, estimated)        0.000     7.659    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.825    A_reg[19]_i_3/O[1]
    SLICE_X15Y48         net (fo=1, estimated)        0.353     8.178    data2[17]
    SLICE_X15Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.221    A[17]_i_1/O
    SLICE_X15Y48         net (fo=1, routed)           0.052     8.273    A[17]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[17]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.555ns (38.701%)  route 2.463ns (61.299%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.867    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, estimated)        0.000     6.867    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.975    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, estimated)        0.436     7.411    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.454    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, routed)           0.011     7.465    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.713    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, estimated)        0.000     7.713    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.824    A_reg[23]_i_3/O[0]
    SLICE_X15Y47         net (fo=1, estimated)        0.351     8.175    data2[20]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.043     8.218    A[20]_i_1/O
    SLICE_X15Y47         net (fo=1, routed)           0.053     8.271    A[20]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y47         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[20]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.555ns (38.739%)  route 2.459ns (61.261%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.867    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, estimated)        0.000     6.867    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.975    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, estimated)        0.436     7.411    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.454    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, routed)           0.011     7.465    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.713    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, estimated)        0.000     7.713    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.824    A_reg[23]_i_3/O[2]
    SLICE_X15Y48         net (fo=1, estimated)        0.348     8.172    data2[22]
    SLICE_X15Y48         LUT6 (Prop_lut6_I1_O)        0.043     8.215    A[22]_i_1/O
    SLICE_X15Y48         net (fo=1, routed)           0.052     8.267    A[22]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y48         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[22]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.593ns (39.227%)  route 2.468ns (60.773%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.867    A_reg[15]_i_2/CO[3]
    SLICE_X12Y46         net (fo=1, estimated)        0.000     6.867    A_reg[15]_i_2_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.975    A_reg[19]_i_2/O[0]
    SLICE_X13Y46         net (fo=3, estimated)        0.436     7.411    A_reg[19]_i_2_n_7
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.043     7.454    A[19]_i_15/O
    SLICE_X13Y46         net (fo=1, routed)           0.011     7.465    A[19]_i_15_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.713    A_reg[19]_i_3/CO[3]
    SLICE_X13Y47         net (fo=1, estimated)        0.000     7.713    A_reg[19]_i_3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.862    A_reg[23]_i_3/O[3]
    SLICE_X16Y48         net (fo=1, estimated)        0.360     8.222    data2[23]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.043     8.265    A[23]_i_1/O
    SLICE_X16Y48         net (fo=1, routed)           0.049     8.314    A[23]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[23]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.472ns (37.570%)  route 2.446ns (62.430%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.580    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, estimated)        0.000     7.580    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.729    A_reg[15]_i_3/O[3]
    SLICE_X15Y45         net (fo=1, estimated)        0.347     8.076    data2[15]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     8.119    A[15]_i_1/O
    SLICE_X15Y45         net (fo=1, routed)           0.052     8.171    A[15]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[15]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.434ns (36.902%)  route 2.452ns (63.098%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.580    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, estimated)        0.000     7.580    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.691    A_reg[15]_i_3/O[0]
    SLICE_X15Y45         net (fo=1, estimated)        0.353     8.044    data2[12]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     8.087    A[12]_i_1/O
    SLICE_X15Y45         net (fo=1, routed)           0.052     8.139    A[12]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[12]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.501ns (38.646%)  route 2.383ns (61.354%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.755    A_reg[11]_i_19/O[3]
    SLICE_X15Y44         net (fo=3, estimated)        0.436     6.191    A_reg[11]_i_19_n_4
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     6.234    A[11]_i_11/O
    SLICE_X12Y44         net (fo=1, estimated)        0.296     6.530    A[11]_i_11_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.813    A_reg[11]_i_3/CO[3]
    SLICE_X12Y45         net (fo=1, estimated)        0.000     6.813    A_reg[11]_i_3_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.921    A_reg[15]_i_2/O[0]
    SLICE_X13Y45         net (fo=3, estimated)        0.436     7.357    A_reg[15]_i_2_n_7
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.043     7.400    A[15]_i_15/O
    SLICE_X13Y45         net (fo=1, routed)           0.011     7.411    A[15]_i_15_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.659    A_reg[15]_i_3/CO[3]
    SLICE_X13Y46         net (fo=1, estimated)        0.000     7.659    A_reg[15]_i_3_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.770    A_reg[19]_i_3/O[0]
    SLICE_X15Y47         net (fo=1, estimated)        0.272     8.042    data2[16]
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.043     8.085    A[16]_i_1/O
    SLICE_X15Y47         net (fo=1, routed)           0.052     8.137    A[16]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y47         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[16]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.489ns (38.695%)  route 2.359ns (61.305%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.580    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, estimated)        0.000     7.580    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.746    A_reg[15]_i_3/O[1]
    SLICE_X15Y45         net (fo=1, estimated)        0.259     8.005    data2[13]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.043     8.048    A[13]_i_1/O
    SLICE_X15Y45         net (fo=1, routed)           0.053     8.101    A[13]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[13]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.360ns (35.435%)  route 2.478ns (64.565%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     7.617    A_reg[11]_i_2/O[3]
    SLICE_X17Y44         net (fo=1, estimated)        0.379     7.996    data2[11]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.043     8.039    A[11]_i_1/O
    SLICE_X17Y44         net (fo=1, routed)           0.052     8.091    A[11]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.190    
                         clock uncertainty           -0.035     8.155    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.195    A_reg[11]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.434ns (37.797%)  route 2.360ns (62.203%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.580    A_reg[11]_i_2/CO[3]
    SLICE_X13Y45         net (fo=1, estimated)        0.000     7.580    A_reg[11]_i_2_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.691    A_reg[15]_i_3/O[2]
    SLICE_X15Y45         net (fo=1, estimated)        0.261     7.952    data2[14]
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.043     7.995    A[14]_i_1/O
    SLICE_X15Y45         net (fo=1, routed)           0.052     8.047    A[14]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y45         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[14]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.330ns (34.862%)  route 2.485ns (65.138%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     6.734    A_reg[7]_i_3/CO[3]
    SLICE_X12Y44         net (fo=1, estimated)        0.000     6.734    A_reg[7]_i_3_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.842    A_reg[11]_i_3/O[0]
    SLICE_X13Y44         net (fo=3, estimated)        0.436     7.278    A_reg[11]_i_3_n_7
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.043     7.321    A[11]_i_7/O
    SLICE_X13Y44         net (fo=1, routed)           0.011     7.332    A[11]_i_7_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.255     7.587    A_reg[11]_i_2/O[2]
    SLICE_X16Y44         net (fo=1, estimated)        0.388     7.975    data2[10]
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.043     8.018    A[10]_i_1/O
    SLICE_X16Y44         net (fo=1, routed)           0.050     8.068    A[10]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.289     8.211    
                         clock uncertainty           -0.035     8.176    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.047     8.223    A_reg[10]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.247ns (33.324%)  route 2.495ns (66.676%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.541    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, estimated)        0.000     6.541    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.649    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, estimated)        0.436     7.085    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.128    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, routed)           0.011     7.139    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248     7.387    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, estimated)        0.000     7.387    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.553    A_reg[11]_i_2/O[1]
    SLICE_X17Y44         net (fo=1, estimated)        0.345     7.898    data2[9]
    SLICE_X17Y44         LUT3 (Prop_lut3_I1_O)        0.043     7.941    A[9]_i_1/O
    SLICE_X17Y44         net (fo=1, routed)           0.052     7.993    A[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[9]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 A_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.280ns (34.726%)  route 2.406ns (65.274%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y48         net (fo=911, estimated)      1.492     4.253    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.175     4.428    A_reg[27]/Q
    SLICE_X16Y43         net (fo=9, estimated)        0.597     5.025    p_0_in1_in[0]
    SLICE_X16Y43         LUT3 (Prop_lut3_I0_O)        0.043     5.068    A[7]_i_26/O
    SLICE_X14Y43         net (fo=1, estimated)        0.283     5.351    A[7]_i_26_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.604    A_reg[7]_i_19/CO[3]
    SLICE_X14Y44         net (fo=1, estimated)        0.000     5.604    A_reg[7]_i_19_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.769    A_reg[11]_i_19/O[1]
    SLICE_X11Y43         net (fo=3, estimated)        0.437     6.206    A_reg[11]_i_19_n_6
    SLICE_X11Y43         LUT3 (Prop_lut3_I1_O)        0.043     6.249    A[7]_i_9/O
    SLICE_X12Y43         net (fo=1, estimated)        0.283     6.532    A[7]_i_9_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.222     6.754    A_reg[7]_i_3/O[3]
    SLICE_X13Y43         net (fo=3, estimated)        0.390     7.144    A_reg[7]_i_3_n_4
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.187    A[7]_i_4/O
    SLICE_X13Y43         net (fo=1, routed)           0.011     7.198    A[7]_i_4_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     7.380    A_reg[7]_i_2/CO[3]
    SLICE_X13Y44         net (fo=1, estimated)        0.000     7.380    A_reg[7]_i_2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.491    A_reg[11]_i_2/O[0]
    SLICE_X15Y44         net (fo=1, estimated)        0.353     7.844    data2[8]
    SLICE_X15Y44         LUT3 (Prop_lut3_I1_O)        0.043     7.887    A[8]_i_1/O
    SLICE_X15Y44         net (fo=1, routed)           0.052     7.939    A[8]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y44         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[8]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.088ns (29.614%)  route 2.586ns (70.387%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.901 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.541    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, estimated)        0.000     6.541    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.649    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, estimated)        0.436     7.085    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.128    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, routed)           0.011     7.139    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.255     7.394    A_reg[7]_i_2/O[2]
    SLICE_X17Y44         net (fo=1, estimated)        0.435     7.829    data2[6]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.872    A[6]_i_1/O
    SLICE_X17Y44         net (fo=1, routed)           0.053     7.925    A[6]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y44         net (fo=911, estimated)      1.320     7.901    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.168    
                         clock uncertainty           -0.035     8.133    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.040     8.173    A_reg[6]
  -------------------------------------------------------------------
                         required time                          8.173    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.118ns (30.664%)  route 2.528ns (69.336%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     6.541    A_reg[3]_i_2/CO[3]
    SLICE_X12Y43         net (fo=1, estimated)        0.000     6.541    A_reg[3]_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.649    A_reg[7]_i_3/O[0]
    SLICE_X13Y43         net (fo=3, estimated)        0.436     7.085    A_reg[7]_i_3_n_7
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.043     7.128    A[7]_i_7/O
    SLICE_X13Y43         net (fo=1, routed)           0.011     7.139    A[7]_i_7_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.285     7.424    A_reg[7]_i_2/O[3]
    SLICE_X17Y43         net (fo=1, estimated)        0.377     7.801    data2[7]
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.844    A[7]_i_1/O
    SLICE_X17Y43         net (fo=1, routed)           0.053     7.897    A[7]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X17Y43         net (fo=911, estimated)      1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.167    
                         clock uncertainty           -0.035     8.132    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.040     8.172    A_reg[7]
  -------------------------------------------------------------------
                         required time                          8.172    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.070ns (30.286%)  route 2.463ns (69.714%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.301     6.593    A_reg[3]_i_2/O[3]
    SLICE_X13Y42         net (fo=3, estimated)        0.390     6.983    A_reg[3]_i_2_n_4
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     7.026    A[3]_i_11/O
    SLICE_X13Y42         net (fo=1, routed)           0.011     7.037    A[3]_i_11_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     7.219    A_reg[3]_i_3/CO[3]
    SLICE_X13Y43         net (fo=1, estimated)        0.000     7.219    A_reg[3]_i_3_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.330    A_reg[7]_i_2/O[0]
    SLICE_X16Y44         net (fo=1, estimated)        0.363     7.693    data2[4]
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.736    A[4]_i_1/O
    SLICE_X16Y44         net (fo=1, routed)           0.048     7.784    A[4]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.047     8.201    A_reg[4]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.125ns (32.235%)  route 2.365ns (67.765%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 7.900 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.301     6.593    A_reg[3]_i_2/O[3]
    SLICE_X13Y42         net (fo=3, estimated)        0.390     6.983    A_reg[3]_i_2_n_4
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     7.026    A[3]_i_11/O
    SLICE_X13Y42         net (fo=1, routed)           0.011     7.037    A[3]_i_11_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     7.219    A_reg[3]_i_3/CO[3]
    SLICE_X13Y43         net (fo=1, estimated)        0.000     7.219    A_reg[3]_i_3_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.385    A_reg[7]_i_2/O[1]
    SLICE_X15Y43         net (fo=1, estimated)        0.261     7.646    data2[5]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.689    A[5]_i_1/O
    SLICE_X15Y43         net (fo=1, routed)           0.052     7.741    A[5]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X15Y43         net (fo=911, estimated)      1.319     7.900    clk_i_IBUF_BUFG
                         clock pessimism              0.290     8.190    
                         clock uncertainty           -0.035     8.155    
    SLICE_X15Y43         FDRE (Setup_fdre_C_D)        0.040     8.195    A_reg[5]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.919ns (27.117%)  route 2.470ns (72.883%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     6.563    A_reg[3]_i_2/O[2]
    SLICE_X13Y42         net (fo=3, estimated)        0.402     6.965    A_reg[3]_i_2_n_5
    SLICE_X13Y42         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     7.180    A_reg[3]_i_3/O[3]
    SLICE_X16Y44         net (fo=1, estimated)        0.369     7.549    data2[3]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.043     7.592    A[3]_i_1/O
    SLICE_X16Y44         net (fo=1, routed)           0.048     7.640    A[3]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.047     8.201    A_reg[3]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_i rise@4.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.853ns (25.470%)  route 2.496ns (74.530%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 7.922 - 4.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    P23                                               0.000     0.000    clk_i
    P23                  net (fo=0)                   0.000     0.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_i_IBUF_BUFG_inst/O
    SLICE_X14Y41         net (fo=911, estimated)      1.490     4.251    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.175     4.426    round_reg[0]/Q
    SLICE_X14Y41         net (fo=25, estimated)       0.284     4.710    round_reg[0]_n_0
    SLICE_X14Y41         LUT2 (Prop_lut2_I1_O)        0.043     4.753    W0[31]_i_4/O
    SLICE_X12Y41         net (fo=8, estimated)        0.334     5.087    W0[31]_i_4_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.130    A[31]_i_29/O
    SLICE_X12Y41         net (fo=43, estimated)       0.514     5.644    A[31]_i_29_n_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.043     5.687    A[3]_i_17/O
    SLICE_X12Y41         net (fo=2, estimated)        0.314     6.001    SHA1_ft_BCD[0]
    SLICE_X12Y41         LUT3 (Prop_lut3_I2_O)        0.043     6.044    A[3]_i_6/O
    SLICE_X12Y42         net (fo=2, estimated)        0.198     6.242    A[3]_i_6_n_0
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.043     6.285    A[3]_i_9/O
    SLICE_X12Y42         net (fo=1, routed)           0.007     6.292    A[3]_i_9_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     6.563    A_reg[3]_i_2/O[2]
    SLICE_X13Y42         net (fo=3, estimated)        0.308     6.871    A_reg[3]_i_2_n_5
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.043     6.914    A[3]_i_12/O
    SLICE_X13Y42         net (fo=1, routed)           0.011     6.925    A[3]_i_12_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.106     7.031    A_reg[3]_i_3/O[2]
    SLICE_X16Y44         net (fo=1, estimated)        0.477     7.508    data2[2]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.043     7.551    A[2]_i_1/O
    SLICE_X16Y44         net (fo=1, routed)           0.049     7.600    A[2]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      4.000     4.000    
    P23                                               0.000     4.000    clk_i
    P23                  net (fo=0)                   0.000     4.000    clk_i
    P23                  IBUF (Prop_ibuf_I_O)         0.692     4.692    clk_i_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     6.498    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.581    clk_i_IBUF_BUFG_inst/O
    SLICE_X16Y44         net (fo=911, estimated)      1.341     7.922    clk_i_IBUF_BUFG
                         clock pessimism              0.267     8.189    
                         clock uncertainty           -0.035     8.154    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.047     8.201    A_reg[2]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  0.601    




