/// Auto-generated register definitions for TCC0
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21g18a::tcc0 {

// ============================================================================
// TCC0 - Timer Counter Control 0
// Base Address: 0x42002000
// ============================================================================

/// TCC0 Register Structure
struct TCC0_Registers {

    /// Control A
    /// Offset: 0x0000
    volatile uint32_t CTRLA;

    /// Control B Clear
    /// Offset: 0x0004
    volatile uint8_t CTRLBCLR;

    /// Control B Set
    /// Offset: 0x0005
    volatile uint8_t CTRLBSET;
    uint8_t RESERVED_0006[2]; ///< Reserved

    /// Synchronization Busy
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t SYNCBUSY;

    /// Recoverable Fault A Configuration
    /// Offset: 0x000C
    volatile uint32_t FCTRLA;

    /// Recoverable Fault B Configuration
    /// Offset: 0x0010
    volatile uint32_t FCTRLB;

    /// Waveform Extension Configuration
    /// Offset: 0x0014
    volatile uint32_t WEXCTRL;

    /// Driver Control
    /// Offset: 0x0018
    volatile uint32_t DRVCTRL;
    uint8_t RESERVED_001C[2]; ///< Reserved

    /// Debug Control
    /// Offset: 0x001E
    volatile uint8_t DBGCTRL;
    uint8_t RESERVED_001F[1]; ///< Reserved

    /// Event Control
    /// Offset: 0x0020
    volatile uint32_t EVCTRL;

    /// Interrupt Enable Clear
    /// Offset: 0x0024
    volatile uint32_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x0028
    volatile uint32_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x002C
    volatile uint32_t INTFLAG;

    /// Status
    /// Offset: 0x0030
    /// Reset value: 0x00000001
    volatile uint32_t STATUS;

    /// Count
    /// Offset: 0x0034
    volatile uint32_t COUNT;

    /// Count
    /// Offset: 0x0034
    volatile uint32_t COUNT_DITH4;

    /// Count
    /// Offset: 0x0034
    volatile uint32_t COUNT_DITH5;

    /// Count
    /// Offset: 0x0034
    volatile uint32_t COUNT_DITH6;

    /// Pattern
    /// Offset: 0x0038
    volatile uint16_t PATT;
    uint8_t RESERVED_003A[2]; ///< Reserved

    /// Waveform Control
    /// Offset: 0x003C
    volatile uint32_t WAVE;

    /// Period
    /// Offset: 0x0040
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PER;

    /// Period
    /// Offset: 0x0040
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PER_DITH4;

    /// Period
    /// Offset: 0x0040
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PER_DITH5;

    /// Period
    /// Offset: 0x0040
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PER_DITH6;

    /// Compare and Capture
    /// Offset: 0x0044
    volatile uint32_t CC[4];

    /// Compare and Capture
    /// Offset: 0x0044
    volatile uint32_t CC[4]_DITH4;

    /// Compare and Capture
    /// Offset: 0x0044
    volatile uint32_t CC[4]_DITH5;

    /// Compare and Capture
    /// Offset: 0x0044
    volatile uint32_t CC[4]_DITH6;
    uint8_t RESERVED_0048[28]; ///< Reserved

    /// Pattern Buffer
    /// Offset: 0x0064
    volatile uint16_t PATTB;
    uint8_t RESERVED_0066[2]; ///< Reserved

    /// Waveform Control Buffer
    /// Offset: 0x0068
    volatile uint32_t WAVEB;

    /// Period Buffer
    /// Offset: 0x006C
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PERB;

    /// Period Buffer
    /// Offset: 0x006C
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PERB_DITH4;

    /// Period Buffer
    /// Offset: 0x006C
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PERB_DITH5;

    /// Period Buffer
    /// Offset: 0x006C
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t PERB_DITH6;

    /// Compare and Capture Buffer
    /// Offset: 0x0070
    volatile uint32_t CCB[4];

    /// Compare and Capture Buffer
    /// Offset: 0x0070
    volatile uint32_t CCB[4]_DITH4;

    /// Compare and Capture Buffer
    /// Offset: 0x0070
    volatile uint32_t CCB[4]_DITH5;

    /// Compare and Capture Buffer
    /// Offset: 0x0070
    volatile uint32_t CCB[4]_DITH6;
};

static_assert(sizeof(TCC0_Registers) >= 116, "TCC0_Registers size mismatch");

/// TCC0 peripheral instance
constexpr TCC0_Registers* TCC0 = 
    reinterpret_cast<TCC0_Registers*>(0x42002000);

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::tcc0
