QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap fir_compiler_v5_2_6 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v5_2_6 
Modifying modelsim.ini
QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:33:33 on Jul 13,2023
vcom -64 -93 -work fir_compiler_v5_2_6 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/fir_compiler_v5_2_6/.cxl.vhdl.fir_compiler_v5_2_6.fir_compiler_v5_2_6.lin64.cmf 
-- Loading package STANDARD
** Warning: /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/fir_compiler_v5_2/hdl/fir_compiler_v5_2_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "HIGH" is function call "LUT_clause_index".
End time: 11:33:35 on Jul 13,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 1
