OpenROAD 24Q3-12208-gbbf699543a 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   2.383    0.007    0.080    0.080 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
            0.007    0.000    0.080 v _519_/A2 (NAND2_X1)
   1.671    0.008    0.016    0.096 ^ _519_/ZN (NAND2_X1)
            0.008    0.000    0.096 ^ _520_/A (OAI21_X1)
   1.062    0.005    0.012    0.108 v _520_/ZN (OAI21_X1)
            0.005    0.000    0.108 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
                              0.108   data arrival time

            0.000    0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock network delay (ideal)
                     0.000    0.000   clock reconvergence pessimism
                              0.000 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
                     0.002    0.002   library hold time
                              0.002   data required time
---------------------------------------------------------------------------
                              0.002   data required time
                             -0.108   data arrival time
---------------------------------------------------------------------------
                              0.106   slack (MET)


Startpoint: dpath.b_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
            0.000    0.000    0.000   clock core_clock (rise edge)
                     0.000    0.000   clock network delay (ideal)
            0.000    0.000    0.000 ^ dpath.b_reg.out[11]$_DFFE_PP_/CK (DFF_X1)
   8.323    0.022    0.099    0.099 ^ dpath.b_reg.out[11]$_DFFE_PP_/Q (DFF_X1)
            0.022    0.000    0.099 ^ _489_/A (INV_X2)
   5.909    0.008    0.012    0.112 v _489_/ZN (INV_X2)
            0.008    0.000    0.112 v _670_/A1 (NAND2_X2)
   4.753    0.011    0.016    0.127 ^ _670_/ZN (NAND2_X2)
            0.011    0.000    0.127 ^ _673_/A1 (NAND2_X2)
   9.417    0.012    0.020    0.147 v _673_/ZN (NAND2_X2)
            0.012    0.000    0.147 v _674_/A (INV_X1)
   3.328    0.011    0.018    0.166 ^ _674_/ZN (INV_X1)
            0.011    0.000    0.166 ^ _698_/A2 (NAND2_X1)
   4.692    0.012    0.020    0.186 v _698_/ZN (NAND2_X1)
            0.012    0.000    0.186 v _743_/A2 (NOR2_X1)
   2.639    0.020    0.034    0.221 ^ _743_/ZN (NOR2_X1)
            0.020    0.000    0.221 ^ _744_/A2 (AND2_X1)
   1.664    0.009    0.034    0.255 ^ _744_/ZN (AND2_X1)
            0.009    0.000    0.255 ^ _745_/A2 (NAND2_X1)
   3.091    0.010    0.016    0.271 v _745_/ZN (NAND2_X1)
            0.010    0.000    0.271 v _754_/A1 (NAND2_X1)
   1.599    0.009    0.015    0.286 ^ _754_/ZN (NAND2_X1)
            0.009    0.000    0.286 ^ _756_/A1 (NAND2_X1)
   2.437    0.011    0.014    0.300 v _756_/ZN (NAND2_X1)
            0.011    0.000    0.300 v _759_/A1 (AND2_X1)
   0.875    0.005    0.027    0.327 v _759_/ZN (AND2_X1)
            0.005    0.000    0.327 v output43/A (BUF_X1)
   0.000    0.004    0.021    0.348 v output43/Z (BUF_X1)
            0.004    0.000    0.348 v resp_msg[15] (out)
                              0.348   data arrival time

            0.000    0.460    0.460   clock core_clock (rise edge)
                     0.000    0.460   clock network delay (ideal)
                     0.000    0.460   clock reconvergence pessimism
                    -0.092    0.368   output external delay
                              0.368   data required time
---------------------------------------------------------------------------
                              0.368   data required time
                             -0.348   data arrival time
---------------------------------------------------------------------------
                              0.020   slack (MET)


