/* Auto-generated config file hpl_evsys_config.h */
#ifndef HPL_EVSYS_CONFIG_H
#define HPL_EVSYS_CONFIG_H

// <<< Use Configuration Wizard in Context Menu >>>

// <e> Channel 0 settings
// <id> evsys_channel_setting_0
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_0
#define CONF_EVSYS_CHANNEL_SETTINGS_0 1
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_0
#ifndef CONF_EDGSEL_0
#define CONF_EDGSEL_0 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_0
#ifndef CONF_PATH_0
#define CONF_PATH_0 EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_0
#ifndef CONF_EVGEN_0
#define CONF_EVGEN_0 12
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_0
#ifndef CONF_OVR_0
#define CONF_OVR_0 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_0
#ifndef CONF_EVD_0
#define CONF_EVD_0 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_0
#ifndef CONF_ONDEMAND_0
#define CONF_ONDEMAND_0 1
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_0
#ifndef CONF_RUNSTDBY_0
#define CONF_RUNSTDBY_0 1
#endif

// </e>

// <e> Channel 1 settings
// <id> evsys_channel_setting_1
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_1
#define CONF_EVSYS_CHANNEL_SETTINGS_1 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_1
#ifndef CONF_EDGSEL_1
#define CONF_EDGSEL_1 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_1
#ifndef CONF_PATH_1
#define CONF_PATH_1 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_1
#ifndef CONF_EVGEN_1
#define CONF_EVGEN_1 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_1
#ifndef CONF_OVR_1
#define CONF_OVR_1 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_1
#ifndef CONF_EVD_1
#define CONF_EVD_1 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_1
#ifndef CONF_ONDEMAND_1
#define CONF_ONDEMAND_1 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_1
#ifndef CONF_RUNSTDBY_1
#define CONF_RUNSTDBY_1 0
#endif

// </e>

// <e> Channel 2 settings
// <id> evsys_channel_setting_2
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_2
#define CONF_EVSYS_CHANNEL_SETTINGS_2 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_2
#ifndef CONF_EDGSEL_2
#define CONF_EDGSEL_2 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_2
#ifndef CONF_PATH_2
#define CONF_PATH_2 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_2
#ifndef CONF_EVGEN_2
#define CONF_EVGEN_2 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_2
#ifndef CONF_OVR_2
#define CONF_OVR_2 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_2
#ifndef CONF_EVD_2
#define CONF_EVD_2 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_2
#ifndef CONF_ONDEMAND_2
#define CONF_ONDEMAND_2 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_2
#ifndef CONF_RUNSTDBY_2
#define CONF_RUNSTDBY_2 0
#endif

// </e>

// <e> Channel 3 settings
// <id> evsys_channel_setting_3
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_3
#define CONF_EVSYS_CHANNEL_SETTINGS_3 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_3
#ifndef CONF_EDGSEL_3
#define CONF_EDGSEL_3 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_3
#ifndef CONF_PATH_3
#define CONF_PATH_3 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_3
#ifndef CONF_EVGEN_3
#define CONF_EVGEN_3 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_3
#ifndef CONF_OVR_3
#define CONF_OVR_3 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_3
#ifndef CONF_EVD_3
#define CONF_EVD_3 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_3
#ifndef CONF_ONDEMAND_3
#define CONF_ONDEMAND_3 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_3
#ifndef CONF_RUNSTDBY_3
#define CONF_RUNSTDBY_3 0
#endif

// </e>

// <e> Channel 4 settings
// <id> evsys_channel_setting_4
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_4
#define CONF_EVSYS_CHANNEL_SETTINGS_4 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_4
#ifndef CONF_EDGSEL_4
#define CONF_EDGSEL_4 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_4
#ifndef CONF_PATH_4
#define CONF_PATH_4 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_4
#ifndef CONF_EVGEN_4
#define CONF_EVGEN_4 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_4
#ifndef CONF_OVR_4
#define CONF_OVR_4 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_4
#ifndef CONF_EVD_4
#define CONF_EVD_4 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_4
#ifndef CONF_ONDEMAND_4
#define CONF_ONDEMAND_4 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_4
#ifndef CONF_RUNSTDBY_4
#define CONF_RUNSTDBY_4 0
#endif

// </e>

// <e> Channel 5 settings
// <id> evsys_channel_setting_5
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_5
#define CONF_EVSYS_CHANNEL_SETTINGS_5 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_5
#ifndef CONF_EDGSEL_5
#define CONF_EDGSEL_5 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_5
#ifndef CONF_PATH_5
#define CONF_PATH_5 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_5
#ifndef CONF_EVGEN_5
#define CONF_EVGEN_5 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_5
#ifndef CONF_OVR_5
#define CONF_OVR_5 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_5
#ifndef CONF_EVD_5
#define CONF_EVD_5 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_5
#ifndef CONF_ONDEMAND_5
#define CONF_ONDEMAND_5 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_5
#ifndef CONF_RUNSTDBY_5
#define CONF_RUNSTDBY_5 0
#endif

// </e>

// <e> Channel 6 settings
// <id> evsys_channel_setting_6
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_6
#define CONF_EVSYS_CHANNEL_SETTINGS_6 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_6
#ifndef CONF_EDGSEL_6
#define CONF_EDGSEL_6 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_6
#ifndef CONF_PATH_6
#define CONF_PATH_6 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_6
#ifndef CONF_EVGEN_6
#define CONF_EVGEN_6 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_6
#ifndef CONF_OVR_6
#define CONF_OVR_6 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_6
#ifndef CONF_EVD_6
#define CONF_EVD_6 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_6
#ifndef CONF_ONDEMAND_6
#define CONF_ONDEMAND_6 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_6
#ifndef CONF_RUNSTDBY_6
#define CONF_RUNSTDBY_6 0
#endif

// </e>

// <e> Channel 7 settings
// <id> evsys_channel_setting_7
#ifndef CONF_EVSYS_CHANNEL_SETTINGS_7
#define CONF_EVSYS_CHANNEL_SETTINGS_7 0
#endif

// <y> Edge detection
// <i> Indicates whether channel is enabled in standby sleep mode
// <EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val"> No event output when using the resynchronized or synchronous path
// <EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val"> Event is detected on the rising edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_FALLING_EDGE_Val"> Event is detected on the falling edge of the signal from event generator
// <EVSYS_CHANNEL_EDGSEL_BOTH_EDGES_Val"> Event is detected on the rising and falling edge of the signal from event generator
// <id> evsys_edgsel_7
#ifndef CONF_EDGSEL_7
#define CONF_EDGSEL_7 EVSYS_CHANNEL_EDGSEL_NO_EVT_OUTPUT_Val
#endif

// <y> Path selection
// <i> Indicates which path for the event signal is chosen
// <EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val"> Synchronous path
// <EVSYS_CHANNEL_PATH_RESYNCHRONIZED_Val"> Resynchronized path
// <EVSYS_CHANNEL_PATH_ASYNCHRONOUS_Val"> Asynchronous path
// <id> evsys_path_7
#ifndef CONF_PATH_7
#define CONF_PATH_7 EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val
#endif

// <o> Event generator
// <i> Determines event generator for channel
// <0x0=>No event generator
// <0x1=>XOSC Clock Failure
// <0x2=>XOSC32K Clock Failure
// <0x3=>SUPC BOD33 Detection
// <0x4=>RTC period 0
// <0x5=>RTC period 1
// <0x6=>RTC period 2
// <0x7=>RTC period 3
// <0x8=>RTC period 4
// <0x9=>RTC period 5
// <0xA=>RTC period 6
// <0xB=>RTC period 7
// <0xC=>RTC compare 0
// <0xD=>RTC compare 1
// <0xE=>RTC Tamper Detection
// <0xF=>RTC overflow
// <0x10=>RTC period daily
// <0x11=>EIC external interrupt 0
// <0x12=>EIC external interrupt 1
// <0x13=>EIC external interrupt 2
// <0x14=>EIC external interrupt 3
// <0x15=>EIC external interrupt 4
// <0x16=>EIC external interrupt 5
// <0x17=>EIC external interrupt 6
// <0x18=>EIC external interrupt 7
// <0x19=>DMAC channel 0
// <0x1A=>DMAC channel 1
// <0x1B=>DMAC channel 2
// <0x1C=>DMAC channel 3
// <0x1D=>TC0 overflow
// <0x1E=>TC0 match/capture 0
// <0x1F=>TC0 match/capture 1
// <0x20=>TC1 overflow
// <0x21=>TC1 match/capture 0
// <0x22=>TC1 match/capture 1
// <0x23=>TC2 overflow
// <0x24=>TC2 match/capture 0
// <0x25=>TC2 match/capture 1
// <0x26=>ADC result ready
// <0x27=>ADC window monitor
// <0x28=>AC comparator 0
// <0x29=>AC comparator 1
// <0x2A=>AC window
// <0x2B=>DAC empty
// <0x2C=>PTC end of conversion
// <0x2D=>PTC window comparator
// <0x2E=>TRNG Data Ready
// <0x2F=>CCL LUT output 0
// <0x30=>CCL LUT output 1
// <0x31=>PAC access error
// <id> evsys_evgen_7
#ifndef CONF_EVGEN_7
#define CONF_EVGEN_7 0
#endif

// <q> Overrun channel interrupt
// <i> Indicates whether overrun channel interrupt is enabled or not
// <id> evsys_ovr_7
#ifndef CONF_OVR_7
#define CONF_OVR_7 0
#endif

// <q> Event detected interrupt
// <i> Indicates whether event detected interrupt is enabled or not
// <id> evsys_evd_7
#ifndef CONF_EVD_7
#define CONF_EVD_7 0
#endif

// <q> On demand clock
// <i> Indicates whether clock for channel is requested on demand or not
// <id> evsys_ondemand_7
#ifndef CONF_ONDEMAND_7
#define CONF_ONDEMAND_7 0
#endif

// <q> Run is standby mode
// <i> Indicates whether channel is enabled in standby sleep mode
// <id> evsys_runstdby_7
#ifndef CONF_RUNSTDBY_7
#define CONF_RUNSTDBY_7 0
#endif

// </e>

// <h> Event Channel Security Attribution Settings
// <q> CHANNEL0 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel0
#ifndef CONF_NONSECCHAN_CHANNEL0
#define CONF_NONSECCHAN_CHANNEL0 0
#endif
// <q> CHANNEL1 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel1
#ifndef CONF_NONSECCHAN_CHANNEL1
#define CONF_NONSECCHAN_CHANNEL1 0
#endif
// <q> CHANNEL2 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel2
#ifndef CONF_NONSECCHAN_CHANNEL2
#define CONF_NONSECCHAN_CHANNEL2 0
#endif
// <q> CHANNEL3 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel3
#ifndef CONF_NONSECCHAN_CHANNEL3
#define CONF_NONSECCHAN_CHANNEL3 0
#endif
// <q> CHANNEL4 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel4
#ifndef CONF_NONSECCHAN_CHANNEL4
#define CONF_NONSECCHAN_CHANNEL4 0
#endif
// <q> CHANNEL5 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel5
#ifndef CONF_NONSECCHAN_CHANNEL5
#define CONF_NONSECCHAN_CHANNEL5 0
#endif
// <q> CHANNEL6 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel6
#ifndef CONF_NONSECCHAN_CHANNEL6
#define CONF_NONSECCHAN_CHANNEL6 0
#endif
// <q> CHANNEL7 Non-Secure enable
// <i> These bits set the security attribution for the individual channels
// <id> nonsecchan_channel7
#ifndef CONF_NONSECCHAN_CHANNEL7
#define CONF_NONSECCHAN_CHANNEL7 0
#endif

// </h>

// <h>  Event User Security Attribution Settings

// <q> DFLLULP Tune Non-Secure enable
// <id> nonsecuser_channel_0
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER0
#define CONF_NONSECUSER_USER0 0
#endif

// <q> RTC Tamper Event Non-Secure enable
// <id> nonsecuser_channel_1
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER1
#define CONF_NONSECUSER_USER1 0
#endif

// <q> NVMCTRL Auto-Write Non-Secure enable
// <id> nonsecuser_channel_2
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER2
#define CONF_NONSECUSER_USER2 0
#endif

// <q> PORT event 0 Non-Secure enable
// <id> nonsecuser_channel_3
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER3
#define CONF_NONSECUSER_USER3 0
#endif

// <q> PORT event 1 Non-Secure enable
// <id> nonsecuser_channel_4
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER4
#define CONF_NONSECUSER_USER4 0
#endif

// <q> PORT event 2 Non-Secure enable
// <id> nonsecuser_channel_5
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER5
#define CONF_NONSECUSER_USER5 0
#endif

// <q> PORT event 3 Non-Secure enable
// <id> nonsecuser_channel_6
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER6
#define CONF_NONSECUSER_USER6 0
#endif

// <q> DMAC channel 0 Non-Secure enable
// <id> nonsecuser_channel_7
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER7
#define CONF_NONSECUSER_USER7 0
#endif

// <q> DMAC channel 1 Non-Secure enable
// <id> nonsecuser_channel_8
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER8
#define CONF_NONSECUSER_USER8 0
#endif

// <q> DMAC channel 2 Non-Secure enable
// <id> nonsecuser_channel_9
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER9
#define CONF_NONSECUSER_USER9 0
#endif

// <q> DMAC channel 3 Non-Secure enable
// <id> nonsecuser_channel_10
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER10
#define CONF_NONSECUSER_USER10 0
#endif

// <q> TC0 event Non-Secure enable
// <id> nonsecuser_channel_11
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER11
#define CONF_NONSECUSER_USER11 0
#endif

// <q> TC1 event Non-Secure enable
// <id> nonsecuser_channel_12
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER12
#define CONF_NONSECUSER_USER12 0
#endif

// <q> TC2 event Non-Secure enable
// <id> nonsecuser_channel_13
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER13
#define CONF_NONSECUSER_USER13 0
#endif

// <q> ADC start conversion event Non-Secure enable
// <id> nonsecuser_channel_14
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER14
#define CONF_NONSECUSER_USER14 0
#endif

// <q> ADC flush event Non-Secure enable
// <id> nonsecuser_channel_15
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER15
#define CONF_NONSECUSER_USER15 0
#endif

// <q> Start comparator event 0 Non-Secure enable
// <id> nonsecuser_channel_16
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER16
#define CONF_NONSECUSER_USER16 0
#endif

// <q> Start comparator event 1 Non-Secure enable
// <id> nonsecuser_channel_17
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER17
#define CONF_NONSECUSER_USER17 0
#endif

// <q> DAC start conversion event Non-Secure enable
// <id> nonsecuser_channel_18
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER18
#define CONF_NONSECUSER_USER18 0
#endif

// <q> PTC start conversion event Non-Secure enable
// <id> nonsecuser_channel_19
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER19
#define CONF_NONSECUSER_USER19 0
#endif

// <q> PTC Sequencing Non-Secure enable
// <id> nonsecuser_channel_20
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER20
#define CONF_NONSECUSER_USER20 0
#endif

// <q> CCL input event 0 Non-Secure enable
// <id> nonsecuser_channel_21
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER21
#define CONF_NONSECUSER_USER21 0
#endif

// <q> CCL input event 1 Non-Secure enable
// <id> nonsecuser_channel_22
// <i> These bits set the security attribution for the individual event users
#ifndef CONF_NONSECUSER_USER22
#define CONF_NONSECUSER_USER22 0
#endif

//</h>

// <h> OSCCTRL TUNE
// <o> Channel selection for DFLLULP Tune
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_0
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_0
#define CONF_CHANNEL_0 0
#endif
//</h>

// <h> RTC events
// <o> Channel selection for RTC Tamper Event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_1
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_1
#define CONF_CHANNEL_1 0
#endif
//</h>

// <h> NVMCTRL PAGEW
// <o> Channel selection for NVMCTRL Auto-Write
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_2
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_2
#define CONF_CHANNEL_2 0
#endif
//</h>

// <h> PORT events
// <o> Channel selection for PORT event 0
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_3
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_3
#define CONF_CHANNEL_3 0
#endif

// <o> Channel selection for PORT event 1
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_4
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_4
#define CONF_CHANNEL_4 0
#endif

// <o> Channel selection for PORT event 2
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_5
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_5
#define CONF_CHANNEL_5 0
#endif

// <o> Channel selection for PORT event 3
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_6
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_6
#define CONF_CHANNEL_6 0
#endif
//</h>

// <h> DMAC events
// <o> Channel selection for DMAC channel 0
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_7
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_7
#define CONF_CHANNEL_7 0
#endif

// <o> Channel selection for DMAC channel 1
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_8
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_8
#define CONF_CHANNEL_8 0
#endif

// <o> Channel selection for DMAC channel 2
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_9
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_9
#define CONF_CHANNEL_9 0
#endif

// <o> Channel selection for DMAC channel 3
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_10
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_10
#define CONF_CHANNEL_10 0
#endif
//</h>

// <h> TC events
// <o> Channel selection for TC0 event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_11
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_11
#define CONF_CHANNEL_11 0
#endif

// <o> Channel selection for TC1 event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_12
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_12
#define CONF_CHANNEL_12 0
#endif

// <o> Channel selection for TC2 event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_13
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_13
#define CONF_CHANNEL_13 0
#endif
//</h>

// <h> ADC events
// <o> Channel selection for ADC start conversion event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_14
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_14
#define CONF_CHANNEL_14 1
#endif

// <o> Channel selection for ADC flush event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_15
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_15
#define CONF_CHANNEL_15 0
#endif
//</h>

// <h> AC events
// <o> Channel selection for Start comparator event 0
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_16
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_16
#define CONF_CHANNEL_16 0
#endif

// <o> Channel selection for Start comparator event 1
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_17
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_17
#define CONF_CHANNEL_17 0
#endif
//</h>

// <h> DAC events
// <o> Channel selection for DAC start conversion event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_18
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_18
#define CONF_CHANNEL_18 0
#endif
//</h>

// <h> PTC events
// <o> Channel selection for PTC start conversion event
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_19
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_19
#define CONF_CHANNEL_19 0
#endif

// <o> Channel selection for PTC Sequencing
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_20
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_20
#define CONF_CHANNEL_20 0
#endif
//</h>

// <h> CCL events
// <o> Channel selection for CCL input event 0
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_21
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_21
#define CONF_CHANNEL_21 0
#endif

// <o> Channel selection for CCL input event 1
// <0x0=>No channel output selected
// <0x1=>Channel 0
// <0x2=>Channel 1
// <0x3=>Channel 2
// <0x4=>Channel 3
// <0x5=>Channel 4
// <0x6=>Channel 5
// <0x7=>Channel 6
// <0x8=>Channel 7
// <id> evsys_channel_22
// <i> Indicates which channel is chosen for user
#ifndef CONF_CHANNEL_22
#define CONF_CHANNEL_22 0
#endif
//</h>

// <<< end of configuration section >>>

#endif // HPL_EVSYS_CONFIG_H
