<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='94' u='c' c='_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='107' u='c' c='_ZN4llvm17MachineBasicBlock16RegisterMaskPairC1EtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='363' u='c' c='_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='205' u='c' c='_ZNK4llvm19TargetRegisterClass11getLaneMaskEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='357' u='c' c='_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='383' u='c' c='_ZNK4llvm18TargetRegisterInfo16getCoveringLanesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='613' u='c' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='627' u='c' c='_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='96' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='693' u='c' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='698' u='c' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskERKNS_9LiveRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='781' u='c' c='_ZN4llvm12LiveInterval14createSubRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='791' u='c' c='_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskERKNS_9LiveRangeE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='58' u='c' c='_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='71' u='c' c='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='205' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='211' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='221' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='222' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='240' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='245' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='264' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='294' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='295' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='303' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='314' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='321' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='333' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='402' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='459' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='459' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='478' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='513' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='516' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='912' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='913' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='914' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='935' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='937' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='938' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='943' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='951' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='954' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='956' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='964' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='991' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1041' u='c' c='_ZNK4llvm12LiveInterval8SubRange5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1415' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses10DistributeERNS_12LiveIntervalEPPS1_RNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='76' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='80' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='106' u='c' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='151' u='c' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='174' u='c' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='386' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='395' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='578' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='606' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='791' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1016' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1018' u='c' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1070' u='c' c='_ZN4llvm13LiveIntervals8HMEditor11updateRangeERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1274' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1441' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1581' u='c' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1682' u='c' c='_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='156' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='49' u='c' c='_ZN4llvm13LiveRangeEdit23createEmptyIntervalFromENS_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='254' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='88' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='77' u='c' c='_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='796' u='c' c='_ZN12_GLOBAL__N_18MIParser22parseBasicBlockLiveinsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='676' u='c' c='_ZN4llvm9MIPrinter5printERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='402' u='c' c='_ZNK4llvm17MachineBasicBlock5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEPKNS_11SlotIndexesEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='560' u='c' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='574' u='c' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='576' u='c' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='44' u='c' c='_ZN4llvm16RegisterMaskPairC1ENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='267' u='c' c='_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='300' u='c' c='_ZNK4llvm10LiveRegSet8containsENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='307' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='309' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='310' u='c' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='323' u='c' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='337' u='c' c='_ZNK4llvm10LiveRegSet8appendToERT_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1454' u='c' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='516' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='548' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2011' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2029' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2038' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2057' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2106' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2108' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2111' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2114' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2207' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2209' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2644' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2651' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2659' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2667' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2677' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2697' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2706' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2715' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2720' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2736' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2743' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2750' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2757' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2765' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2784' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2792' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2801' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2812' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2842' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2854' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2865' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2886' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2916' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2927' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2943' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2946' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2957' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2967' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2969' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2970' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='77' u='c' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='84' u='c' c='_ZNK4llvm3rdf11RegisterRefeqERKS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='92' u='c' c='_ZNK4llvm3rdf11RegisterRefltERKS1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='127' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='217' u='c' c='_ZNK4llvm3rdf12RegisterAggr11rr_iteratordeEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='251' u='c' c='_ZN4llvm3rdf16PrintLaneMaskOptC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='440' u='c' c='_ZN4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='445' u='c' c='_ZNK4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='741' u='c' c='_ZN4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='744' u='c' c='_ZNK4llvm3rdf13DataFlowGraph4packENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='53' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_16PrintLaneMaskOptE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='63' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_11RegisterRefEEE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='903' u='c' c='_ZN4llvm3rdf13DataFlowGraph5buildEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='984' u='c' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='985' u='c' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='68' u='c' c='_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintISt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESaIS8_EES9_I4524343'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='562' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='706' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='709' u='c' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='834' u='c' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='870' u='c' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='904' u='c' c='_ZN4llvm3rdf8Liveness12resetLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='924' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='1153' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESa8234351'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='1154' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESa8234351'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='1168' u='c' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESa8234351'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='37' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='146' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='152' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='177' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='177' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='185' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='188' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='234' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='237' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='239' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='240' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='251' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='266' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='281' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='355' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='357' u='c' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='372' u='c' c='_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='970' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='973' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='988' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='991' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1008' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1231' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1412' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1450' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1472' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1603' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1642' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1664' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1699' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1777' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1782' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1851' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1942' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1952' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2071' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2477' u='c' c='_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeENS1_8RegisterEjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13Liv11982679'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2573' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2574' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2676' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2723' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2778' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2816' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2996' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2998' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3020' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3207' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3350' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3352' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3416' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3423' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3476' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3480' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3492' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3496' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3497' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='173' u='c' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='173' u='c' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='367' u='c' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='378' u='c' c='_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='391' u='c' c='_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='432' u='c' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='559' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEN4llvm8RegisterEjRNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='615' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='626' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='710' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='711' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='711' u='c' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='731' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='734' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='734' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='749' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='750' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='750' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='755' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='756' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='756' u='c' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='782' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='785' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='796' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='796' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='808' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='809' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='816' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='826' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='828' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='837' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='841' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='841' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='847' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='920' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='921' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='921' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='922' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='928' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='929' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='937' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='938' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='938' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1068' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1069' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1070' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1070' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1076' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1077' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1077' u='c' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1310' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1316' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1316' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1324' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1325' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1325' u='c' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='54' u='c' c='_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='187' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='232' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='285' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs10distributeERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='407' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='436' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='438' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='443' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='474' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='478' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='497' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='502' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='506' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='525' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='531' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='532' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='405' u='c' c='_ZN4llvm11SplitEditor23getSubRangeForMaskExactENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='413' u='c' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='413' u='c' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='430' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='454' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='533' u='c' c='_ZN4llvm11SplitEditor21buildSingleSubRegCopyENS_8RegisterES1_RNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRNS_12Li5046593'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='571' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='604' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='611' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='664' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='677' u='c' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1262' u='c' c='_ZN4llvm11SplitEditor14extendPHIRangeERNS_17MachineBasicBlockERNS_16LiveIntervalCalcERNS_9LiveRangeENS_11LaneBitmaskENS_8ArrayRefINS_9SlotIndexEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1298' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1306' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1307' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1390' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1402' u='c' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='62' u='c' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='302' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='307' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='369' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='236' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='413' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='62' u='c' c='_ZN4llvm7isEqualERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS1_EEEES9_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='88' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='89' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='93' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='111' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='203' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='229' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='231' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='248' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='307' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='308' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='308' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='322' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='324' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='324' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='330' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='331' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='332' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='332' u='c' c='_ZN4llvm18GCNUpwardRPTracker6recedeERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='366' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='368' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='368' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='372' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='374' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='374' u='c' c='_ZN4llvm20GCNDownwardRPTracker17advanceBeforeNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='396' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='398' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='398' u='c' c='_ZN4llvm20GCNDownwardRPTracker13advanceToNextEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='169' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='174' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='192' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='233' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='282' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='387' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='396' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2183' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2183' u='c' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='326' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='357' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='374' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='381' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='382' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='428' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='532' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateDeadFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='124' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='55' u='c' c='_ZNK4llvm11MaskRolPaireqES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='58' u='c' c='_ZNK4llvm11MaskRolPairneES0_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='108' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='119' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1512' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1556' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2076' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2083' u='c' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='678' u='c' c='_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='815' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter30emitComposeSubRegIndexLaneMaskERN4llvm11raw_ostreamERNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1268' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1415' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1523' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1651' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1676' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
