<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_p_V' is power-on initialization." projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.479-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'accumulator_V' is power-on initialization." projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.473-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'out_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.467-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('p_Val2_s', pwm.cpp:57) (3.89 ns)" projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.171-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns)." projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.167-0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('m_V_load_1', pwm.cpp:57) on array 'm_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'm_V'." projectName="pwm" solutionName="pwm" date="2018-08-01T02:25:07.144-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
