// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ResolveQueue(
  input         clock,
  input         reset,
  input         io_backendResolve_0_valid,
  input         io_backendResolve_0_bits_ftqIdx_flag,
  input  [5:0]  io_backendResolve_0_bits_ftqIdx_value,
  input  [4:0]  io_backendResolve_0_bits_ftqOffset,
  input  [48:0] io_backendResolve_0_bits_pc_addr,
  input  [48:0] io_backendResolve_0_bits_target_addr,
  input         io_backendResolve_0_bits_taken,
  input         io_backendResolve_0_bits_mispredict,
  input  [1:0]  io_backendResolve_0_bits_attribute_branchType,
  input  [1:0]  io_backendResolve_0_bits_attribute_rasAction,
  input         io_backendResolve_1_valid,
  input         io_backendResolve_1_bits_ftqIdx_flag,
  input  [5:0]  io_backendResolve_1_bits_ftqIdx_value,
  input  [4:0]  io_backendResolve_1_bits_ftqOffset,
  input  [48:0] io_backendResolve_1_bits_pc_addr,
  input  [48:0] io_backendResolve_1_bits_target_addr,
  input         io_backendResolve_1_bits_taken,
  input         io_backendResolve_1_bits_mispredict,
  input  [1:0]  io_backendResolve_1_bits_attribute_branchType,
  input  [1:0]  io_backendResolve_1_bits_attribute_rasAction,
  input         io_backendResolve_2_valid,
  input         io_backendResolve_2_bits_ftqIdx_flag,
  input  [5:0]  io_backendResolve_2_bits_ftqIdx_value,
  input  [4:0]  io_backendResolve_2_bits_ftqOffset,
  input  [48:0] io_backendResolve_2_bits_pc_addr,
  input  [48:0] io_backendResolve_2_bits_target_addr,
  input         io_backendResolve_2_bits_taken,
  input         io_backendResolve_2_bits_mispredict,
  input  [1:0]  io_backendResolve_2_bits_attribute_branchType,
  input  [1:0]  io_backendResolve_2_bits_attribute_rasAction,
  input         io_bpuTrain_ready,
  output        io_bpuTrain_valid,
  output [5:0]  io_bpuTrain_bits_ftqIdx_value,
  output [48:0] io_bpuTrain_bits_startPc_addr,
  output        io_bpuTrain_bits_branches_0_valid,
  output [48:0] io_bpuTrain_bits_branches_0_bits_target_addr,
  output        io_bpuTrain_bits_branches_0_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_0_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_0_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_0_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_0_bits_mispredict,
  output        io_bpuTrain_bits_branches_1_valid,
  output [48:0] io_bpuTrain_bits_branches_1_bits_target_addr,
  output        io_bpuTrain_bits_branches_1_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_1_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_1_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_1_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_1_bits_mispredict,
  output        io_bpuTrain_bits_branches_2_valid,
  output [48:0] io_bpuTrain_bits_branches_2_bits_target_addr,
  output        io_bpuTrain_bits_branches_2_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_2_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_2_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_2_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_2_bits_mispredict,
  output        io_bpuTrain_bits_branches_3_valid,
  output [48:0] io_bpuTrain_bits_branches_3_bits_target_addr,
  output        io_bpuTrain_bits_branches_3_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_3_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_3_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_3_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_3_bits_mispredict,
  output        io_bpuTrain_bits_branches_4_valid,
  output [48:0] io_bpuTrain_bits_branches_4_bits_target_addr,
  output        io_bpuTrain_bits_branches_4_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_4_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_4_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_4_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_4_bits_mispredict,
  output        io_bpuTrain_bits_branches_5_valid,
  output [48:0] io_bpuTrain_bits_branches_5_bits_target_addr,
  output        io_bpuTrain_bits_branches_5_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_5_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_5_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_5_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_5_bits_mispredict,
  output        io_bpuTrain_bits_branches_6_valid,
  output [48:0] io_bpuTrain_bits_branches_6_bits_target_addr,
  output        io_bpuTrain_bits_branches_6_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_6_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_6_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_6_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_6_bits_mispredict,
  output        io_bpuTrain_bits_branches_7_valid,
  output [48:0] io_bpuTrain_bits_branches_7_bits_target_addr,
  output        io_bpuTrain_bits_branches_7_bits_taken,
  output [4:0]  io_bpuTrain_bits_branches_7_bits_cfiPosition,
  output [1:0]  io_bpuTrain_bits_branches_7_bits_attribute_branchType,
  output [1:0]  io_bpuTrain_bits_branches_7_bits_attribute_rasAction,
  output        io_bpuTrain_bits_branches_7_bits_mispredict,
  input         io_backendRedirect,
  input         io_backendRedirectPtr_flag,
  input  [5:0]  io_backendRedirectPtr_value,
  input         io_bpuEnqueue,
  input  [5:0]  io_bpuEnqueuePtr_value
);

  reg               mem_0_valid;
  reg               mem_0_bits_ftqIdx_flag;
  reg  [5:0]        mem_0_bits_ftqIdx_value;
  reg               mem_0_bits_flushed;
  reg  [48:0]       mem_0_bits_startPc_addr;
  reg               mem_0_bits_branches_0_valid;
  reg  [48:0]       mem_0_bits_branches_0_bits_target_addr;
  reg               mem_0_bits_branches_0_bits_taken;
  reg  [4:0]        mem_0_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_0_bits_attribute_rasAction;
  reg               mem_0_bits_branches_0_bits_mispredict;
  reg               mem_0_bits_branches_1_valid;
  reg  [48:0]       mem_0_bits_branches_1_bits_target_addr;
  reg               mem_0_bits_branches_1_bits_taken;
  reg  [4:0]        mem_0_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_1_bits_attribute_rasAction;
  reg               mem_0_bits_branches_1_bits_mispredict;
  reg               mem_0_bits_branches_2_valid;
  reg  [48:0]       mem_0_bits_branches_2_bits_target_addr;
  reg               mem_0_bits_branches_2_bits_taken;
  reg  [4:0]        mem_0_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_2_bits_attribute_rasAction;
  reg               mem_0_bits_branches_2_bits_mispredict;
  reg               mem_0_bits_branches_3_valid;
  reg  [48:0]       mem_0_bits_branches_3_bits_target_addr;
  reg               mem_0_bits_branches_3_bits_taken;
  reg  [4:0]        mem_0_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_3_bits_attribute_rasAction;
  reg               mem_0_bits_branches_3_bits_mispredict;
  reg               mem_0_bits_branches_4_valid;
  reg  [48:0]       mem_0_bits_branches_4_bits_target_addr;
  reg               mem_0_bits_branches_4_bits_taken;
  reg  [4:0]        mem_0_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_4_bits_attribute_rasAction;
  reg               mem_0_bits_branches_4_bits_mispredict;
  reg               mem_0_bits_branches_5_valid;
  reg  [48:0]       mem_0_bits_branches_5_bits_target_addr;
  reg               mem_0_bits_branches_5_bits_taken;
  reg  [4:0]        mem_0_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_5_bits_attribute_rasAction;
  reg               mem_0_bits_branches_5_bits_mispredict;
  reg               mem_0_bits_branches_6_valid;
  reg  [48:0]       mem_0_bits_branches_6_bits_target_addr;
  reg               mem_0_bits_branches_6_bits_taken;
  reg  [4:0]        mem_0_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_6_bits_attribute_rasAction;
  reg               mem_0_bits_branches_6_bits_mispredict;
  reg               mem_0_bits_branches_7_valid;
  reg  [48:0]       mem_0_bits_branches_7_bits_target_addr;
  reg               mem_0_bits_branches_7_bits_taken;
  reg  [4:0]        mem_0_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_0_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_0_bits_branches_7_bits_attribute_rasAction;
  reg               mem_0_bits_branches_7_bits_mispredict;
  reg               mem_1_valid;
  reg               mem_1_bits_ftqIdx_flag;
  reg  [5:0]        mem_1_bits_ftqIdx_value;
  reg               mem_1_bits_flushed;
  reg  [48:0]       mem_1_bits_startPc_addr;
  reg               mem_1_bits_branches_0_valid;
  reg  [48:0]       mem_1_bits_branches_0_bits_target_addr;
  reg               mem_1_bits_branches_0_bits_taken;
  reg  [4:0]        mem_1_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_0_bits_attribute_rasAction;
  reg               mem_1_bits_branches_0_bits_mispredict;
  reg               mem_1_bits_branches_1_valid;
  reg  [48:0]       mem_1_bits_branches_1_bits_target_addr;
  reg               mem_1_bits_branches_1_bits_taken;
  reg  [4:0]        mem_1_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_1_bits_attribute_rasAction;
  reg               mem_1_bits_branches_1_bits_mispredict;
  reg               mem_1_bits_branches_2_valid;
  reg  [48:0]       mem_1_bits_branches_2_bits_target_addr;
  reg               mem_1_bits_branches_2_bits_taken;
  reg  [4:0]        mem_1_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_2_bits_attribute_rasAction;
  reg               mem_1_bits_branches_2_bits_mispredict;
  reg               mem_1_bits_branches_3_valid;
  reg  [48:0]       mem_1_bits_branches_3_bits_target_addr;
  reg               mem_1_bits_branches_3_bits_taken;
  reg  [4:0]        mem_1_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_3_bits_attribute_rasAction;
  reg               mem_1_bits_branches_3_bits_mispredict;
  reg               mem_1_bits_branches_4_valid;
  reg  [48:0]       mem_1_bits_branches_4_bits_target_addr;
  reg               mem_1_bits_branches_4_bits_taken;
  reg  [4:0]        mem_1_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_4_bits_attribute_rasAction;
  reg               mem_1_bits_branches_4_bits_mispredict;
  reg               mem_1_bits_branches_5_valid;
  reg  [48:0]       mem_1_bits_branches_5_bits_target_addr;
  reg               mem_1_bits_branches_5_bits_taken;
  reg  [4:0]        mem_1_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_5_bits_attribute_rasAction;
  reg               mem_1_bits_branches_5_bits_mispredict;
  reg               mem_1_bits_branches_6_valid;
  reg  [48:0]       mem_1_bits_branches_6_bits_target_addr;
  reg               mem_1_bits_branches_6_bits_taken;
  reg  [4:0]        mem_1_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_6_bits_attribute_rasAction;
  reg               mem_1_bits_branches_6_bits_mispredict;
  reg               mem_1_bits_branches_7_valid;
  reg  [48:0]       mem_1_bits_branches_7_bits_target_addr;
  reg               mem_1_bits_branches_7_bits_taken;
  reg  [4:0]        mem_1_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_1_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_1_bits_branches_7_bits_attribute_rasAction;
  reg               mem_1_bits_branches_7_bits_mispredict;
  reg               mem_2_valid;
  reg               mem_2_bits_ftqIdx_flag;
  reg  [5:0]        mem_2_bits_ftqIdx_value;
  reg               mem_2_bits_flushed;
  reg  [48:0]       mem_2_bits_startPc_addr;
  reg               mem_2_bits_branches_0_valid;
  reg  [48:0]       mem_2_bits_branches_0_bits_target_addr;
  reg               mem_2_bits_branches_0_bits_taken;
  reg  [4:0]        mem_2_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_0_bits_attribute_rasAction;
  reg               mem_2_bits_branches_0_bits_mispredict;
  reg               mem_2_bits_branches_1_valid;
  reg  [48:0]       mem_2_bits_branches_1_bits_target_addr;
  reg               mem_2_bits_branches_1_bits_taken;
  reg  [4:0]        mem_2_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_1_bits_attribute_rasAction;
  reg               mem_2_bits_branches_1_bits_mispredict;
  reg               mem_2_bits_branches_2_valid;
  reg  [48:0]       mem_2_bits_branches_2_bits_target_addr;
  reg               mem_2_bits_branches_2_bits_taken;
  reg  [4:0]        mem_2_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_2_bits_attribute_rasAction;
  reg               mem_2_bits_branches_2_bits_mispredict;
  reg               mem_2_bits_branches_3_valid;
  reg  [48:0]       mem_2_bits_branches_3_bits_target_addr;
  reg               mem_2_bits_branches_3_bits_taken;
  reg  [4:0]        mem_2_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_3_bits_attribute_rasAction;
  reg               mem_2_bits_branches_3_bits_mispredict;
  reg               mem_2_bits_branches_4_valid;
  reg  [48:0]       mem_2_bits_branches_4_bits_target_addr;
  reg               mem_2_bits_branches_4_bits_taken;
  reg  [4:0]        mem_2_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_4_bits_attribute_rasAction;
  reg               mem_2_bits_branches_4_bits_mispredict;
  reg               mem_2_bits_branches_5_valid;
  reg  [48:0]       mem_2_bits_branches_5_bits_target_addr;
  reg               mem_2_bits_branches_5_bits_taken;
  reg  [4:0]        mem_2_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_5_bits_attribute_rasAction;
  reg               mem_2_bits_branches_5_bits_mispredict;
  reg               mem_2_bits_branches_6_valid;
  reg  [48:0]       mem_2_bits_branches_6_bits_target_addr;
  reg               mem_2_bits_branches_6_bits_taken;
  reg  [4:0]        mem_2_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_6_bits_attribute_rasAction;
  reg               mem_2_bits_branches_6_bits_mispredict;
  reg               mem_2_bits_branches_7_valid;
  reg  [48:0]       mem_2_bits_branches_7_bits_target_addr;
  reg               mem_2_bits_branches_7_bits_taken;
  reg  [4:0]        mem_2_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_2_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_2_bits_branches_7_bits_attribute_rasAction;
  reg               mem_2_bits_branches_7_bits_mispredict;
  reg               mem_3_valid;
  reg               mem_3_bits_ftqIdx_flag;
  reg  [5:0]        mem_3_bits_ftqIdx_value;
  reg               mem_3_bits_flushed;
  reg  [48:0]       mem_3_bits_startPc_addr;
  reg               mem_3_bits_branches_0_valid;
  reg  [48:0]       mem_3_bits_branches_0_bits_target_addr;
  reg               mem_3_bits_branches_0_bits_taken;
  reg  [4:0]        mem_3_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_0_bits_attribute_rasAction;
  reg               mem_3_bits_branches_0_bits_mispredict;
  reg               mem_3_bits_branches_1_valid;
  reg  [48:0]       mem_3_bits_branches_1_bits_target_addr;
  reg               mem_3_bits_branches_1_bits_taken;
  reg  [4:0]        mem_3_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_1_bits_attribute_rasAction;
  reg               mem_3_bits_branches_1_bits_mispredict;
  reg               mem_3_bits_branches_2_valid;
  reg  [48:0]       mem_3_bits_branches_2_bits_target_addr;
  reg               mem_3_bits_branches_2_bits_taken;
  reg  [4:0]        mem_3_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_2_bits_attribute_rasAction;
  reg               mem_3_bits_branches_2_bits_mispredict;
  reg               mem_3_bits_branches_3_valid;
  reg  [48:0]       mem_3_bits_branches_3_bits_target_addr;
  reg               mem_3_bits_branches_3_bits_taken;
  reg  [4:0]        mem_3_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_3_bits_attribute_rasAction;
  reg               mem_3_bits_branches_3_bits_mispredict;
  reg               mem_3_bits_branches_4_valid;
  reg  [48:0]       mem_3_bits_branches_4_bits_target_addr;
  reg               mem_3_bits_branches_4_bits_taken;
  reg  [4:0]        mem_3_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_4_bits_attribute_rasAction;
  reg               mem_3_bits_branches_4_bits_mispredict;
  reg               mem_3_bits_branches_5_valid;
  reg  [48:0]       mem_3_bits_branches_5_bits_target_addr;
  reg               mem_3_bits_branches_5_bits_taken;
  reg  [4:0]        mem_3_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_5_bits_attribute_rasAction;
  reg               mem_3_bits_branches_5_bits_mispredict;
  reg               mem_3_bits_branches_6_valid;
  reg  [48:0]       mem_3_bits_branches_6_bits_target_addr;
  reg               mem_3_bits_branches_6_bits_taken;
  reg  [4:0]        mem_3_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_6_bits_attribute_rasAction;
  reg               mem_3_bits_branches_6_bits_mispredict;
  reg               mem_3_bits_branches_7_valid;
  reg  [48:0]       mem_3_bits_branches_7_bits_target_addr;
  reg               mem_3_bits_branches_7_bits_taken;
  reg  [4:0]        mem_3_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_3_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_3_bits_branches_7_bits_attribute_rasAction;
  reg               mem_3_bits_branches_7_bits_mispredict;
  reg               mem_4_valid;
  reg               mem_4_bits_ftqIdx_flag;
  reg  [5:0]        mem_4_bits_ftqIdx_value;
  reg               mem_4_bits_flushed;
  reg  [48:0]       mem_4_bits_startPc_addr;
  reg               mem_4_bits_branches_0_valid;
  reg  [48:0]       mem_4_bits_branches_0_bits_target_addr;
  reg               mem_4_bits_branches_0_bits_taken;
  reg  [4:0]        mem_4_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_0_bits_attribute_rasAction;
  reg               mem_4_bits_branches_0_bits_mispredict;
  reg               mem_4_bits_branches_1_valid;
  reg  [48:0]       mem_4_bits_branches_1_bits_target_addr;
  reg               mem_4_bits_branches_1_bits_taken;
  reg  [4:0]        mem_4_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_1_bits_attribute_rasAction;
  reg               mem_4_bits_branches_1_bits_mispredict;
  reg               mem_4_bits_branches_2_valid;
  reg  [48:0]       mem_4_bits_branches_2_bits_target_addr;
  reg               mem_4_bits_branches_2_bits_taken;
  reg  [4:0]        mem_4_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_2_bits_attribute_rasAction;
  reg               mem_4_bits_branches_2_bits_mispredict;
  reg               mem_4_bits_branches_3_valid;
  reg  [48:0]       mem_4_bits_branches_3_bits_target_addr;
  reg               mem_4_bits_branches_3_bits_taken;
  reg  [4:0]        mem_4_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_3_bits_attribute_rasAction;
  reg               mem_4_bits_branches_3_bits_mispredict;
  reg               mem_4_bits_branches_4_valid;
  reg  [48:0]       mem_4_bits_branches_4_bits_target_addr;
  reg               mem_4_bits_branches_4_bits_taken;
  reg  [4:0]        mem_4_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_4_bits_attribute_rasAction;
  reg               mem_4_bits_branches_4_bits_mispredict;
  reg               mem_4_bits_branches_5_valid;
  reg  [48:0]       mem_4_bits_branches_5_bits_target_addr;
  reg               mem_4_bits_branches_5_bits_taken;
  reg  [4:0]        mem_4_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_5_bits_attribute_rasAction;
  reg               mem_4_bits_branches_5_bits_mispredict;
  reg               mem_4_bits_branches_6_valid;
  reg  [48:0]       mem_4_bits_branches_6_bits_target_addr;
  reg               mem_4_bits_branches_6_bits_taken;
  reg  [4:0]        mem_4_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_6_bits_attribute_rasAction;
  reg               mem_4_bits_branches_6_bits_mispredict;
  reg               mem_4_bits_branches_7_valid;
  reg  [48:0]       mem_4_bits_branches_7_bits_target_addr;
  reg               mem_4_bits_branches_7_bits_taken;
  reg  [4:0]        mem_4_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_4_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_4_bits_branches_7_bits_attribute_rasAction;
  reg               mem_4_bits_branches_7_bits_mispredict;
  reg               mem_5_valid;
  reg               mem_5_bits_ftqIdx_flag;
  reg  [5:0]        mem_5_bits_ftqIdx_value;
  reg               mem_5_bits_flushed;
  reg  [48:0]       mem_5_bits_startPc_addr;
  reg               mem_5_bits_branches_0_valid;
  reg  [48:0]       mem_5_bits_branches_0_bits_target_addr;
  reg               mem_5_bits_branches_0_bits_taken;
  reg  [4:0]        mem_5_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_0_bits_attribute_rasAction;
  reg               mem_5_bits_branches_0_bits_mispredict;
  reg               mem_5_bits_branches_1_valid;
  reg  [48:0]       mem_5_bits_branches_1_bits_target_addr;
  reg               mem_5_bits_branches_1_bits_taken;
  reg  [4:0]        mem_5_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_1_bits_attribute_rasAction;
  reg               mem_5_bits_branches_1_bits_mispredict;
  reg               mem_5_bits_branches_2_valid;
  reg  [48:0]       mem_5_bits_branches_2_bits_target_addr;
  reg               mem_5_bits_branches_2_bits_taken;
  reg  [4:0]        mem_5_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_2_bits_attribute_rasAction;
  reg               mem_5_bits_branches_2_bits_mispredict;
  reg               mem_5_bits_branches_3_valid;
  reg  [48:0]       mem_5_bits_branches_3_bits_target_addr;
  reg               mem_5_bits_branches_3_bits_taken;
  reg  [4:0]        mem_5_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_3_bits_attribute_rasAction;
  reg               mem_5_bits_branches_3_bits_mispredict;
  reg               mem_5_bits_branches_4_valid;
  reg  [48:0]       mem_5_bits_branches_4_bits_target_addr;
  reg               mem_5_bits_branches_4_bits_taken;
  reg  [4:0]        mem_5_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_4_bits_attribute_rasAction;
  reg               mem_5_bits_branches_4_bits_mispredict;
  reg               mem_5_bits_branches_5_valid;
  reg  [48:0]       mem_5_bits_branches_5_bits_target_addr;
  reg               mem_5_bits_branches_5_bits_taken;
  reg  [4:0]        mem_5_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_5_bits_attribute_rasAction;
  reg               mem_5_bits_branches_5_bits_mispredict;
  reg               mem_5_bits_branches_6_valid;
  reg  [48:0]       mem_5_bits_branches_6_bits_target_addr;
  reg               mem_5_bits_branches_6_bits_taken;
  reg  [4:0]        mem_5_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_6_bits_attribute_rasAction;
  reg               mem_5_bits_branches_6_bits_mispredict;
  reg               mem_5_bits_branches_7_valid;
  reg  [48:0]       mem_5_bits_branches_7_bits_target_addr;
  reg               mem_5_bits_branches_7_bits_taken;
  reg  [4:0]        mem_5_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_5_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_5_bits_branches_7_bits_attribute_rasAction;
  reg               mem_5_bits_branches_7_bits_mispredict;
  reg               mem_6_valid;
  reg               mem_6_bits_ftqIdx_flag;
  reg  [5:0]        mem_6_bits_ftqIdx_value;
  reg               mem_6_bits_flushed;
  reg  [48:0]       mem_6_bits_startPc_addr;
  reg               mem_6_bits_branches_0_valid;
  reg  [48:0]       mem_6_bits_branches_0_bits_target_addr;
  reg               mem_6_bits_branches_0_bits_taken;
  reg  [4:0]        mem_6_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_0_bits_attribute_rasAction;
  reg               mem_6_bits_branches_0_bits_mispredict;
  reg               mem_6_bits_branches_1_valid;
  reg  [48:0]       mem_6_bits_branches_1_bits_target_addr;
  reg               mem_6_bits_branches_1_bits_taken;
  reg  [4:0]        mem_6_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_1_bits_attribute_rasAction;
  reg               mem_6_bits_branches_1_bits_mispredict;
  reg               mem_6_bits_branches_2_valid;
  reg  [48:0]       mem_6_bits_branches_2_bits_target_addr;
  reg               mem_6_bits_branches_2_bits_taken;
  reg  [4:0]        mem_6_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_2_bits_attribute_rasAction;
  reg               mem_6_bits_branches_2_bits_mispredict;
  reg               mem_6_bits_branches_3_valid;
  reg  [48:0]       mem_6_bits_branches_3_bits_target_addr;
  reg               mem_6_bits_branches_3_bits_taken;
  reg  [4:0]        mem_6_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_3_bits_attribute_rasAction;
  reg               mem_6_bits_branches_3_bits_mispredict;
  reg               mem_6_bits_branches_4_valid;
  reg  [48:0]       mem_6_bits_branches_4_bits_target_addr;
  reg               mem_6_bits_branches_4_bits_taken;
  reg  [4:0]        mem_6_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_4_bits_attribute_rasAction;
  reg               mem_6_bits_branches_4_bits_mispredict;
  reg               mem_6_bits_branches_5_valid;
  reg  [48:0]       mem_6_bits_branches_5_bits_target_addr;
  reg               mem_6_bits_branches_5_bits_taken;
  reg  [4:0]        mem_6_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_5_bits_attribute_rasAction;
  reg               mem_6_bits_branches_5_bits_mispredict;
  reg               mem_6_bits_branches_6_valid;
  reg  [48:0]       mem_6_bits_branches_6_bits_target_addr;
  reg               mem_6_bits_branches_6_bits_taken;
  reg  [4:0]        mem_6_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_6_bits_attribute_rasAction;
  reg               mem_6_bits_branches_6_bits_mispredict;
  reg               mem_6_bits_branches_7_valid;
  reg  [48:0]       mem_6_bits_branches_7_bits_target_addr;
  reg               mem_6_bits_branches_7_bits_taken;
  reg  [4:0]        mem_6_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_6_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_6_bits_branches_7_bits_attribute_rasAction;
  reg               mem_6_bits_branches_7_bits_mispredict;
  reg               mem_7_valid;
  reg               mem_7_bits_ftqIdx_flag;
  reg  [5:0]        mem_7_bits_ftqIdx_value;
  reg               mem_7_bits_flushed;
  reg  [48:0]       mem_7_bits_startPc_addr;
  reg               mem_7_bits_branches_0_valid;
  reg  [48:0]       mem_7_bits_branches_0_bits_target_addr;
  reg               mem_7_bits_branches_0_bits_taken;
  reg  [4:0]        mem_7_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_0_bits_attribute_rasAction;
  reg               mem_7_bits_branches_0_bits_mispredict;
  reg               mem_7_bits_branches_1_valid;
  reg  [48:0]       mem_7_bits_branches_1_bits_target_addr;
  reg               mem_7_bits_branches_1_bits_taken;
  reg  [4:0]        mem_7_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_1_bits_attribute_rasAction;
  reg               mem_7_bits_branches_1_bits_mispredict;
  reg               mem_7_bits_branches_2_valid;
  reg  [48:0]       mem_7_bits_branches_2_bits_target_addr;
  reg               mem_7_bits_branches_2_bits_taken;
  reg  [4:0]        mem_7_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_2_bits_attribute_rasAction;
  reg               mem_7_bits_branches_2_bits_mispredict;
  reg               mem_7_bits_branches_3_valid;
  reg  [48:0]       mem_7_bits_branches_3_bits_target_addr;
  reg               mem_7_bits_branches_3_bits_taken;
  reg  [4:0]        mem_7_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_3_bits_attribute_rasAction;
  reg               mem_7_bits_branches_3_bits_mispredict;
  reg               mem_7_bits_branches_4_valid;
  reg  [48:0]       mem_7_bits_branches_4_bits_target_addr;
  reg               mem_7_bits_branches_4_bits_taken;
  reg  [4:0]        mem_7_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_4_bits_attribute_rasAction;
  reg               mem_7_bits_branches_4_bits_mispredict;
  reg               mem_7_bits_branches_5_valid;
  reg  [48:0]       mem_7_bits_branches_5_bits_target_addr;
  reg               mem_7_bits_branches_5_bits_taken;
  reg  [4:0]        mem_7_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_5_bits_attribute_rasAction;
  reg               mem_7_bits_branches_5_bits_mispredict;
  reg               mem_7_bits_branches_6_valid;
  reg  [48:0]       mem_7_bits_branches_6_bits_target_addr;
  reg               mem_7_bits_branches_6_bits_taken;
  reg  [4:0]        mem_7_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_6_bits_attribute_rasAction;
  reg               mem_7_bits_branches_6_bits_mispredict;
  reg               mem_7_bits_branches_7_valid;
  reg  [48:0]       mem_7_bits_branches_7_bits_target_addr;
  reg               mem_7_bits_branches_7_bits_taken;
  reg  [4:0]        mem_7_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_7_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_7_bits_branches_7_bits_attribute_rasAction;
  reg               mem_7_bits_branches_7_bits_mispredict;
  reg               mem_8_valid;
  reg               mem_8_bits_ftqIdx_flag;
  reg  [5:0]        mem_8_bits_ftqIdx_value;
  reg               mem_8_bits_flushed;
  reg  [48:0]       mem_8_bits_startPc_addr;
  reg               mem_8_bits_branches_0_valid;
  reg  [48:0]       mem_8_bits_branches_0_bits_target_addr;
  reg               mem_8_bits_branches_0_bits_taken;
  reg  [4:0]        mem_8_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_0_bits_attribute_rasAction;
  reg               mem_8_bits_branches_0_bits_mispredict;
  reg               mem_8_bits_branches_1_valid;
  reg  [48:0]       mem_8_bits_branches_1_bits_target_addr;
  reg               mem_8_bits_branches_1_bits_taken;
  reg  [4:0]        mem_8_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_1_bits_attribute_rasAction;
  reg               mem_8_bits_branches_1_bits_mispredict;
  reg               mem_8_bits_branches_2_valid;
  reg  [48:0]       mem_8_bits_branches_2_bits_target_addr;
  reg               mem_8_bits_branches_2_bits_taken;
  reg  [4:0]        mem_8_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_2_bits_attribute_rasAction;
  reg               mem_8_bits_branches_2_bits_mispredict;
  reg               mem_8_bits_branches_3_valid;
  reg  [48:0]       mem_8_bits_branches_3_bits_target_addr;
  reg               mem_8_bits_branches_3_bits_taken;
  reg  [4:0]        mem_8_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_3_bits_attribute_rasAction;
  reg               mem_8_bits_branches_3_bits_mispredict;
  reg               mem_8_bits_branches_4_valid;
  reg  [48:0]       mem_8_bits_branches_4_bits_target_addr;
  reg               mem_8_bits_branches_4_bits_taken;
  reg  [4:0]        mem_8_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_4_bits_attribute_rasAction;
  reg               mem_8_bits_branches_4_bits_mispredict;
  reg               mem_8_bits_branches_5_valid;
  reg  [48:0]       mem_8_bits_branches_5_bits_target_addr;
  reg               mem_8_bits_branches_5_bits_taken;
  reg  [4:0]        mem_8_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_5_bits_attribute_rasAction;
  reg               mem_8_bits_branches_5_bits_mispredict;
  reg               mem_8_bits_branches_6_valid;
  reg  [48:0]       mem_8_bits_branches_6_bits_target_addr;
  reg               mem_8_bits_branches_6_bits_taken;
  reg  [4:0]        mem_8_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_6_bits_attribute_rasAction;
  reg               mem_8_bits_branches_6_bits_mispredict;
  reg               mem_8_bits_branches_7_valid;
  reg  [48:0]       mem_8_bits_branches_7_bits_target_addr;
  reg               mem_8_bits_branches_7_bits_taken;
  reg  [4:0]        mem_8_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_8_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_8_bits_branches_7_bits_attribute_rasAction;
  reg               mem_8_bits_branches_7_bits_mispredict;
  reg               mem_9_valid;
  reg               mem_9_bits_ftqIdx_flag;
  reg  [5:0]        mem_9_bits_ftqIdx_value;
  reg               mem_9_bits_flushed;
  reg  [48:0]       mem_9_bits_startPc_addr;
  reg               mem_9_bits_branches_0_valid;
  reg  [48:0]       mem_9_bits_branches_0_bits_target_addr;
  reg               mem_9_bits_branches_0_bits_taken;
  reg  [4:0]        mem_9_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_0_bits_attribute_rasAction;
  reg               mem_9_bits_branches_0_bits_mispredict;
  reg               mem_9_bits_branches_1_valid;
  reg  [48:0]       mem_9_bits_branches_1_bits_target_addr;
  reg               mem_9_bits_branches_1_bits_taken;
  reg  [4:0]        mem_9_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_1_bits_attribute_rasAction;
  reg               mem_9_bits_branches_1_bits_mispredict;
  reg               mem_9_bits_branches_2_valid;
  reg  [48:0]       mem_9_bits_branches_2_bits_target_addr;
  reg               mem_9_bits_branches_2_bits_taken;
  reg  [4:0]        mem_9_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_2_bits_attribute_rasAction;
  reg               mem_9_bits_branches_2_bits_mispredict;
  reg               mem_9_bits_branches_3_valid;
  reg  [48:0]       mem_9_bits_branches_3_bits_target_addr;
  reg               mem_9_bits_branches_3_bits_taken;
  reg  [4:0]        mem_9_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_3_bits_attribute_rasAction;
  reg               mem_9_bits_branches_3_bits_mispredict;
  reg               mem_9_bits_branches_4_valid;
  reg  [48:0]       mem_9_bits_branches_4_bits_target_addr;
  reg               mem_9_bits_branches_4_bits_taken;
  reg  [4:0]        mem_9_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_4_bits_attribute_rasAction;
  reg               mem_9_bits_branches_4_bits_mispredict;
  reg               mem_9_bits_branches_5_valid;
  reg  [48:0]       mem_9_bits_branches_5_bits_target_addr;
  reg               mem_9_bits_branches_5_bits_taken;
  reg  [4:0]        mem_9_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_5_bits_attribute_rasAction;
  reg               mem_9_bits_branches_5_bits_mispredict;
  reg               mem_9_bits_branches_6_valid;
  reg  [48:0]       mem_9_bits_branches_6_bits_target_addr;
  reg               mem_9_bits_branches_6_bits_taken;
  reg  [4:0]        mem_9_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_6_bits_attribute_rasAction;
  reg               mem_9_bits_branches_6_bits_mispredict;
  reg               mem_9_bits_branches_7_valid;
  reg  [48:0]       mem_9_bits_branches_7_bits_target_addr;
  reg               mem_9_bits_branches_7_bits_taken;
  reg  [4:0]        mem_9_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_9_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_9_bits_branches_7_bits_attribute_rasAction;
  reg               mem_9_bits_branches_7_bits_mispredict;
  reg               mem_10_valid;
  reg               mem_10_bits_ftqIdx_flag;
  reg  [5:0]        mem_10_bits_ftqIdx_value;
  reg               mem_10_bits_flushed;
  reg  [48:0]       mem_10_bits_startPc_addr;
  reg               mem_10_bits_branches_0_valid;
  reg  [48:0]       mem_10_bits_branches_0_bits_target_addr;
  reg               mem_10_bits_branches_0_bits_taken;
  reg  [4:0]        mem_10_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_0_bits_attribute_rasAction;
  reg               mem_10_bits_branches_0_bits_mispredict;
  reg               mem_10_bits_branches_1_valid;
  reg  [48:0]       mem_10_bits_branches_1_bits_target_addr;
  reg               mem_10_bits_branches_1_bits_taken;
  reg  [4:0]        mem_10_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_1_bits_attribute_rasAction;
  reg               mem_10_bits_branches_1_bits_mispredict;
  reg               mem_10_bits_branches_2_valid;
  reg  [48:0]       mem_10_bits_branches_2_bits_target_addr;
  reg               mem_10_bits_branches_2_bits_taken;
  reg  [4:0]        mem_10_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_2_bits_attribute_rasAction;
  reg               mem_10_bits_branches_2_bits_mispredict;
  reg               mem_10_bits_branches_3_valid;
  reg  [48:0]       mem_10_bits_branches_3_bits_target_addr;
  reg               mem_10_bits_branches_3_bits_taken;
  reg  [4:0]        mem_10_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_3_bits_attribute_rasAction;
  reg               mem_10_bits_branches_3_bits_mispredict;
  reg               mem_10_bits_branches_4_valid;
  reg  [48:0]       mem_10_bits_branches_4_bits_target_addr;
  reg               mem_10_bits_branches_4_bits_taken;
  reg  [4:0]        mem_10_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_4_bits_attribute_rasAction;
  reg               mem_10_bits_branches_4_bits_mispredict;
  reg               mem_10_bits_branches_5_valid;
  reg  [48:0]       mem_10_bits_branches_5_bits_target_addr;
  reg               mem_10_bits_branches_5_bits_taken;
  reg  [4:0]        mem_10_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_5_bits_attribute_rasAction;
  reg               mem_10_bits_branches_5_bits_mispredict;
  reg               mem_10_bits_branches_6_valid;
  reg  [48:0]       mem_10_bits_branches_6_bits_target_addr;
  reg               mem_10_bits_branches_6_bits_taken;
  reg  [4:0]        mem_10_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_6_bits_attribute_rasAction;
  reg               mem_10_bits_branches_6_bits_mispredict;
  reg               mem_10_bits_branches_7_valid;
  reg  [48:0]       mem_10_bits_branches_7_bits_target_addr;
  reg               mem_10_bits_branches_7_bits_taken;
  reg  [4:0]        mem_10_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_10_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_10_bits_branches_7_bits_attribute_rasAction;
  reg               mem_10_bits_branches_7_bits_mispredict;
  reg               mem_11_valid;
  reg               mem_11_bits_ftqIdx_flag;
  reg  [5:0]        mem_11_bits_ftqIdx_value;
  reg               mem_11_bits_flushed;
  reg  [48:0]       mem_11_bits_startPc_addr;
  reg               mem_11_bits_branches_0_valid;
  reg  [48:0]       mem_11_bits_branches_0_bits_target_addr;
  reg               mem_11_bits_branches_0_bits_taken;
  reg  [4:0]        mem_11_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_0_bits_attribute_rasAction;
  reg               mem_11_bits_branches_0_bits_mispredict;
  reg               mem_11_bits_branches_1_valid;
  reg  [48:0]       mem_11_bits_branches_1_bits_target_addr;
  reg               mem_11_bits_branches_1_bits_taken;
  reg  [4:0]        mem_11_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_1_bits_attribute_rasAction;
  reg               mem_11_bits_branches_1_bits_mispredict;
  reg               mem_11_bits_branches_2_valid;
  reg  [48:0]       mem_11_bits_branches_2_bits_target_addr;
  reg               mem_11_bits_branches_2_bits_taken;
  reg  [4:0]        mem_11_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_2_bits_attribute_rasAction;
  reg               mem_11_bits_branches_2_bits_mispredict;
  reg               mem_11_bits_branches_3_valid;
  reg  [48:0]       mem_11_bits_branches_3_bits_target_addr;
  reg               mem_11_bits_branches_3_bits_taken;
  reg  [4:0]        mem_11_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_3_bits_attribute_rasAction;
  reg               mem_11_bits_branches_3_bits_mispredict;
  reg               mem_11_bits_branches_4_valid;
  reg  [48:0]       mem_11_bits_branches_4_bits_target_addr;
  reg               mem_11_bits_branches_4_bits_taken;
  reg  [4:0]        mem_11_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_4_bits_attribute_rasAction;
  reg               mem_11_bits_branches_4_bits_mispredict;
  reg               mem_11_bits_branches_5_valid;
  reg  [48:0]       mem_11_bits_branches_5_bits_target_addr;
  reg               mem_11_bits_branches_5_bits_taken;
  reg  [4:0]        mem_11_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_5_bits_attribute_rasAction;
  reg               mem_11_bits_branches_5_bits_mispredict;
  reg               mem_11_bits_branches_6_valid;
  reg  [48:0]       mem_11_bits_branches_6_bits_target_addr;
  reg               mem_11_bits_branches_6_bits_taken;
  reg  [4:0]        mem_11_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_6_bits_attribute_rasAction;
  reg               mem_11_bits_branches_6_bits_mispredict;
  reg               mem_11_bits_branches_7_valid;
  reg  [48:0]       mem_11_bits_branches_7_bits_target_addr;
  reg               mem_11_bits_branches_7_bits_taken;
  reg  [4:0]        mem_11_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_11_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_11_bits_branches_7_bits_attribute_rasAction;
  reg               mem_11_bits_branches_7_bits_mispredict;
  reg               mem_12_valid;
  reg               mem_12_bits_ftqIdx_flag;
  reg  [5:0]        mem_12_bits_ftqIdx_value;
  reg               mem_12_bits_flushed;
  reg  [48:0]       mem_12_bits_startPc_addr;
  reg               mem_12_bits_branches_0_valid;
  reg  [48:0]       mem_12_bits_branches_0_bits_target_addr;
  reg               mem_12_bits_branches_0_bits_taken;
  reg  [4:0]        mem_12_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_0_bits_attribute_rasAction;
  reg               mem_12_bits_branches_0_bits_mispredict;
  reg               mem_12_bits_branches_1_valid;
  reg  [48:0]       mem_12_bits_branches_1_bits_target_addr;
  reg               mem_12_bits_branches_1_bits_taken;
  reg  [4:0]        mem_12_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_1_bits_attribute_rasAction;
  reg               mem_12_bits_branches_1_bits_mispredict;
  reg               mem_12_bits_branches_2_valid;
  reg  [48:0]       mem_12_bits_branches_2_bits_target_addr;
  reg               mem_12_bits_branches_2_bits_taken;
  reg  [4:0]        mem_12_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_2_bits_attribute_rasAction;
  reg               mem_12_bits_branches_2_bits_mispredict;
  reg               mem_12_bits_branches_3_valid;
  reg  [48:0]       mem_12_bits_branches_3_bits_target_addr;
  reg               mem_12_bits_branches_3_bits_taken;
  reg  [4:0]        mem_12_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_3_bits_attribute_rasAction;
  reg               mem_12_bits_branches_3_bits_mispredict;
  reg               mem_12_bits_branches_4_valid;
  reg  [48:0]       mem_12_bits_branches_4_bits_target_addr;
  reg               mem_12_bits_branches_4_bits_taken;
  reg  [4:0]        mem_12_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_4_bits_attribute_rasAction;
  reg               mem_12_bits_branches_4_bits_mispredict;
  reg               mem_12_bits_branches_5_valid;
  reg  [48:0]       mem_12_bits_branches_5_bits_target_addr;
  reg               mem_12_bits_branches_5_bits_taken;
  reg  [4:0]        mem_12_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_5_bits_attribute_rasAction;
  reg               mem_12_bits_branches_5_bits_mispredict;
  reg               mem_12_bits_branches_6_valid;
  reg  [48:0]       mem_12_bits_branches_6_bits_target_addr;
  reg               mem_12_bits_branches_6_bits_taken;
  reg  [4:0]        mem_12_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_6_bits_attribute_rasAction;
  reg               mem_12_bits_branches_6_bits_mispredict;
  reg               mem_12_bits_branches_7_valid;
  reg  [48:0]       mem_12_bits_branches_7_bits_target_addr;
  reg               mem_12_bits_branches_7_bits_taken;
  reg  [4:0]        mem_12_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_12_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_12_bits_branches_7_bits_attribute_rasAction;
  reg               mem_12_bits_branches_7_bits_mispredict;
  reg               mem_13_valid;
  reg               mem_13_bits_ftqIdx_flag;
  reg  [5:0]        mem_13_bits_ftqIdx_value;
  reg               mem_13_bits_flushed;
  reg  [48:0]       mem_13_bits_startPc_addr;
  reg               mem_13_bits_branches_0_valid;
  reg  [48:0]       mem_13_bits_branches_0_bits_target_addr;
  reg               mem_13_bits_branches_0_bits_taken;
  reg  [4:0]        mem_13_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_0_bits_attribute_rasAction;
  reg               mem_13_bits_branches_0_bits_mispredict;
  reg               mem_13_bits_branches_1_valid;
  reg  [48:0]       mem_13_bits_branches_1_bits_target_addr;
  reg               mem_13_bits_branches_1_bits_taken;
  reg  [4:0]        mem_13_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_1_bits_attribute_rasAction;
  reg               mem_13_bits_branches_1_bits_mispredict;
  reg               mem_13_bits_branches_2_valid;
  reg  [48:0]       mem_13_bits_branches_2_bits_target_addr;
  reg               mem_13_bits_branches_2_bits_taken;
  reg  [4:0]        mem_13_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_2_bits_attribute_rasAction;
  reg               mem_13_bits_branches_2_bits_mispredict;
  reg               mem_13_bits_branches_3_valid;
  reg  [48:0]       mem_13_bits_branches_3_bits_target_addr;
  reg               mem_13_bits_branches_3_bits_taken;
  reg  [4:0]        mem_13_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_3_bits_attribute_rasAction;
  reg               mem_13_bits_branches_3_bits_mispredict;
  reg               mem_13_bits_branches_4_valid;
  reg  [48:0]       mem_13_bits_branches_4_bits_target_addr;
  reg               mem_13_bits_branches_4_bits_taken;
  reg  [4:0]        mem_13_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_4_bits_attribute_rasAction;
  reg               mem_13_bits_branches_4_bits_mispredict;
  reg               mem_13_bits_branches_5_valid;
  reg  [48:0]       mem_13_bits_branches_5_bits_target_addr;
  reg               mem_13_bits_branches_5_bits_taken;
  reg  [4:0]        mem_13_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_5_bits_attribute_rasAction;
  reg               mem_13_bits_branches_5_bits_mispredict;
  reg               mem_13_bits_branches_6_valid;
  reg  [48:0]       mem_13_bits_branches_6_bits_target_addr;
  reg               mem_13_bits_branches_6_bits_taken;
  reg  [4:0]        mem_13_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_6_bits_attribute_rasAction;
  reg               mem_13_bits_branches_6_bits_mispredict;
  reg               mem_13_bits_branches_7_valid;
  reg  [48:0]       mem_13_bits_branches_7_bits_target_addr;
  reg               mem_13_bits_branches_7_bits_taken;
  reg  [4:0]        mem_13_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_13_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_13_bits_branches_7_bits_attribute_rasAction;
  reg               mem_13_bits_branches_7_bits_mispredict;
  reg               mem_14_valid;
  reg               mem_14_bits_ftqIdx_flag;
  reg  [5:0]        mem_14_bits_ftqIdx_value;
  reg               mem_14_bits_flushed;
  reg  [48:0]       mem_14_bits_startPc_addr;
  reg               mem_14_bits_branches_0_valid;
  reg  [48:0]       mem_14_bits_branches_0_bits_target_addr;
  reg               mem_14_bits_branches_0_bits_taken;
  reg  [4:0]        mem_14_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_0_bits_attribute_rasAction;
  reg               mem_14_bits_branches_0_bits_mispredict;
  reg               mem_14_bits_branches_1_valid;
  reg  [48:0]       mem_14_bits_branches_1_bits_target_addr;
  reg               mem_14_bits_branches_1_bits_taken;
  reg  [4:0]        mem_14_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_1_bits_attribute_rasAction;
  reg               mem_14_bits_branches_1_bits_mispredict;
  reg               mem_14_bits_branches_2_valid;
  reg  [48:0]       mem_14_bits_branches_2_bits_target_addr;
  reg               mem_14_bits_branches_2_bits_taken;
  reg  [4:0]        mem_14_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_2_bits_attribute_rasAction;
  reg               mem_14_bits_branches_2_bits_mispredict;
  reg               mem_14_bits_branches_3_valid;
  reg  [48:0]       mem_14_bits_branches_3_bits_target_addr;
  reg               mem_14_bits_branches_3_bits_taken;
  reg  [4:0]        mem_14_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_3_bits_attribute_rasAction;
  reg               mem_14_bits_branches_3_bits_mispredict;
  reg               mem_14_bits_branches_4_valid;
  reg  [48:0]       mem_14_bits_branches_4_bits_target_addr;
  reg               mem_14_bits_branches_4_bits_taken;
  reg  [4:0]        mem_14_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_4_bits_attribute_rasAction;
  reg               mem_14_bits_branches_4_bits_mispredict;
  reg               mem_14_bits_branches_5_valid;
  reg  [48:0]       mem_14_bits_branches_5_bits_target_addr;
  reg               mem_14_bits_branches_5_bits_taken;
  reg  [4:0]        mem_14_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_5_bits_attribute_rasAction;
  reg               mem_14_bits_branches_5_bits_mispredict;
  reg               mem_14_bits_branches_6_valid;
  reg  [48:0]       mem_14_bits_branches_6_bits_target_addr;
  reg               mem_14_bits_branches_6_bits_taken;
  reg  [4:0]        mem_14_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_6_bits_attribute_rasAction;
  reg               mem_14_bits_branches_6_bits_mispredict;
  reg               mem_14_bits_branches_7_valid;
  reg  [48:0]       mem_14_bits_branches_7_bits_target_addr;
  reg               mem_14_bits_branches_7_bits_taken;
  reg  [4:0]        mem_14_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_14_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_14_bits_branches_7_bits_attribute_rasAction;
  reg               mem_14_bits_branches_7_bits_mispredict;
  reg               mem_15_valid;
  reg               mem_15_bits_ftqIdx_flag;
  reg  [5:0]        mem_15_bits_ftqIdx_value;
  reg               mem_15_bits_flushed;
  reg  [48:0]       mem_15_bits_startPc_addr;
  reg               mem_15_bits_branches_0_valid;
  reg  [48:0]       mem_15_bits_branches_0_bits_target_addr;
  reg               mem_15_bits_branches_0_bits_taken;
  reg  [4:0]        mem_15_bits_branches_0_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_0_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_0_bits_attribute_rasAction;
  reg               mem_15_bits_branches_0_bits_mispredict;
  reg               mem_15_bits_branches_1_valid;
  reg  [48:0]       mem_15_bits_branches_1_bits_target_addr;
  reg               mem_15_bits_branches_1_bits_taken;
  reg  [4:0]        mem_15_bits_branches_1_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_1_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_1_bits_attribute_rasAction;
  reg               mem_15_bits_branches_1_bits_mispredict;
  reg               mem_15_bits_branches_2_valid;
  reg  [48:0]       mem_15_bits_branches_2_bits_target_addr;
  reg               mem_15_bits_branches_2_bits_taken;
  reg  [4:0]        mem_15_bits_branches_2_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_2_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_2_bits_attribute_rasAction;
  reg               mem_15_bits_branches_2_bits_mispredict;
  reg               mem_15_bits_branches_3_valid;
  reg  [48:0]       mem_15_bits_branches_3_bits_target_addr;
  reg               mem_15_bits_branches_3_bits_taken;
  reg  [4:0]        mem_15_bits_branches_3_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_3_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_3_bits_attribute_rasAction;
  reg               mem_15_bits_branches_3_bits_mispredict;
  reg               mem_15_bits_branches_4_valid;
  reg  [48:0]       mem_15_bits_branches_4_bits_target_addr;
  reg               mem_15_bits_branches_4_bits_taken;
  reg  [4:0]        mem_15_bits_branches_4_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_4_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_4_bits_attribute_rasAction;
  reg               mem_15_bits_branches_4_bits_mispredict;
  reg               mem_15_bits_branches_5_valid;
  reg  [48:0]       mem_15_bits_branches_5_bits_target_addr;
  reg               mem_15_bits_branches_5_bits_taken;
  reg  [4:0]        mem_15_bits_branches_5_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_5_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_5_bits_attribute_rasAction;
  reg               mem_15_bits_branches_5_bits_mispredict;
  reg               mem_15_bits_branches_6_valid;
  reg  [48:0]       mem_15_bits_branches_6_bits_target_addr;
  reg               mem_15_bits_branches_6_bits_taken;
  reg  [4:0]        mem_15_bits_branches_6_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_6_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_6_bits_attribute_rasAction;
  reg               mem_15_bits_branches_6_bits_mispredict;
  reg               mem_15_bits_branches_7_valid;
  reg  [48:0]       mem_15_bits_branches_7_bits_target_addr;
  reg               mem_15_bits_branches_7_bits_taken;
  reg  [4:0]        mem_15_bits_branches_7_bits_cfiPosition;
  reg  [1:0]        mem_15_bits_branches_7_bits_attribute_branchType;
  reg  [1:0]        mem_15_bits_branches_7_bits_attribute_rasAction;
  reg               mem_15_bits_branches_7_bits_mispredict;
  reg               enqPtr_flag;
  reg  [3:0]        enqPtr_value;
  reg               deqPtr_flag;
  reg  [3:0]        deqPtr_value;
  wire [4:0]        _full_T_7 =
    enqPtr_flag == deqPtr_flag
      ? {1'h0, 4'(enqPtr_value - deqPtr_value)}
      : 5'(5'({1'h0, enqPtr_value} - 5'h10) - {1'h0, deqPtr_value});
  wire              full_probe = _full_T_7 > 5'hB;
  reg               REG;
  reg               REG_1;
  reg               backendRedirectPtr_r_flag;
  reg  [5:0]        backendRedirectPtr_r_value;
  wire              backendRedirectPtr_flag =
    io_backendRedirect ? io_backendRedirectPtr_flag : backendRedirectPtr_r_flag;
  wire [5:0]        backendRedirectPtr_value =
    io_backendRedirect ? io_backendRedirectPtr_value : backendRedirectPtr_r_value;
  reg               REG_2;
  wire              _resolve_filteredResolve_valid_T_12 = io_backendRedirect | REG;
  wire              _GEN = _resolve_filteredResolve_valid_T_12 | REG_1;
  wire              differentFlag =
    io_backendResolve_0_bits_ftqIdx_flag ^ backendRedirectPtr_flag;
  wire              compare =
    io_backendResolve_0_bits_ftqIdx_value > backendRedirectPtr_value;
  wire              differentFlag_1 =
    io_backendResolve_1_bits_ftqIdx_flag ^ backendRedirectPtr_flag;
  wire              compare_1 =
    io_backendResolve_1_bits_ftqIdx_value > backendRedirectPtr_value;
  wire              differentFlag_2 =
    io_backendResolve_2_bits_ftqIdx_flag ^ backendRedirectPtr_flag;
  wire              compare_2 =
    io_backendResolve_2_bits_ftqIdx_value > backendRedirectPtr_value;
  wire              _GEN_0 =
    REG_2 & ~_GEN
    & (io_backendResolve_0_valid & (differentFlag ^ compare) | io_backendResolve_1_valid
       & (differentFlag_1 ^ compare_1) | io_backendResolve_2_valid
       & (differentFlag_2 ^ compare_2));
  wire              resolve_0_valid =
    io_backendResolve_0_valid
    & ~((_resolve_filteredResolve_valid_T_12 | REG_1) & (differentFlag ^ compare));
  wire              resolve_1_valid =
    io_backendResolve_1_valid
    & ~((_resolve_filteredResolve_valid_T_12 | REG_1) & (differentFlag_1 ^ compare_1));
  wire              resolve_2_valid =
    io_backendResolve_2_valid
    & ~((_resolve_filteredResolve_valid_T_12 | REG_1) & (differentFlag_2 ^ compare_2));
  wire [6:0]        _deqValid_T =
    {io_backendResolve_0_bits_ftqIdx_flag, io_backendResolve_0_bits_ftqIdx_value};
  wire [6:0]        _deqValid_T_4 =
    {io_backendResolve_1_bits_ftqIdx_flag, io_backendResolve_1_bits_ftqIdx_value};
  wire [6:0]        _deqValid_T_8 =
    {io_backendResolve_2_bits_ftqIdx_flag, io_backendResolve_2_bits_ftqIdx_value};
  wire [15:0]       _GEN_1 =
    {{mem_15_bits_branches_0_valid},
     {mem_14_bits_branches_0_valid},
     {mem_13_bits_branches_0_valid},
     {mem_12_bits_branches_0_valid},
     {mem_11_bits_branches_0_valid},
     {mem_10_bits_branches_0_valid},
     {mem_9_bits_branches_0_valid},
     {mem_8_bits_branches_0_valid},
     {mem_7_bits_branches_0_valid},
     {mem_6_bits_branches_0_valid},
     {mem_5_bits_branches_0_valid},
     {mem_4_bits_branches_0_valid},
     {mem_3_bits_branches_0_valid},
     {mem_2_bits_branches_0_valid},
     {mem_1_bits_branches_0_valid},
     {mem_0_bits_branches_0_valid}};
  wire [15:0]       _GEN_2 =
    {{mem_15_bits_branches_1_valid},
     {mem_14_bits_branches_1_valid},
     {mem_13_bits_branches_1_valid},
     {mem_12_bits_branches_1_valid},
     {mem_11_bits_branches_1_valid},
     {mem_10_bits_branches_1_valid},
     {mem_9_bits_branches_1_valid},
     {mem_8_bits_branches_1_valid},
     {mem_7_bits_branches_1_valid},
     {mem_6_bits_branches_1_valid},
     {mem_5_bits_branches_1_valid},
     {mem_4_bits_branches_1_valid},
     {mem_3_bits_branches_1_valid},
     {mem_2_bits_branches_1_valid},
     {mem_1_bits_branches_1_valid},
     {mem_0_bits_branches_1_valid}};
  wire [15:0]       _GEN_3 =
    {{mem_15_bits_branches_2_valid},
     {mem_14_bits_branches_2_valid},
     {mem_13_bits_branches_2_valid},
     {mem_12_bits_branches_2_valid},
     {mem_11_bits_branches_2_valid},
     {mem_10_bits_branches_2_valid},
     {mem_9_bits_branches_2_valid},
     {mem_8_bits_branches_2_valid},
     {mem_7_bits_branches_2_valid},
     {mem_6_bits_branches_2_valid},
     {mem_5_bits_branches_2_valid},
     {mem_4_bits_branches_2_valid},
     {mem_3_bits_branches_2_valid},
     {mem_2_bits_branches_2_valid},
     {mem_1_bits_branches_2_valid},
     {mem_0_bits_branches_2_valid}};
  wire [15:0]       _GEN_4 =
    {{mem_15_bits_branches_3_valid},
     {mem_14_bits_branches_3_valid},
     {mem_13_bits_branches_3_valid},
     {mem_12_bits_branches_3_valid},
     {mem_11_bits_branches_3_valid},
     {mem_10_bits_branches_3_valid},
     {mem_9_bits_branches_3_valid},
     {mem_8_bits_branches_3_valid},
     {mem_7_bits_branches_3_valid},
     {mem_6_bits_branches_3_valid},
     {mem_5_bits_branches_3_valid},
     {mem_4_bits_branches_3_valid},
     {mem_3_bits_branches_3_valid},
     {mem_2_bits_branches_3_valid},
     {mem_1_bits_branches_3_valid},
     {mem_0_bits_branches_3_valid}};
  wire [15:0]       _GEN_5 =
    {{mem_15_bits_branches_4_valid},
     {mem_14_bits_branches_4_valid},
     {mem_13_bits_branches_4_valid},
     {mem_12_bits_branches_4_valid},
     {mem_11_bits_branches_4_valid},
     {mem_10_bits_branches_4_valid},
     {mem_9_bits_branches_4_valid},
     {mem_8_bits_branches_4_valid},
     {mem_7_bits_branches_4_valid},
     {mem_6_bits_branches_4_valid},
     {mem_5_bits_branches_4_valid},
     {mem_4_bits_branches_4_valid},
     {mem_3_bits_branches_4_valid},
     {mem_2_bits_branches_4_valid},
     {mem_1_bits_branches_4_valid},
     {mem_0_bits_branches_4_valid}};
  wire [15:0]       _GEN_6 =
    {{mem_15_bits_branches_5_valid},
     {mem_14_bits_branches_5_valid},
     {mem_13_bits_branches_5_valid},
     {mem_12_bits_branches_5_valid},
     {mem_11_bits_branches_5_valid},
     {mem_10_bits_branches_5_valid},
     {mem_9_bits_branches_5_valid},
     {mem_8_bits_branches_5_valid},
     {mem_7_bits_branches_5_valid},
     {mem_6_bits_branches_5_valid},
     {mem_5_bits_branches_5_valid},
     {mem_4_bits_branches_5_valid},
     {mem_3_bits_branches_5_valid},
     {mem_2_bits_branches_5_valid},
     {mem_1_bits_branches_5_valid},
     {mem_0_bits_branches_5_valid}};
  wire [15:0]       _GEN_7 =
    {{mem_15_bits_branches_6_valid},
     {mem_14_bits_branches_6_valid},
     {mem_13_bits_branches_6_valid},
     {mem_12_bits_branches_6_valid},
     {mem_11_bits_branches_6_valid},
     {mem_10_bits_branches_6_valid},
     {mem_9_bits_branches_6_valid},
     {mem_8_bits_branches_6_valid},
     {mem_7_bits_branches_6_valid},
     {mem_6_bits_branches_6_valid},
     {mem_5_bits_branches_6_valid},
     {mem_4_bits_branches_6_valid},
     {mem_3_bits_branches_6_valid},
     {mem_2_bits_branches_6_valid},
     {mem_1_bits_branches_6_valid},
     {mem_0_bits_branches_6_valid}};
  wire [15:0]       _GEN_8 =
    {{mem_15_valid},
     {mem_14_valid},
     {mem_13_valid},
     {mem_12_valid},
     {mem_11_valid},
     {mem_10_valid},
     {mem_9_valid},
     {mem_8_valid},
     {mem_7_valid},
     {mem_6_valid},
     {mem_5_valid},
     {mem_4_valid},
     {mem_3_valid},
     {mem_2_valid},
     {mem_1_valid},
     {mem_0_valid}};
  wire              _GEN_9 = _GEN_8[deqPtr_value];
  wire [15:0]       _GEN_10 =
    {{mem_15_bits_ftqIdx_flag},
     {mem_14_bits_ftqIdx_flag},
     {mem_13_bits_ftqIdx_flag},
     {mem_12_bits_ftqIdx_flag},
     {mem_11_bits_ftqIdx_flag},
     {mem_10_bits_ftqIdx_flag},
     {mem_9_bits_ftqIdx_flag},
     {mem_8_bits_ftqIdx_flag},
     {mem_7_bits_ftqIdx_flag},
     {mem_6_bits_ftqIdx_flag},
     {mem_5_bits_ftqIdx_flag},
     {mem_4_bits_ftqIdx_flag},
     {mem_3_bits_ftqIdx_flag},
     {mem_2_bits_ftqIdx_flag},
     {mem_1_bits_ftqIdx_flag},
     {mem_0_bits_ftqIdx_flag}};
  wire [15:0][5:0]  _GEN_11 =
    {{mem_15_bits_ftqIdx_value},
     {mem_14_bits_ftqIdx_value},
     {mem_13_bits_ftqIdx_value},
     {mem_12_bits_ftqIdx_value},
     {mem_11_bits_ftqIdx_value},
     {mem_10_bits_ftqIdx_value},
     {mem_9_bits_ftqIdx_value},
     {mem_8_bits_ftqIdx_value},
     {mem_7_bits_ftqIdx_value},
     {mem_6_bits_ftqIdx_value},
     {mem_5_bits_ftqIdx_value},
     {mem_4_bits_ftqIdx_value},
     {mem_3_bits_ftqIdx_value},
     {mem_2_bits_ftqIdx_value},
     {mem_1_bits_ftqIdx_value},
     {mem_0_bits_ftqIdx_value}};
  wire [5:0]        io_bpuTrain_bits_ftqIdx_value_0 = _GEN_11[deqPtr_value];
  wire [15:0]       _GEN_12 =
    {{mem_15_bits_flushed},
     {mem_14_bits_flushed},
     {mem_13_bits_flushed},
     {mem_12_bits_flushed},
     {mem_11_bits_flushed},
     {mem_10_bits_flushed},
     {mem_9_bits_flushed},
     {mem_8_bits_flushed},
     {mem_7_bits_flushed},
     {mem_6_bits_flushed},
     {mem_5_bits_flushed},
     {mem_4_bits_flushed},
     {mem_3_bits_flushed},
     {mem_2_bits_flushed},
     {mem_1_bits_flushed},
     {mem_0_bits_flushed}};
  wire              _GEN_13 = _GEN_12[deqPtr_value];
  wire [15:0][48:0] _GEN_14 =
    {{mem_15_bits_startPc_addr},
     {mem_14_bits_startPc_addr},
     {mem_13_bits_startPc_addr},
     {mem_12_bits_startPc_addr},
     {mem_11_bits_startPc_addr},
     {mem_10_bits_startPc_addr},
     {mem_9_bits_startPc_addr},
     {mem_8_bits_startPc_addr},
     {mem_7_bits_startPc_addr},
     {mem_6_bits_startPc_addr},
     {mem_5_bits_startPc_addr},
     {mem_4_bits_startPc_addr},
     {mem_3_bits_startPc_addr},
     {mem_2_bits_startPc_addr},
     {mem_1_bits_startPc_addr},
     {mem_0_bits_startPc_addr}};
  wire [15:0][48:0] _GEN_15 =
    {{mem_15_bits_branches_0_bits_target_addr},
     {mem_14_bits_branches_0_bits_target_addr},
     {mem_13_bits_branches_0_bits_target_addr},
     {mem_12_bits_branches_0_bits_target_addr},
     {mem_11_bits_branches_0_bits_target_addr},
     {mem_10_bits_branches_0_bits_target_addr},
     {mem_9_bits_branches_0_bits_target_addr},
     {mem_8_bits_branches_0_bits_target_addr},
     {mem_7_bits_branches_0_bits_target_addr},
     {mem_6_bits_branches_0_bits_target_addr},
     {mem_5_bits_branches_0_bits_target_addr},
     {mem_4_bits_branches_0_bits_target_addr},
     {mem_3_bits_branches_0_bits_target_addr},
     {mem_2_bits_branches_0_bits_target_addr},
     {mem_1_bits_branches_0_bits_target_addr},
     {mem_0_bits_branches_0_bits_target_addr}};
  wire [15:0]       _GEN_16 =
    {{mem_15_bits_branches_0_bits_taken},
     {mem_14_bits_branches_0_bits_taken},
     {mem_13_bits_branches_0_bits_taken},
     {mem_12_bits_branches_0_bits_taken},
     {mem_11_bits_branches_0_bits_taken},
     {mem_10_bits_branches_0_bits_taken},
     {mem_9_bits_branches_0_bits_taken},
     {mem_8_bits_branches_0_bits_taken},
     {mem_7_bits_branches_0_bits_taken},
     {mem_6_bits_branches_0_bits_taken},
     {mem_5_bits_branches_0_bits_taken},
     {mem_4_bits_branches_0_bits_taken},
     {mem_3_bits_branches_0_bits_taken},
     {mem_2_bits_branches_0_bits_taken},
     {mem_1_bits_branches_0_bits_taken},
     {mem_0_bits_branches_0_bits_taken}};
  wire [15:0][4:0]  _GEN_17 =
    {{mem_15_bits_branches_0_bits_cfiPosition},
     {mem_14_bits_branches_0_bits_cfiPosition},
     {mem_13_bits_branches_0_bits_cfiPosition},
     {mem_12_bits_branches_0_bits_cfiPosition},
     {mem_11_bits_branches_0_bits_cfiPosition},
     {mem_10_bits_branches_0_bits_cfiPosition},
     {mem_9_bits_branches_0_bits_cfiPosition},
     {mem_8_bits_branches_0_bits_cfiPosition},
     {mem_7_bits_branches_0_bits_cfiPosition},
     {mem_6_bits_branches_0_bits_cfiPosition},
     {mem_5_bits_branches_0_bits_cfiPosition},
     {mem_4_bits_branches_0_bits_cfiPosition},
     {mem_3_bits_branches_0_bits_cfiPosition},
     {mem_2_bits_branches_0_bits_cfiPosition},
     {mem_1_bits_branches_0_bits_cfiPosition},
     {mem_0_bits_branches_0_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_18 =
    {{mem_15_bits_branches_0_bits_attribute_branchType},
     {mem_14_bits_branches_0_bits_attribute_branchType},
     {mem_13_bits_branches_0_bits_attribute_branchType},
     {mem_12_bits_branches_0_bits_attribute_branchType},
     {mem_11_bits_branches_0_bits_attribute_branchType},
     {mem_10_bits_branches_0_bits_attribute_branchType},
     {mem_9_bits_branches_0_bits_attribute_branchType},
     {mem_8_bits_branches_0_bits_attribute_branchType},
     {mem_7_bits_branches_0_bits_attribute_branchType},
     {mem_6_bits_branches_0_bits_attribute_branchType},
     {mem_5_bits_branches_0_bits_attribute_branchType},
     {mem_4_bits_branches_0_bits_attribute_branchType},
     {mem_3_bits_branches_0_bits_attribute_branchType},
     {mem_2_bits_branches_0_bits_attribute_branchType},
     {mem_1_bits_branches_0_bits_attribute_branchType},
     {mem_0_bits_branches_0_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_19 =
    {{mem_15_bits_branches_0_bits_attribute_rasAction},
     {mem_14_bits_branches_0_bits_attribute_rasAction},
     {mem_13_bits_branches_0_bits_attribute_rasAction},
     {mem_12_bits_branches_0_bits_attribute_rasAction},
     {mem_11_bits_branches_0_bits_attribute_rasAction},
     {mem_10_bits_branches_0_bits_attribute_rasAction},
     {mem_9_bits_branches_0_bits_attribute_rasAction},
     {mem_8_bits_branches_0_bits_attribute_rasAction},
     {mem_7_bits_branches_0_bits_attribute_rasAction},
     {mem_6_bits_branches_0_bits_attribute_rasAction},
     {mem_5_bits_branches_0_bits_attribute_rasAction},
     {mem_4_bits_branches_0_bits_attribute_rasAction},
     {mem_3_bits_branches_0_bits_attribute_rasAction},
     {mem_2_bits_branches_0_bits_attribute_rasAction},
     {mem_1_bits_branches_0_bits_attribute_rasAction},
     {mem_0_bits_branches_0_bits_attribute_rasAction}};
  wire [15:0]       _GEN_20 =
    {{mem_15_bits_branches_0_bits_mispredict},
     {mem_14_bits_branches_0_bits_mispredict},
     {mem_13_bits_branches_0_bits_mispredict},
     {mem_12_bits_branches_0_bits_mispredict},
     {mem_11_bits_branches_0_bits_mispredict},
     {mem_10_bits_branches_0_bits_mispredict},
     {mem_9_bits_branches_0_bits_mispredict},
     {mem_8_bits_branches_0_bits_mispredict},
     {mem_7_bits_branches_0_bits_mispredict},
     {mem_6_bits_branches_0_bits_mispredict},
     {mem_5_bits_branches_0_bits_mispredict},
     {mem_4_bits_branches_0_bits_mispredict},
     {mem_3_bits_branches_0_bits_mispredict},
     {mem_2_bits_branches_0_bits_mispredict},
     {mem_1_bits_branches_0_bits_mispredict},
     {mem_0_bits_branches_0_bits_mispredict}};
  wire [15:0][48:0] _GEN_21 =
    {{mem_15_bits_branches_1_bits_target_addr},
     {mem_14_bits_branches_1_bits_target_addr},
     {mem_13_bits_branches_1_bits_target_addr},
     {mem_12_bits_branches_1_bits_target_addr},
     {mem_11_bits_branches_1_bits_target_addr},
     {mem_10_bits_branches_1_bits_target_addr},
     {mem_9_bits_branches_1_bits_target_addr},
     {mem_8_bits_branches_1_bits_target_addr},
     {mem_7_bits_branches_1_bits_target_addr},
     {mem_6_bits_branches_1_bits_target_addr},
     {mem_5_bits_branches_1_bits_target_addr},
     {mem_4_bits_branches_1_bits_target_addr},
     {mem_3_bits_branches_1_bits_target_addr},
     {mem_2_bits_branches_1_bits_target_addr},
     {mem_1_bits_branches_1_bits_target_addr},
     {mem_0_bits_branches_1_bits_target_addr}};
  wire [15:0]       _GEN_22 =
    {{mem_15_bits_branches_1_bits_taken},
     {mem_14_bits_branches_1_bits_taken},
     {mem_13_bits_branches_1_bits_taken},
     {mem_12_bits_branches_1_bits_taken},
     {mem_11_bits_branches_1_bits_taken},
     {mem_10_bits_branches_1_bits_taken},
     {mem_9_bits_branches_1_bits_taken},
     {mem_8_bits_branches_1_bits_taken},
     {mem_7_bits_branches_1_bits_taken},
     {mem_6_bits_branches_1_bits_taken},
     {mem_5_bits_branches_1_bits_taken},
     {mem_4_bits_branches_1_bits_taken},
     {mem_3_bits_branches_1_bits_taken},
     {mem_2_bits_branches_1_bits_taken},
     {mem_1_bits_branches_1_bits_taken},
     {mem_0_bits_branches_1_bits_taken}};
  wire [15:0][4:0]  _GEN_23 =
    {{mem_15_bits_branches_1_bits_cfiPosition},
     {mem_14_bits_branches_1_bits_cfiPosition},
     {mem_13_bits_branches_1_bits_cfiPosition},
     {mem_12_bits_branches_1_bits_cfiPosition},
     {mem_11_bits_branches_1_bits_cfiPosition},
     {mem_10_bits_branches_1_bits_cfiPosition},
     {mem_9_bits_branches_1_bits_cfiPosition},
     {mem_8_bits_branches_1_bits_cfiPosition},
     {mem_7_bits_branches_1_bits_cfiPosition},
     {mem_6_bits_branches_1_bits_cfiPosition},
     {mem_5_bits_branches_1_bits_cfiPosition},
     {mem_4_bits_branches_1_bits_cfiPosition},
     {mem_3_bits_branches_1_bits_cfiPosition},
     {mem_2_bits_branches_1_bits_cfiPosition},
     {mem_1_bits_branches_1_bits_cfiPosition},
     {mem_0_bits_branches_1_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_24 =
    {{mem_15_bits_branches_1_bits_attribute_branchType},
     {mem_14_bits_branches_1_bits_attribute_branchType},
     {mem_13_bits_branches_1_bits_attribute_branchType},
     {mem_12_bits_branches_1_bits_attribute_branchType},
     {mem_11_bits_branches_1_bits_attribute_branchType},
     {mem_10_bits_branches_1_bits_attribute_branchType},
     {mem_9_bits_branches_1_bits_attribute_branchType},
     {mem_8_bits_branches_1_bits_attribute_branchType},
     {mem_7_bits_branches_1_bits_attribute_branchType},
     {mem_6_bits_branches_1_bits_attribute_branchType},
     {mem_5_bits_branches_1_bits_attribute_branchType},
     {mem_4_bits_branches_1_bits_attribute_branchType},
     {mem_3_bits_branches_1_bits_attribute_branchType},
     {mem_2_bits_branches_1_bits_attribute_branchType},
     {mem_1_bits_branches_1_bits_attribute_branchType},
     {mem_0_bits_branches_1_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_25 =
    {{mem_15_bits_branches_1_bits_attribute_rasAction},
     {mem_14_bits_branches_1_bits_attribute_rasAction},
     {mem_13_bits_branches_1_bits_attribute_rasAction},
     {mem_12_bits_branches_1_bits_attribute_rasAction},
     {mem_11_bits_branches_1_bits_attribute_rasAction},
     {mem_10_bits_branches_1_bits_attribute_rasAction},
     {mem_9_bits_branches_1_bits_attribute_rasAction},
     {mem_8_bits_branches_1_bits_attribute_rasAction},
     {mem_7_bits_branches_1_bits_attribute_rasAction},
     {mem_6_bits_branches_1_bits_attribute_rasAction},
     {mem_5_bits_branches_1_bits_attribute_rasAction},
     {mem_4_bits_branches_1_bits_attribute_rasAction},
     {mem_3_bits_branches_1_bits_attribute_rasAction},
     {mem_2_bits_branches_1_bits_attribute_rasAction},
     {mem_1_bits_branches_1_bits_attribute_rasAction},
     {mem_0_bits_branches_1_bits_attribute_rasAction}};
  wire [15:0]       _GEN_26 =
    {{mem_15_bits_branches_1_bits_mispredict},
     {mem_14_bits_branches_1_bits_mispredict},
     {mem_13_bits_branches_1_bits_mispredict},
     {mem_12_bits_branches_1_bits_mispredict},
     {mem_11_bits_branches_1_bits_mispredict},
     {mem_10_bits_branches_1_bits_mispredict},
     {mem_9_bits_branches_1_bits_mispredict},
     {mem_8_bits_branches_1_bits_mispredict},
     {mem_7_bits_branches_1_bits_mispredict},
     {mem_6_bits_branches_1_bits_mispredict},
     {mem_5_bits_branches_1_bits_mispredict},
     {mem_4_bits_branches_1_bits_mispredict},
     {mem_3_bits_branches_1_bits_mispredict},
     {mem_2_bits_branches_1_bits_mispredict},
     {mem_1_bits_branches_1_bits_mispredict},
     {mem_0_bits_branches_1_bits_mispredict}};
  wire [15:0][48:0] _GEN_27 =
    {{mem_15_bits_branches_2_bits_target_addr},
     {mem_14_bits_branches_2_bits_target_addr},
     {mem_13_bits_branches_2_bits_target_addr},
     {mem_12_bits_branches_2_bits_target_addr},
     {mem_11_bits_branches_2_bits_target_addr},
     {mem_10_bits_branches_2_bits_target_addr},
     {mem_9_bits_branches_2_bits_target_addr},
     {mem_8_bits_branches_2_bits_target_addr},
     {mem_7_bits_branches_2_bits_target_addr},
     {mem_6_bits_branches_2_bits_target_addr},
     {mem_5_bits_branches_2_bits_target_addr},
     {mem_4_bits_branches_2_bits_target_addr},
     {mem_3_bits_branches_2_bits_target_addr},
     {mem_2_bits_branches_2_bits_target_addr},
     {mem_1_bits_branches_2_bits_target_addr},
     {mem_0_bits_branches_2_bits_target_addr}};
  wire [15:0]       _GEN_28 =
    {{mem_15_bits_branches_2_bits_taken},
     {mem_14_bits_branches_2_bits_taken},
     {mem_13_bits_branches_2_bits_taken},
     {mem_12_bits_branches_2_bits_taken},
     {mem_11_bits_branches_2_bits_taken},
     {mem_10_bits_branches_2_bits_taken},
     {mem_9_bits_branches_2_bits_taken},
     {mem_8_bits_branches_2_bits_taken},
     {mem_7_bits_branches_2_bits_taken},
     {mem_6_bits_branches_2_bits_taken},
     {mem_5_bits_branches_2_bits_taken},
     {mem_4_bits_branches_2_bits_taken},
     {mem_3_bits_branches_2_bits_taken},
     {mem_2_bits_branches_2_bits_taken},
     {mem_1_bits_branches_2_bits_taken},
     {mem_0_bits_branches_2_bits_taken}};
  wire [15:0][4:0]  _GEN_29 =
    {{mem_15_bits_branches_2_bits_cfiPosition},
     {mem_14_bits_branches_2_bits_cfiPosition},
     {mem_13_bits_branches_2_bits_cfiPosition},
     {mem_12_bits_branches_2_bits_cfiPosition},
     {mem_11_bits_branches_2_bits_cfiPosition},
     {mem_10_bits_branches_2_bits_cfiPosition},
     {mem_9_bits_branches_2_bits_cfiPosition},
     {mem_8_bits_branches_2_bits_cfiPosition},
     {mem_7_bits_branches_2_bits_cfiPosition},
     {mem_6_bits_branches_2_bits_cfiPosition},
     {mem_5_bits_branches_2_bits_cfiPosition},
     {mem_4_bits_branches_2_bits_cfiPosition},
     {mem_3_bits_branches_2_bits_cfiPosition},
     {mem_2_bits_branches_2_bits_cfiPosition},
     {mem_1_bits_branches_2_bits_cfiPosition},
     {mem_0_bits_branches_2_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_30 =
    {{mem_15_bits_branches_2_bits_attribute_branchType},
     {mem_14_bits_branches_2_bits_attribute_branchType},
     {mem_13_bits_branches_2_bits_attribute_branchType},
     {mem_12_bits_branches_2_bits_attribute_branchType},
     {mem_11_bits_branches_2_bits_attribute_branchType},
     {mem_10_bits_branches_2_bits_attribute_branchType},
     {mem_9_bits_branches_2_bits_attribute_branchType},
     {mem_8_bits_branches_2_bits_attribute_branchType},
     {mem_7_bits_branches_2_bits_attribute_branchType},
     {mem_6_bits_branches_2_bits_attribute_branchType},
     {mem_5_bits_branches_2_bits_attribute_branchType},
     {mem_4_bits_branches_2_bits_attribute_branchType},
     {mem_3_bits_branches_2_bits_attribute_branchType},
     {mem_2_bits_branches_2_bits_attribute_branchType},
     {mem_1_bits_branches_2_bits_attribute_branchType},
     {mem_0_bits_branches_2_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_31 =
    {{mem_15_bits_branches_2_bits_attribute_rasAction},
     {mem_14_bits_branches_2_bits_attribute_rasAction},
     {mem_13_bits_branches_2_bits_attribute_rasAction},
     {mem_12_bits_branches_2_bits_attribute_rasAction},
     {mem_11_bits_branches_2_bits_attribute_rasAction},
     {mem_10_bits_branches_2_bits_attribute_rasAction},
     {mem_9_bits_branches_2_bits_attribute_rasAction},
     {mem_8_bits_branches_2_bits_attribute_rasAction},
     {mem_7_bits_branches_2_bits_attribute_rasAction},
     {mem_6_bits_branches_2_bits_attribute_rasAction},
     {mem_5_bits_branches_2_bits_attribute_rasAction},
     {mem_4_bits_branches_2_bits_attribute_rasAction},
     {mem_3_bits_branches_2_bits_attribute_rasAction},
     {mem_2_bits_branches_2_bits_attribute_rasAction},
     {mem_1_bits_branches_2_bits_attribute_rasAction},
     {mem_0_bits_branches_2_bits_attribute_rasAction}};
  wire [15:0]       _GEN_32 =
    {{mem_15_bits_branches_2_bits_mispredict},
     {mem_14_bits_branches_2_bits_mispredict},
     {mem_13_bits_branches_2_bits_mispredict},
     {mem_12_bits_branches_2_bits_mispredict},
     {mem_11_bits_branches_2_bits_mispredict},
     {mem_10_bits_branches_2_bits_mispredict},
     {mem_9_bits_branches_2_bits_mispredict},
     {mem_8_bits_branches_2_bits_mispredict},
     {mem_7_bits_branches_2_bits_mispredict},
     {mem_6_bits_branches_2_bits_mispredict},
     {mem_5_bits_branches_2_bits_mispredict},
     {mem_4_bits_branches_2_bits_mispredict},
     {mem_3_bits_branches_2_bits_mispredict},
     {mem_2_bits_branches_2_bits_mispredict},
     {mem_1_bits_branches_2_bits_mispredict},
     {mem_0_bits_branches_2_bits_mispredict}};
  wire [15:0][48:0] _GEN_33 =
    {{mem_15_bits_branches_3_bits_target_addr},
     {mem_14_bits_branches_3_bits_target_addr},
     {mem_13_bits_branches_3_bits_target_addr},
     {mem_12_bits_branches_3_bits_target_addr},
     {mem_11_bits_branches_3_bits_target_addr},
     {mem_10_bits_branches_3_bits_target_addr},
     {mem_9_bits_branches_3_bits_target_addr},
     {mem_8_bits_branches_3_bits_target_addr},
     {mem_7_bits_branches_3_bits_target_addr},
     {mem_6_bits_branches_3_bits_target_addr},
     {mem_5_bits_branches_3_bits_target_addr},
     {mem_4_bits_branches_3_bits_target_addr},
     {mem_3_bits_branches_3_bits_target_addr},
     {mem_2_bits_branches_3_bits_target_addr},
     {mem_1_bits_branches_3_bits_target_addr},
     {mem_0_bits_branches_3_bits_target_addr}};
  wire [15:0]       _GEN_34 =
    {{mem_15_bits_branches_3_bits_taken},
     {mem_14_bits_branches_3_bits_taken},
     {mem_13_bits_branches_3_bits_taken},
     {mem_12_bits_branches_3_bits_taken},
     {mem_11_bits_branches_3_bits_taken},
     {mem_10_bits_branches_3_bits_taken},
     {mem_9_bits_branches_3_bits_taken},
     {mem_8_bits_branches_3_bits_taken},
     {mem_7_bits_branches_3_bits_taken},
     {mem_6_bits_branches_3_bits_taken},
     {mem_5_bits_branches_3_bits_taken},
     {mem_4_bits_branches_3_bits_taken},
     {mem_3_bits_branches_3_bits_taken},
     {mem_2_bits_branches_3_bits_taken},
     {mem_1_bits_branches_3_bits_taken},
     {mem_0_bits_branches_3_bits_taken}};
  wire [15:0][4:0]  _GEN_35 =
    {{mem_15_bits_branches_3_bits_cfiPosition},
     {mem_14_bits_branches_3_bits_cfiPosition},
     {mem_13_bits_branches_3_bits_cfiPosition},
     {mem_12_bits_branches_3_bits_cfiPosition},
     {mem_11_bits_branches_3_bits_cfiPosition},
     {mem_10_bits_branches_3_bits_cfiPosition},
     {mem_9_bits_branches_3_bits_cfiPosition},
     {mem_8_bits_branches_3_bits_cfiPosition},
     {mem_7_bits_branches_3_bits_cfiPosition},
     {mem_6_bits_branches_3_bits_cfiPosition},
     {mem_5_bits_branches_3_bits_cfiPosition},
     {mem_4_bits_branches_3_bits_cfiPosition},
     {mem_3_bits_branches_3_bits_cfiPosition},
     {mem_2_bits_branches_3_bits_cfiPosition},
     {mem_1_bits_branches_3_bits_cfiPosition},
     {mem_0_bits_branches_3_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_36 =
    {{mem_15_bits_branches_3_bits_attribute_branchType},
     {mem_14_bits_branches_3_bits_attribute_branchType},
     {mem_13_bits_branches_3_bits_attribute_branchType},
     {mem_12_bits_branches_3_bits_attribute_branchType},
     {mem_11_bits_branches_3_bits_attribute_branchType},
     {mem_10_bits_branches_3_bits_attribute_branchType},
     {mem_9_bits_branches_3_bits_attribute_branchType},
     {mem_8_bits_branches_3_bits_attribute_branchType},
     {mem_7_bits_branches_3_bits_attribute_branchType},
     {mem_6_bits_branches_3_bits_attribute_branchType},
     {mem_5_bits_branches_3_bits_attribute_branchType},
     {mem_4_bits_branches_3_bits_attribute_branchType},
     {mem_3_bits_branches_3_bits_attribute_branchType},
     {mem_2_bits_branches_3_bits_attribute_branchType},
     {mem_1_bits_branches_3_bits_attribute_branchType},
     {mem_0_bits_branches_3_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_37 =
    {{mem_15_bits_branches_3_bits_attribute_rasAction},
     {mem_14_bits_branches_3_bits_attribute_rasAction},
     {mem_13_bits_branches_3_bits_attribute_rasAction},
     {mem_12_bits_branches_3_bits_attribute_rasAction},
     {mem_11_bits_branches_3_bits_attribute_rasAction},
     {mem_10_bits_branches_3_bits_attribute_rasAction},
     {mem_9_bits_branches_3_bits_attribute_rasAction},
     {mem_8_bits_branches_3_bits_attribute_rasAction},
     {mem_7_bits_branches_3_bits_attribute_rasAction},
     {mem_6_bits_branches_3_bits_attribute_rasAction},
     {mem_5_bits_branches_3_bits_attribute_rasAction},
     {mem_4_bits_branches_3_bits_attribute_rasAction},
     {mem_3_bits_branches_3_bits_attribute_rasAction},
     {mem_2_bits_branches_3_bits_attribute_rasAction},
     {mem_1_bits_branches_3_bits_attribute_rasAction},
     {mem_0_bits_branches_3_bits_attribute_rasAction}};
  wire [15:0]       _GEN_38 =
    {{mem_15_bits_branches_3_bits_mispredict},
     {mem_14_bits_branches_3_bits_mispredict},
     {mem_13_bits_branches_3_bits_mispredict},
     {mem_12_bits_branches_3_bits_mispredict},
     {mem_11_bits_branches_3_bits_mispredict},
     {mem_10_bits_branches_3_bits_mispredict},
     {mem_9_bits_branches_3_bits_mispredict},
     {mem_8_bits_branches_3_bits_mispredict},
     {mem_7_bits_branches_3_bits_mispredict},
     {mem_6_bits_branches_3_bits_mispredict},
     {mem_5_bits_branches_3_bits_mispredict},
     {mem_4_bits_branches_3_bits_mispredict},
     {mem_3_bits_branches_3_bits_mispredict},
     {mem_2_bits_branches_3_bits_mispredict},
     {mem_1_bits_branches_3_bits_mispredict},
     {mem_0_bits_branches_3_bits_mispredict}};
  wire [15:0][48:0] _GEN_39 =
    {{mem_15_bits_branches_4_bits_target_addr},
     {mem_14_bits_branches_4_bits_target_addr},
     {mem_13_bits_branches_4_bits_target_addr},
     {mem_12_bits_branches_4_bits_target_addr},
     {mem_11_bits_branches_4_bits_target_addr},
     {mem_10_bits_branches_4_bits_target_addr},
     {mem_9_bits_branches_4_bits_target_addr},
     {mem_8_bits_branches_4_bits_target_addr},
     {mem_7_bits_branches_4_bits_target_addr},
     {mem_6_bits_branches_4_bits_target_addr},
     {mem_5_bits_branches_4_bits_target_addr},
     {mem_4_bits_branches_4_bits_target_addr},
     {mem_3_bits_branches_4_bits_target_addr},
     {mem_2_bits_branches_4_bits_target_addr},
     {mem_1_bits_branches_4_bits_target_addr},
     {mem_0_bits_branches_4_bits_target_addr}};
  wire [15:0]       _GEN_40 =
    {{mem_15_bits_branches_4_bits_taken},
     {mem_14_bits_branches_4_bits_taken},
     {mem_13_bits_branches_4_bits_taken},
     {mem_12_bits_branches_4_bits_taken},
     {mem_11_bits_branches_4_bits_taken},
     {mem_10_bits_branches_4_bits_taken},
     {mem_9_bits_branches_4_bits_taken},
     {mem_8_bits_branches_4_bits_taken},
     {mem_7_bits_branches_4_bits_taken},
     {mem_6_bits_branches_4_bits_taken},
     {mem_5_bits_branches_4_bits_taken},
     {mem_4_bits_branches_4_bits_taken},
     {mem_3_bits_branches_4_bits_taken},
     {mem_2_bits_branches_4_bits_taken},
     {mem_1_bits_branches_4_bits_taken},
     {mem_0_bits_branches_4_bits_taken}};
  wire [15:0][4:0]  _GEN_41 =
    {{mem_15_bits_branches_4_bits_cfiPosition},
     {mem_14_bits_branches_4_bits_cfiPosition},
     {mem_13_bits_branches_4_bits_cfiPosition},
     {mem_12_bits_branches_4_bits_cfiPosition},
     {mem_11_bits_branches_4_bits_cfiPosition},
     {mem_10_bits_branches_4_bits_cfiPosition},
     {mem_9_bits_branches_4_bits_cfiPosition},
     {mem_8_bits_branches_4_bits_cfiPosition},
     {mem_7_bits_branches_4_bits_cfiPosition},
     {mem_6_bits_branches_4_bits_cfiPosition},
     {mem_5_bits_branches_4_bits_cfiPosition},
     {mem_4_bits_branches_4_bits_cfiPosition},
     {mem_3_bits_branches_4_bits_cfiPosition},
     {mem_2_bits_branches_4_bits_cfiPosition},
     {mem_1_bits_branches_4_bits_cfiPosition},
     {mem_0_bits_branches_4_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_42 =
    {{mem_15_bits_branches_4_bits_attribute_branchType},
     {mem_14_bits_branches_4_bits_attribute_branchType},
     {mem_13_bits_branches_4_bits_attribute_branchType},
     {mem_12_bits_branches_4_bits_attribute_branchType},
     {mem_11_bits_branches_4_bits_attribute_branchType},
     {mem_10_bits_branches_4_bits_attribute_branchType},
     {mem_9_bits_branches_4_bits_attribute_branchType},
     {mem_8_bits_branches_4_bits_attribute_branchType},
     {mem_7_bits_branches_4_bits_attribute_branchType},
     {mem_6_bits_branches_4_bits_attribute_branchType},
     {mem_5_bits_branches_4_bits_attribute_branchType},
     {mem_4_bits_branches_4_bits_attribute_branchType},
     {mem_3_bits_branches_4_bits_attribute_branchType},
     {mem_2_bits_branches_4_bits_attribute_branchType},
     {mem_1_bits_branches_4_bits_attribute_branchType},
     {mem_0_bits_branches_4_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_43 =
    {{mem_15_bits_branches_4_bits_attribute_rasAction},
     {mem_14_bits_branches_4_bits_attribute_rasAction},
     {mem_13_bits_branches_4_bits_attribute_rasAction},
     {mem_12_bits_branches_4_bits_attribute_rasAction},
     {mem_11_bits_branches_4_bits_attribute_rasAction},
     {mem_10_bits_branches_4_bits_attribute_rasAction},
     {mem_9_bits_branches_4_bits_attribute_rasAction},
     {mem_8_bits_branches_4_bits_attribute_rasAction},
     {mem_7_bits_branches_4_bits_attribute_rasAction},
     {mem_6_bits_branches_4_bits_attribute_rasAction},
     {mem_5_bits_branches_4_bits_attribute_rasAction},
     {mem_4_bits_branches_4_bits_attribute_rasAction},
     {mem_3_bits_branches_4_bits_attribute_rasAction},
     {mem_2_bits_branches_4_bits_attribute_rasAction},
     {mem_1_bits_branches_4_bits_attribute_rasAction},
     {mem_0_bits_branches_4_bits_attribute_rasAction}};
  wire [15:0]       _GEN_44 =
    {{mem_15_bits_branches_4_bits_mispredict},
     {mem_14_bits_branches_4_bits_mispredict},
     {mem_13_bits_branches_4_bits_mispredict},
     {mem_12_bits_branches_4_bits_mispredict},
     {mem_11_bits_branches_4_bits_mispredict},
     {mem_10_bits_branches_4_bits_mispredict},
     {mem_9_bits_branches_4_bits_mispredict},
     {mem_8_bits_branches_4_bits_mispredict},
     {mem_7_bits_branches_4_bits_mispredict},
     {mem_6_bits_branches_4_bits_mispredict},
     {mem_5_bits_branches_4_bits_mispredict},
     {mem_4_bits_branches_4_bits_mispredict},
     {mem_3_bits_branches_4_bits_mispredict},
     {mem_2_bits_branches_4_bits_mispredict},
     {mem_1_bits_branches_4_bits_mispredict},
     {mem_0_bits_branches_4_bits_mispredict}};
  wire [15:0][48:0] _GEN_45 =
    {{mem_15_bits_branches_5_bits_target_addr},
     {mem_14_bits_branches_5_bits_target_addr},
     {mem_13_bits_branches_5_bits_target_addr},
     {mem_12_bits_branches_5_bits_target_addr},
     {mem_11_bits_branches_5_bits_target_addr},
     {mem_10_bits_branches_5_bits_target_addr},
     {mem_9_bits_branches_5_bits_target_addr},
     {mem_8_bits_branches_5_bits_target_addr},
     {mem_7_bits_branches_5_bits_target_addr},
     {mem_6_bits_branches_5_bits_target_addr},
     {mem_5_bits_branches_5_bits_target_addr},
     {mem_4_bits_branches_5_bits_target_addr},
     {mem_3_bits_branches_5_bits_target_addr},
     {mem_2_bits_branches_5_bits_target_addr},
     {mem_1_bits_branches_5_bits_target_addr},
     {mem_0_bits_branches_5_bits_target_addr}};
  wire [15:0]       _GEN_46 =
    {{mem_15_bits_branches_5_bits_taken},
     {mem_14_bits_branches_5_bits_taken},
     {mem_13_bits_branches_5_bits_taken},
     {mem_12_bits_branches_5_bits_taken},
     {mem_11_bits_branches_5_bits_taken},
     {mem_10_bits_branches_5_bits_taken},
     {mem_9_bits_branches_5_bits_taken},
     {mem_8_bits_branches_5_bits_taken},
     {mem_7_bits_branches_5_bits_taken},
     {mem_6_bits_branches_5_bits_taken},
     {mem_5_bits_branches_5_bits_taken},
     {mem_4_bits_branches_5_bits_taken},
     {mem_3_bits_branches_5_bits_taken},
     {mem_2_bits_branches_5_bits_taken},
     {mem_1_bits_branches_5_bits_taken},
     {mem_0_bits_branches_5_bits_taken}};
  wire [15:0][4:0]  _GEN_47 =
    {{mem_15_bits_branches_5_bits_cfiPosition},
     {mem_14_bits_branches_5_bits_cfiPosition},
     {mem_13_bits_branches_5_bits_cfiPosition},
     {mem_12_bits_branches_5_bits_cfiPosition},
     {mem_11_bits_branches_5_bits_cfiPosition},
     {mem_10_bits_branches_5_bits_cfiPosition},
     {mem_9_bits_branches_5_bits_cfiPosition},
     {mem_8_bits_branches_5_bits_cfiPosition},
     {mem_7_bits_branches_5_bits_cfiPosition},
     {mem_6_bits_branches_5_bits_cfiPosition},
     {mem_5_bits_branches_5_bits_cfiPosition},
     {mem_4_bits_branches_5_bits_cfiPosition},
     {mem_3_bits_branches_5_bits_cfiPosition},
     {mem_2_bits_branches_5_bits_cfiPosition},
     {mem_1_bits_branches_5_bits_cfiPosition},
     {mem_0_bits_branches_5_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_48 =
    {{mem_15_bits_branches_5_bits_attribute_branchType},
     {mem_14_bits_branches_5_bits_attribute_branchType},
     {mem_13_bits_branches_5_bits_attribute_branchType},
     {mem_12_bits_branches_5_bits_attribute_branchType},
     {mem_11_bits_branches_5_bits_attribute_branchType},
     {mem_10_bits_branches_5_bits_attribute_branchType},
     {mem_9_bits_branches_5_bits_attribute_branchType},
     {mem_8_bits_branches_5_bits_attribute_branchType},
     {mem_7_bits_branches_5_bits_attribute_branchType},
     {mem_6_bits_branches_5_bits_attribute_branchType},
     {mem_5_bits_branches_5_bits_attribute_branchType},
     {mem_4_bits_branches_5_bits_attribute_branchType},
     {mem_3_bits_branches_5_bits_attribute_branchType},
     {mem_2_bits_branches_5_bits_attribute_branchType},
     {mem_1_bits_branches_5_bits_attribute_branchType},
     {mem_0_bits_branches_5_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_49 =
    {{mem_15_bits_branches_5_bits_attribute_rasAction},
     {mem_14_bits_branches_5_bits_attribute_rasAction},
     {mem_13_bits_branches_5_bits_attribute_rasAction},
     {mem_12_bits_branches_5_bits_attribute_rasAction},
     {mem_11_bits_branches_5_bits_attribute_rasAction},
     {mem_10_bits_branches_5_bits_attribute_rasAction},
     {mem_9_bits_branches_5_bits_attribute_rasAction},
     {mem_8_bits_branches_5_bits_attribute_rasAction},
     {mem_7_bits_branches_5_bits_attribute_rasAction},
     {mem_6_bits_branches_5_bits_attribute_rasAction},
     {mem_5_bits_branches_5_bits_attribute_rasAction},
     {mem_4_bits_branches_5_bits_attribute_rasAction},
     {mem_3_bits_branches_5_bits_attribute_rasAction},
     {mem_2_bits_branches_5_bits_attribute_rasAction},
     {mem_1_bits_branches_5_bits_attribute_rasAction},
     {mem_0_bits_branches_5_bits_attribute_rasAction}};
  wire [15:0]       _GEN_50 =
    {{mem_15_bits_branches_5_bits_mispredict},
     {mem_14_bits_branches_5_bits_mispredict},
     {mem_13_bits_branches_5_bits_mispredict},
     {mem_12_bits_branches_5_bits_mispredict},
     {mem_11_bits_branches_5_bits_mispredict},
     {mem_10_bits_branches_5_bits_mispredict},
     {mem_9_bits_branches_5_bits_mispredict},
     {mem_8_bits_branches_5_bits_mispredict},
     {mem_7_bits_branches_5_bits_mispredict},
     {mem_6_bits_branches_5_bits_mispredict},
     {mem_5_bits_branches_5_bits_mispredict},
     {mem_4_bits_branches_5_bits_mispredict},
     {mem_3_bits_branches_5_bits_mispredict},
     {mem_2_bits_branches_5_bits_mispredict},
     {mem_1_bits_branches_5_bits_mispredict},
     {mem_0_bits_branches_5_bits_mispredict}};
  wire [15:0][48:0] _GEN_51 =
    {{mem_15_bits_branches_6_bits_target_addr},
     {mem_14_bits_branches_6_bits_target_addr},
     {mem_13_bits_branches_6_bits_target_addr},
     {mem_12_bits_branches_6_bits_target_addr},
     {mem_11_bits_branches_6_bits_target_addr},
     {mem_10_bits_branches_6_bits_target_addr},
     {mem_9_bits_branches_6_bits_target_addr},
     {mem_8_bits_branches_6_bits_target_addr},
     {mem_7_bits_branches_6_bits_target_addr},
     {mem_6_bits_branches_6_bits_target_addr},
     {mem_5_bits_branches_6_bits_target_addr},
     {mem_4_bits_branches_6_bits_target_addr},
     {mem_3_bits_branches_6_bits_target_addr},
     {mem_2_bits_branches_6_bits_target_addr},
     {mem_1_bits_branches_6_bits_target_addr},
     {mem_0_bits_branches_6_bits_target_addr}};
  wire [15:0]       _GEN_52 =
    {{mem_15_bits_branches_6_bits_taken},
     {mem_14_bits_branches_6_bits_taken},
     {mem_13_bits_branches_6_bits_taken},
     {mem_12_bits_branches_6_bits_taken},
     {mem_11_bits_branches_6_bits_taken},
     {mem_10_bits_branches_6_bits_taken},
     {mem_9_bits_branches_6_bits_taken},
     {mem_8_bits_branches_6_bits_taken},
     {mem_7_bits_branches_6_bits_taken},
     {mem_6_bits_branches_6_bits_taken},
     {mem_5_bits_branches_6_bits_taken},
     {mem_4_bits_branches_6_bits_taken},
     {mem_3_bits_branches_6_bits_taken},
     {mem_2_bits_branches_6_bits_taken},
     {mem_1_bits_branches_6_bits_taken},
     {mem_0_bits_branches_6_bits_taken}};
  wire [15:0][4:0]  _GEN_53 =
    {{mem_15_bits_branches_6_bits_cfiPosition},
     {mem_14_bits_branches_6_bits_cfiPosition},
     {mem_13_bits_branches_6_bits_cfiPosition},
     {mem_12_bits_branches_6_bits_cfiPosition},
     {mem_11_bits_branches_6_bits_cfiPosition},
     {mem_10_bits_branches_6_bits_cfiPosition},
     {mem_9_bits_branches_6_bits_cfiPosition},
     {mem_8_bits_branches_6_bits_cfiPosition},
     {mem_7_bits_branches_6_bits_cfiPosition},
     {mem_6_bits_branches_6_bits_cfiPosition},
     {mem_5_bits_branches_6_bits_cfiPosition},
     {mem_4_bits_branches_6_bits_cfiPosition},
     {mem_3_bits_branches_6_bits_cfiPosition},
     {mem_2_bits_branches_6_bits_cfiPosition},
     {mem_1_bits_branches_6_bits_cfiPosition},
     {mem_0_bits_branches_6_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_54 =
    {{mem_15_bits_branches_6_bits_attribute_branchType},
     {mem_14_bits_branches_6_bits_attribute_branchType},
     {mem_13_bits_branches_6_bits_attribute_branchType},
     {mem_12_bits_branches_6_bits_attribute_branchType},
     {mem_11_bits_branches_6_bits_attribute_branchType},
     {mem_10_bits_branches_6_bits_attribute_branchType},
     {mem_9_bits_branches_6_bits_attribute_branchType},
     {mem_8_bits_branches_6_bits_attribute_branchType},
     {mem_7_bits_branches_6_bits_attribute_branchType},
     {mem_6_bits_branches_6_bits_attribute_branchType},
     {mem_5_bits_branches_6_bits_attribute_branchType},
     {mem_4_bits_branches_6_bits_attribute_branchType},
     {mem_3_bits_branches_6_bits_attribute_branchType},
     {mem_2_bits_branches_6_bits_attribute_branchType},
     {mem_1_bits_branches_6_bits_attribute_branchType},
     {mem_0_bits_branches_6_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_55 =
    {{mem_15_bits_branches_6_bits_attribute_rasAction},
     {mem_14_bits_branches_6_bits_attribute_rasAction},
     {mem_13_bits_branches_6_bits_attribute_rasAction},
     {mem_12_bits_branches_6_bits_attribute_rasAction},
     {mem_11_bits_branches_6_bits_attribute_rasAction},
     {mem_10_bits_branches_6_bits_attribute_rasAction},
     {mem_9_bits_branches_6_bits_attribute_rasAction},
     {mem_8_bits_branches_6_bits_attribute_rasAction},
     {mem_7_bits_branches_6_bits_attribute_rasAction},
     {mem_6_bits_branches_6_bits_attribute_rasAction},
     {mem_5_bits_branches_6_bits_attribute_rasAction},
     {mem_4_bits_branches_6_bits_attribute_rasAction},
     {mem_3_bits_branches_6_bits_attribute_rasAction},
     {mem_2_bits_branches_6_bits_attribute_rasAction},
     {mem_1_bits_branches_6_bits_attribute_rasAction},
     {mem_0_bits_branches_6_bits_attribute_rasAction}};
  wire [15:0]       _GEN_56 =
    {{mem_15_bits_branches_6_bits_mispredict},
     {mem_14_bits_branches_6_bits_mispredict},
     {mem_13_bits_branches_6_bits_mispredict},
     {mem_12_bits_branches_6_bits_mispredict},
     {mem_11_bits_branches_6_bits_mispredict},
     {mem_10_bits_branches_6_bits_mispredict},
     {mem_9_bits_branches_6_bits_mispredict},
     {mem_8_bits_branches_6_bits_mispredict},
     {mem_7_bits_branches_6_bits_mispredict},
     {mem_6_bits_branches_6_bits_mispredict},
     {mem_5_bits_branches_6_bits_mispredict},
     {mem_4_bits_branches_6_bits_mispredict},
     {mem_3_bits_branches_6_bits_mispredict},
     {mem_2_bits_branches_6_bits_mispredict},
     {mem_1_bits_branches_6_bits_mispredict},
     {mem_0_bits_branches_6_bits_mispredict}};
  wire [15:0]       _GEN_57 =
    {{mem_15_bits_branches_7_valid},
     {mem_14_bits_branches_7_valid},
     {mem_13_bits_branches_7_valid},
     {mem_12_bits_branches_7_valid},
     {mem_11_bits_branches_7_valid},
     {mem_10_bits_branches_7_valid},
     {mem_9_bits_branches_7_valid},
     {mem_8_bits_branches_7_valid},
     {mem_7_bits_branches_7_valid},
     {mem_6_bits_branches_7_valid},
     {mem_5_bits_branches_7_valid},
     {mem_4_bits_branches_7_valid},
     {mem_3_bits_branches_7_valid},
     {mem_2_bits_branches_7_valid},
     {mem_1_bits_branches_7_valid},
     {mem_0_bits_branches_7_valid}};
  wire [15:0][48:0] _GEN_58 =
    {{mem_15_bits_branches_7_bits_target_addr},
     {mem_14_bits_branches_7_bits_target_addr},
     {mem_13_bits_branches_7_bits_target_addr},
     {mem_12_bits_branches_7_bits_target_addr},
     {mem_11_bits_branches_7_bits_target_addr},
     {mem_10_bits_branches_7_bits_target_addr},
     {mem_9_bits_branches_7_bits_target_addr},
     {mem_8_bits_branches_7_bits_target_addr},
     {mem_7_bits_branches_7_bits_target_addr},
     {mem_6_bits_branches_7_bits_target_addr},
     {mem_5_bits_branches_7_bits_target_addr},
     {mem_4_bits_branches_7_bits_target_addr},
     {mem_3_bits_branches_7_bits_target_addr},
     {mem_2_bits_branches_7_bits_target_addr},
     {mem_1_bits_branches_7_bits_target_addr},
     {mem_0_bits_branches_7_bits_target_addr}};
  wire [15:0]       _GEN_59 =
    {{mem_15_bits_branches_7_bits_taken},
     {mem_14_bits_branches_7_bits_taken},
     {mem_13_bits_branches_7_bits_taken},
     {mem_12_bits_branches_7_bits_taken},
     {mem_11_bits_branches_7_bits_taken},
     {mem_10_bits_branches_7_bits_taken},
     {mem_9_bits_branches_7_bits_taken},
     {mem_8_bits_branches_7_bits_taken},
     {mem_7_bits_branches_7_bits_taken},
     {mem_6_bits_branches_7_bits_taken},
     {mem_5_bits_branches_7_bits_taken},
     {mem_4_bits_branches_7_bits_taken},
     {mem_3_bits_branches_7_bits_taken},
     {mem_2_bits_branches_7_bits_taken},
     {mem_1_bits_branches_7_bits_taken},
     {mem_0_bits_branches_7_bits_taken}};
  wire [15:0][4:0]  _GEN_60 =
    {{mem_15_bits_branches_7_bits_cfiPosition},
     {mem_14_bits_branches_7_bits_cfiPosition},
     {mem_13_bits_branches_7_bits_cfiPosition},
     {mem_12_bits_branches_7_bits_cfiPosition},
     {mem_11_bits_branches_7_bits_cfiPosition},
     {mem_10_bits_branches_7_bits_cfiPosition},
     {mem_9_bits_branches_7_bits_cfiPosition},
     {mem_8_bits_branches_7_bits_cfiPosition},
     {mem_7_bits_branches_7_bits_cfiPosition},
     {mem_6_bits_branches_7_bits_cfiPosition},
     {mem_5_bits_branches_7_bits_cfiPosition},
     {mem_4_bits_branches_7_bits_cfiPosition},
     {mem_3_bits_branches_7_bits_cfiPosition},
     {mem_2_bits_branches_7_bits_cfiPosition},
     {mem_1_bits_branches_7_bits_cfiPosition},
     {mem_0_bits_branches_7_bits_cfiPosition}};
  wire [15:0][1:0]  _GEN_61 =
    {{mem_15_bits_branches_7_bits_attribute_branchType},
     {mem_14_bits_branches_7_bits_attribute_branchType},
     {mem_13_bits_branches_7_bits_attribute_branchType},
     {mem_12_bits_branches_7_bits_attribute_branchType},
     {mem_11_bits_branches_7_bits_attribute_branchType},
     {mem_10_bits_branches_7_bits_attribute_branchType},
     {mem_9_bits_branches_7_bits_attribute_branchType},
     {mem_8_bits_branches_7_bits_attribute_branchType},
     {mem_7_bits_branches_7_bits_attribute_branchType},
     {mem_6_bits_branches_7_bits_attribute_branchType},
     {mem_5_bits_branches_7_bits_attribute_branchType},
     {mem_4_bits_branches_7_bits_attribute_branchType},
     {mem_3_bits_branches_7_bits_attribute_branchType},
     {mem_2_bits_branches_7_bits_attribute_branchType},
     {mem_1_bits_branches_7_bits_attribute_branchType},
     {mem_0_bits_branches_7_bits_attribute_branchType}};
  wire [15:0][1:0]  _GEN_62 =
    {{mem_15_bits_branches_7_bits_attribute_rasAction},
     {mem_14_bits_branches_7_bits_attribute_rasAction},
     {mem_13_bits_branches_7_bits_attribute_rasAction},
     {mem_12_bits_branches_7_bits_attribute_rasAction},
     {mem_11_bits_branches_7_bits_attribute_rasAction},
     {mem_10_bits_branches_7_bits_attribute_rasAction},
     {mem_9_bits_branches_7_bits_attribute_rasAction},
     {mem_8_bits_branches_7_bits_attribute_rasAction},
     {mem_7_bits_branches_7_bits_attribute_rasAction},
     {mem_6_bits_branches_7_bits_attribute_rasAction},
     {mem_5_bits_branches_7_bits_attribute_rasAction},
     {mem_4_bits_branches_7_bits_attribute_rasAction},
     {mem_3_bits_branches_7_bits_attribute_rasAction},
     {mem_2_bits_branches_7_bits_attribute_rasAction},
     {mem_1_bits_branches_7_bits_attribute_rasAction},
     {mem_0_bits_branches_7_bits_attribute_rasAction}};
  wire [15:0]       _GEN_63 =
    {{mem_15_bits_branches_7_bits_mispredict},
     {mem_14_bits_branches_7_bits_mispredict},
     {mem_13_bits_branches_7_bits_mispredict},
     {mem_12_bits_branches_7_bits_mispredict},
     {mem_11_bits_branches_7_bits_mispredict},
     {mem_10_bits_branches_7_bits_mispredict},
     {mem_9_bits_branches_7_bits_mispredict},
     {mem_8_bits_branches_7_bits_mispredict},
     {mem_7_bits_branches_7_bits_mispredict},
     {mem_6_bits_branches_7_bits_mispredict},
     {mem_5_bits_branches_7_bits_mispredict},
     {mem_4_bits_branches_7_bits_mispredict},
     {mem_3_bits_branches_7_bits_mispredict},
     {mem_2_bits_branches_7_bits_mispredict},
     {mem_1_bits_branches_7_bits_mispredict},
     {mem_0_bits_branches_7_bits_mispredict}};
  wire [6:0]        _deqValid_T_9 =
    {_GEN_10[deqPtr_value], io_bpuTrain_bits_ftqIdx_value_0};
  wire              io_bpuTrain_valid_0 =
    _GEN_9
    & ~(resolve_0_valid & _deqValid_T == _deqValid_T_9 | resolve_1_valid
        & _deqValid_T_4 == _deqValid_T_9 | resolve_2_valid
        & _deqValid_T_8 == _deqValid_T_9) & ~_GEN_13;
  wire              _GEN_64 = deqPtr_flag ^ enqPtr_flag ^ deqPtr_value > enqPtr_value;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (_GEN_0 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_64 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [1:0]        _GEN_65 =
    2'({1'h0, io_backendResolve_0_valid & full_probe}
       + 2'({1'h0, io_backendResolve_1_valid & full_probe}
            + {1'h0, io_backendResolve_2_valid & full_probe}));
  wire [4:0]        _deqPtr_new_ptr_T_1 = 5'({deqPtr_flag, deqPtr_value} + 5'h1);
  wire              _hitIndex_T = resolve_0_valid & mem_0_valid;
  wire [6:0]        _hitIndex_T_255 = {mem_0_bits_ftqIdx_flag, mem_0_bits_ftqIdx_value};
  wire              _hitIndex_T_7 = resolve_0_valid & mem_1_valid;
  wire [6:0]        _hitIndex_T_262 = {mem_1_bits_ftqIdx_flag, mem_1_bits_ftqIdx_value};
  wire              _hitIndex_T_14 = resolve_0_valid & mem_2_valid;
  wire [6:0]        _hitIndex_T_269 = {mem_2_bits_ftqIdx_flag, mem_2_bits_ftqIdx_value};
  wire              _hitIndex_T_21 = resolve_0_valid & mem_3_valid;
  wire [6:0]        _hitIndex_T_276 = {mem_3_bits_ftqIdx_flag, mem_3_bits_ftqIdx_value};
  wire              _hitIndex_T_28 = resolve_0_valid & mem_4_valid;
  wire [6:0]        _hitIndex_T_283 = {mem_4_bits_ftqIdx_flag, mem_4_bits_ftqIdx_value};
  wire              _hitIndex_T_35 = resolve_0_valid & mem_5_valid;
  wire [6:0]        _hitIndex_T_290 = {mem_5_bits_ftqIdx_flag, mem_5_bits_ftqIdx_value};
  wire              _hitIndex_T_42 = resolve_0_valid & mem_6_valid;
  wire [6:0]        _hitIndex_T_297 = {mem_6_bits_ftqIdx_flag, mem_6_bits_ftqIdx_value};
  wire              _hitIndex_T_49 = resolve_0_valid & mem_7_valid;
  wire [6:0]        _hitIndex_T_304 = {mem_7_bits_ftqIdx_flag, mem_7_bits_ftqIdx_value};
  wire              _hitIndex_T_56 = resolve_0_valid & mem_8_valid;
  wire [6:0]        _hitIndex_T_311 = {mem_8_bits_ftqIdx_flag, mem_8_bits_ftqIdx_value};
  wire              _hitIndex_T_63 = resolve_0_valid & mem_9_valid;
  wire [6:0]        _hitIndex_T_318 = {mem_9_bits_ftqIdx_flag, mem_9_bits_ftqIdx_value};
  wire              _hitIndex_T_70 = resolve_0_valid & mem_10_valid;
  wire [6:0]        _hitIndex_T_325 = {mem_10_bits_ftqIdx_flag, mem_10_bits_ftqIdx_value};
  wire              _hitIndex_T_77 = resolve_0_valid & mem_11_valid;
  wire [6:0]        _hitIndex_T_332 = {mem_11_bits_ftqIdx_flag, mem_11_bits_ftqIdx_value};
  wire              _hitIndex_T_84 = resolve_0_valid & mem_12_valid;
  wire [6:0]        _hitIndex_T_339 = {mem_12_bits_ftqIdx_flag, mem_12_bits_ftqIdx_value};
  wire              _hitIndex_T_91 = resolve_0_valid & mem_13_valid;
  wire [6:0]        _hitIndex_T_346 = {mem_13_bits_ftqIdx_flag, mem_13_bits_ftqIdx_value};
  wire              _hitIndex_T_98 = resolve_0_valid & mem_14_valid;
  wire [6:0]        _hitIndex_T_353 = {mem_14_bits_ftqIdx_flag, mem_14_bits_ftqIdx_value};
  wire [6:0]        _hitIndex_T_360 = {mem_15_bits_ftqIdx_flag, mem_15_bits_ftqIdx_value};
  wire              hit_0 =
    _hitIndex_T & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T | _hitIndex_T_7
    & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T | _hitIndex_T_14
    & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T | _hitIndex_T_21
    & ~mem_3_bits_flushed & _hitIndex_T_276 == _deqValid_T | _hitIndex_T_28
    & ~mem_4_bits_flushed & _hitIndex_T_283 == _deqValid_T | _hitIndex_T_35
    & ~mem_5_bits_flushed & _hitIndex_T_290 == _deqValid_T | _hitIndex_T_42
    & ~mem_6_bits_flushed & _hitIndex_T_297 == _deqValid_T | _hitIndex_T_49
    & ~mem_7_bits_flushed & _hitIndex_T_304 == _deqValid_T | _hitIndex_T_56
    & ~mem_8_bits_flushed & _hitIndex_T_311 == _deqValid_T | _hitIndex_T_63
    & ~mem_9_bits_flushed & _hitIndex_T_318 == _deqValid_T | _hitIndex_T_70
    & ~mem_10_bits_flushed & _hitIndex_T_325 == _deqValid_T | _hitIndex_T_77
    & ~mem_11_bits_flushed & _hitIndex_T_332 == _deqValid_T | _hitIndex_T_84
    & ~mem_12_bits_flushed & _hitIndex_T_339 == _deqValid_T | _hitIndex_T_91
    & ~mem_13_bits_flushed & _hitIndex_T_346 == _deqValid_T | _hitIndex_T_98
    & ~mem_14_bits_flushed & _hitIndex_T_353 == _deqValid_T | resolve_0_valid
    & mem_15_valid & ~mem_15_bits_flushed & _hitIndex_T_360 == _deqValid_T;
  wire              _hitIndex_T_126 = resolve_1_valid & mem_0_valid;
  wire              _hitIndex_T_133 = resolve_1_valid & mem_1_valid;
  wire              _hitIndex_T_140 = resolve_1_valid & mem_2_valid;
  wire              _hitIndex_T_147 = resolve_1_valid & mem_3_valid;
  wire              _hitIndex_T_154 = resolve_1_valid & mem_4_valid;
  wire              _hitIndex_T_161 = resolve_1_valid & mem_5_valid;
  wire              _hitIndex_T_168 = resolve_1_valid & mem_6_valid;
  wire              _hitIndex_T_175 = resolve_1_valid & mem_7_valid;
  wire              _hitIndex_T_182 = resolve_1_valid & mem_8_valid;
  wire              _hitIndex_T_189 = resolve_1_valid & mem_9_valid;
  wire              _hitIndex_T_196 = resolve_1_valid & mem_10_valid;
  wire              _hitIndex_T_203 = resolve_1_valid & mem_11_valid;
  wire              _hitIndex_T_210 = resolve_1_valid & mem_12_valid;
  wire              _hitIndex_T_217 = resolve_1_valid & mem_13_valid;
  wire              _hitIndex_T_224 = resolve_1_valid & mem_14_valid;
  wire              hit_1 =
    _hitIndex_T_126 & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T_4
    | _hitIndex_T_133 & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T_4
    | _hitIndex_T_140 & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T_4
    | _hitIndex_T_147 & ~mem_3_bits_flushed & _hitIndex_T_276 == _deqValid_T_4
    | _hitIndex_T_154 & ~mem_4_bits_flushed & _hitIndex_T_283 == _deqValid_T_4
    | _hitIndex_T_161 & ~mem_5_bits_flushed & _hitIndex_T_290 == _deqValid_T_4
    | _hitIndex_T_168 & ~mem_6_bits_flushed & _hitIndex_T_297 == _deqValid_T_4
    | _hitIndex_T_175 & ~mem_7_bits_flushed & _hitIndex_T_304 == _deqValid_T_4
    | _hitIndex_T_182 & ~mem_8_bits_flushed & _hitIndex_T_311 == _deqValid_T_4
    | _hitIndex_T_189 & ~mem_9_bits_flushed & _hitIndex_T_318 == _deqValid_T_4
    | _hitIndex_T_196 & ~mem_10_bits_flushed & _hitIndex_T_325 == _deqValid_T_4
    | _hitIndex_T_203 & ~mem_11_bits_flushed & _hitIndex_T_332 == _deqValid_T_4
    | _hitIndex_T_210 & ~mem_12_bits_flushed & _hitIndex_T_339 == _deqValid_T_4
    | _hitIndex_T_217 & ~mem_13_bits_flushed & _hitIndex_T_346 == _deqValid_T_4
    | _hitIndex_T_224 & ~mem_14_bits_flushed & _hitIndex_T_353 == _deqValid_T_4
    | resolve_1_valid & mem_15_valid & ~mem_15_bits_flushed
    & _hitIndex_T_360 == _deqValid_T_4;
  wire              _hitIndex_T_252 = resolve_2_valid & mem_0_valid;
  wire              _hitIndex_T_259 = resolve_2_valid & mem_1_valid;
  wire              _hitIndex_T_266 = resolve_2_valid & mem_2_valid;
  wire              _hitIndex_T_273 = resolve_2_valid & mem_3_valid;
  wire              _hitIndex_T_280 = resolve_2_valid & mem_4_valid;
  wire              _hitIndex_T_287 = resolve_2_valid & mem_5_valid;
  wire              _hitIndex_T_294 = resolve_2_valid & mem_6_valid;
  wire              _hitIndex_T_301 = resolve_2_valid & mem_7_valid;
  wire              _hitIndex_T_308 = resolve_2_valid & mem_8_valid;
  wire              _hitIndex_T_315 = resolve_2_valid & mem_9_valid;
  wire              _hitIndex_T_322 = resolve_2_valid & mem_10_valid;
  wire              _hitIndex_T_329 = resolve_2_valid & mem_11_valid;
  wire              _hitIndex_T_336 = resolve_2_valid & mem_12_valid;
  wire              _hitIndex_T_343 = resolve_2_valid & mem_13_valid;
  wire              _hitIndex_T_350 = resolve_2_valid & mem_14_valid;
  wire              hit_2 =
    _hitIndex_T_252 & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T_8
    | _hitIndex_T_259 & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T_8
    | _hitIndex_T_266 & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T_8
    | _hitIndex_T_273 & ~mem_3_bits_flushed & _hitIndex_T_276 == _deqValid_T_8
    | _hitIndex_T_280 & ~mem_4_bits_flushed & _hitIndex_T_283 == _deqValid_T_8
    | _hitIndex_T_287 & ~mem_5_bits_flushed & _hitIndex_T_290 == _deqValid_T_8
    | _hitIndex_T_294 & ~mem_6_bits_flushed & _hitIndex_T_297 == _deqValid_T_8
    | _hitIndex_T_301 & ~mem_7_bits_flushed & _hitIndex_T_304 == _deqValid_T_8
    | _hitIndex_T_308 & ~mem_8_bits_flushed & _hitIndex_T_311 == _deqValid_T_8
    | _hitIndex_T_315 & ~mem_9_bits_flushed & _hitIndex_T_318 == _deqValid_T_8
    | _hitIndex_T_322 & ~mem_10_bits_flushed & _hitIndex_T_325 == _deqValid_T_8
    | _hitIndex_T_329 & ~mem_11_bits_flushed & _hitIndex_T_332 == _deqValid_T_8
    | _hitIndex_T_336 & ~mem_12_bits_flushed & _hitIndex_T_339 == _deqValid_T_8
    | _hitIndex_T_343 & ~mem_13_bits_flushed & _hitIndex_T_346 == _deqValid_T_8
    | _hitIndex_T_350 & ~mem_14_bits_flushed & _hitIndex_T_353 == _deqValid_T_8
    | resolve_2_valid & mem_15_valid & ~mem_15_bits_flushed
    & _hitIndex_T_360 == _deqValid_T_8;
  wire              hitPrevious_1_0 =
    resolve_0_valid & resolve_1_valid & _deqValid_T == _deqValid_T_4;
  wire              hitPrevious_2_0 =
    resolve_0_valid & resolve_2_valid & _deqValid_T == _deqValid_T_8;
  wire              hitPrevious_2_1 =
    resolve_1_valid & resolve_2_valid & _deqValid_T_4 == _deqValid_T_8;
  wire              needNewEntry_0 = resolve_0_valid & ~hit_0;
  wire [3:0]        enqIndex_0 =
    hit_0
      ? (_hitIndex_T & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T
           ? 4'h0
           : _hitIndex_T_7 & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T
               ? 4'h1
               : _hitIndex_T_14 & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T
                   ? 4'h2
                   : _hitIndex_T_21 & ~mem_3_bits_flushed & _hitIndex_T_276 == _deqValid_T
                       ? 4'h3
                       : _hitIndex_T_28 & ~mem_4_bits_flushed
                         & _hitIndex_T_283 == _deqValid_T
                           ? 4'h4
                           : _hitIndex_T_35 & ~mem_5_bits_flushed
                             & _hitIndex_T_290 == _deqValid_T
                               ? 4'h5
                               : _hitIndex_T_42 & ~mem_6_bits_flushed
                                 & _hitIndex_T_297 == _deqValid_T
                                   ? 4'h6
                                   : _hitIndex_T_49 & ~mem_7_bits_flushed
                                     & _hitIndex_T_304 == _deqValid_T
                                       ? 4'h7
                                       : _hitIndex_T_56 & ~mem_8_bits_flushed
                                         & _hitIndex_T_311 == _deqValid_T
                                           ? 4'h8
                                           : _hitIndex_T_63 & ~mem_9_bits_flushed
                                             & _hitIndex_T_318 == _deqValid_T
                                               ? 4'h9
                                               : _hitIndex_T_70 & ~mem_10_bits_flushed
                                                 & _hitIndex_T_325 == _deqValid_T
                                                   ? 4'hA
                                                   : _hitIndex_T_77 & ~mem_11_bits_flushed
                                                     & _hitIndex_T_332 == _deqValid_T
                                                       ? 4'hB
                                                       : _hitIndex_T_84
                                                         & ~mem_12_bits_flushed
                                                         & _hitIndex_T_339 == _deqValid_T
                                                           ? 4'hC
                                                           : _hitIndex_T_91
                                                             & ~mem_13_bits_flushed
                                                             & _hitIndex_T_346 == _deqValid_T
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~(_hitIndex_T_98
                                                                    & ~mem_14_bits_flushed
                                                                    & _hitIndex_T_353 == _deqValid_T)})
      : enqPtr_value;
  wire [3:0]        enqIndex_1 =
    hit_1
      ? (_hitIndex_T_126 & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T_4
           ? 4'h0
           : _hitIndex_T_133 & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T_4
               ? 4'h1
               : _hitIndex_T_140 & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T_4
                   ? 4'h2
                   : _hitIndex_T_147 & ~mem_3_bits_flushed
                     & _hitIndex_T_276 == _deqValid_T_4
                       ? 4'h3
                       : _hitIndex_T_154 & ~mem_4_bits_flushed
                         & _hitIndex_T_283 == _deqValid_T_4
                           ? 4'h4
                           : _hitIndex_T_161 & ~mem_5_bits_flushed
                             & _hitIndex_T_290 == _deqValid_T_4
                               ? 4'h5
                               : _hitIndex_T_168 & ~mem_6_bits_flushed
                                 & _hitIndex_T_297 == _deqValid_T_4
                                   ? 4'h6
                                   : _hitIndex_T_175 & ~mem_7_bits_flushed
                                     & _hitIndex_T_304 == _deqValid_T_4
                                       ? 4'h7
                                       : _hitIndex_T_182 & ~mem_8_bits_flushed
                                         & _hitIndex_T_311 == _deqValid_T_4
                                           ? 4'h8
                                           : _hitIndex_T_189 & ~mem_9_bits_flushed
                                             & _hitIndex_T_318 == _deqValid_T_4
                                               ? 4'h9
                                               : _hitIndex_T_196 & ~mem_10_bits_flushed
                                                 & _hitIndex_T_325 == _deqValid_T_4
                                                   ? 4'hA
                                                   : _hitIndex_T_203
                                                     & ~mem_11_bits_flushed
                                                     & _hitIndex_T_332 == _deqValid_T_4
                                                       ? 4'hB
                                                       : _hitIndex_T_210
                                                         & ~mem_12_bits_flushed
                                                         & _hitIndex_T_339 == _deqValid_T_4
                                                           ? 4'hC
                                                           : _hitIndex_T_217
                                                             & ~mem_13_bits_flushed
                                                             & _hitIndex_T_346 == _deqValid_T_4
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~(_hitIndex_T_224
                                                                    & ~mem_14_bits_flushed
                                                                    & _hitIndex_T_353 == _deqValid_T_4)})
      : hitPrevious_1_0 ? enqIndex_0 : 4'(enqPtr_value + {3'h0, needNewEntry_0});
  wire [1:0]        _GEN_66 = {1'h0, needNewEntry_0};
  wire [1:0]        _GEN_67 = {1'h0, resolve_1_valid & ~hit_1 & ~hitPrevious_1_0};
  wire [3:0]        enqIndex_2 =
    hit_2
      ? (_hitIndex_T_252 & ~mem_0_bits_flushed & _hitIndex_T_255 == _deqValid_T_8
           ? 4'h0
           : _hitIndex_T_259 & ~mem_1_bits_flushed & _hitIndex_T_262 == _deqValid_T_8
               ? 4'h1
               : _hitIndex_T_266 & ~mem_2_bits_flushed & _hitIndex_T_269 == _deqValid_T_8
                   ? 4'h2
                   : _hitIndex_T_273 & ~mem_3_bits_flushed
                     & _hitIndex_T_276 == _deqValid_T_8
                       ? 4'h3
                       : _hitIndex_T_280 & ~mem_4_bits_flushed
                         & _hitIndex_T_283 == _deqValid_T_8
                           ? 4'h4
                           : _hitIndex_T_287 & ~mem_5_bits_flushed
                             & _hitIndex_T_290 == _deqValid_T_8
                               ? 4'h5
                               : _hitIndex_T_294 & ~mem_6_bits_flushed
                                 & _hitIndex_T_297 == _deqValid_T_8
                                   ? 4'h6
                                   : _hitIndex_T_301 & ~mem_7_bits_flushed
                                     & _hitIndex_T_304 == _deqValid_T_8
                                       ? 4'h7
                                       : _hitIndex_T_308 & ~mem_8_bits_flushed
                                         & _hitIndex_T_311 == _deqValid_T_8
                                           ? 4'h8
                                           : _hitIndex_T_315 & ~mem_9_bits_flushed
                                             & _hitIndex_T_318 == _deqValid_T_8
                                               ? 4'h9
                                               : _hitIndex_T_322 & ~mem_10_bits_flushed
                                                 & _hitIndex_T_325 == _deqValid_T_8
                                                   ? 4'hA
                                                   : _hitIndex_T_329
                                                     & ~mem_11_bits_flushed
                                                     & _hitIndex_T_332 == _deqValid_T_8
                                                       ? 4'hB
                                                       : _hitIndex_T_336
                                                         & ~mem_12_bits_flushed
                                                         & _hitIndex_T_339 == _deqValid_T_8
                                                           ? 4'hC
                                                           : _hitIndex_T_343
                                                             & ~mem_13_bits_flushed
                                                             & _hitIndex_T_346 == _deqValid_T_8
                                                               ? 4'hD
                                                               : {3'h7,
                                                                  ~(_hitIndex_T_350
                                                                    & ~mem_14_bits_flushed
                                                                    & _hitIndex_T_353 == _deqValid_T_8)})
      : hitPrevious_2_0
          ? enqIndex_0
          : hitPrevious_2_1
              ? enqIndex_1
              : 4'(enqPtr_value + {2'h0, 2'(_GEN_66 + _GEN_67)});
  wire              _GEN_68 = _full_T_7 < 5'hC;
  wire              _GEN_69 = resolve_0_valid & _GEN_68;
  wire              _GEN_70 = enqIndex_0 == 4'h0;
  wire              _GEN_71 = _GEN_69 & _GEN_70;
  wire              _GEN_72 = enqIndex_0 == 4'h1;
  wire              _GEN_73 = _GEN_69 & _GEN_72;
  wire              _GEN_74 = enqIndex_0 == 4'h2;
  wire              _GEN_75 = _GEN_69 & _GEN_74;
  wire              _GEN_76 = enqIndex_0 == 4'h3;
  wire              _GEN_77 = _GEN_69 & _GEN_76;
  wire              _GEN_78 = enqIndex_0 == 4'h4;
  wire              _GEN_79 = _GEN_69 & _GEN_78;
  wire              _GEN_80 = enqIndex_0 == 4'h5;
  wire              _GEN_81 = _GEN_69 & _GEN_80;
  wire              _GEN_82 = enqIndex_0 == 4'h6;
  wire              _GEN_83 = _GEN_69 & _GEN_82;
  wire              _GEN_84 = enqIndex_0 == 4'h7;
  wire              _GEN_85 = _GEN_69 & _GEN_84;
  wire              _GEN_86 = enqIndex_0 == 4'h8;
  wire              _GEN_87 = _GEN_69 & _GEN_86;
  wire              _GEN_88 = enqIndex_0 == 4'h9;
  wire              _GEN_89 = _GEN_69 & _GEN_88;
  wire              _GEN_90 = enqIndex_0 == 4'hA;
  wire              _GEN_91 = _GEN_69 & _GEN_90;
  wire              _GEN_92 = enqIndex_0 == 4'hB;
  wire              _GEN_93 = _GEN_69 & _GEN_92;
  wire              _GEN_94 = enqIndex_0 == 4'hC;
  wire              _GEN_95 = _GEN_69 & _GEN_94;
  wire              _GEN_96 = enqIndex_0 == 4'hD;
  wire              _GEN_97 = _GEN_69 & _GEN_96;
  wire              _GEN_98 = enqIndex_0 == 4'hE;
  wire              _GEN_99 = _GEN_69 & _GEN_98;
  wire              _GEN_100 = _GEN_69 & (&enqIndex_0);
  wire [2:0]        firstEmpty =
    _GEN_1[enqIndex_0]
      ? (_GEN_2[enqIndex_0]
           ? (_GEN_3[enqIndex_0]
                ? (_GEN_4[enqIndex_0]
                     ? (_GEN_5[enqIndex_0]
                          ? (_GEN_6[enqIndex_0] ? {2'h3, _GEN_7[enqIndex_0]} : 3'h5)
                          : 3'h4)
                     : 3'h3)
                : 3'h2)
           : 3'h1)
      : 3'h0;
  wire              _GEN_101 = firstEmpty == 3'h0;
  wire              _GEN_102 = _GEN_69 & _GEN_70 & _GEN_101;
  wire              _GEN_103 = firstEmpty == 3'h1;
  wire              _GEN_104 = _GEN_69 & _GEN_70 & _GEN_103;
  wire              _GEN_105 = firstEmpty == 3'h2;
  wire              _GEN_106 = _GEN_69 & _GEN_70 & _GEN_105;
  wire              _GEN_107 = firstEmpty == 3'h3;
  wire              _GEN_108 = _GEN_69 & _GEN_70 & _GEN_107;
  wire              _GEN_109 = firstEmpty == 3'h4;
  wire              _GEN_110 = _GEN_69 & _GEN_70 & _GEN_109;
  wire              _GEN_111 = firstEmpty == 3'h5;
  wire              _GEN_112 = _GEN_69 & _GEN_70 & _GEN_111;
  wire              _GEN_113 = firstEmpty == 3'h6;
  wire              _GEN_114 = _GEN_69 & _GEN_70 & _GEN_113;
  wire              _GEN_115 = _GEN_69 & _GEN_70 & (&firstEmpty);
  wire              _GEN_116 = _GEN_69 & _GEN_72 & _GEN_101;
  wire              _GEN_117 = _GEN_69 & _GEN_72 & _GEN_103;
  wire              _GEN_118 = _GEN_69 & _GEN_72 & _GEN_105;
  wire              _GEN_119 = _GEN_69 & _GEN_72 & _GEN_107;
  wire              _GEN_120 = _GEN_69 & _GEN_72 & _GEN_109;
  wire              _GEN_121 = _GEN_69 & _GEN_72 & _GEN_111;
  wire              _GEN_122 = _GEN_69 & _GEN_72 & _GEN_113;
  wire              _GEN_123 = _GEN_69 & _GEN_72 & (&firstEmpty);
  wire              _GEN_124 = _GEN_69 & _GEN_74 & _GEN_101;
  wire              _GEN_125 = _GEN_69 & _GEN_74 & _GEN_103;
  wire              _GEN_126 = _GEN_69 & _GEN_74 & _GEN_105;
  wire              _GEN_127 = _GEN_69 & _GEN_74 & _GEN_107;
  wire              _GEN_128 = _GEN_69 & _GEN_74 & _GEN_109;
  wire              _GEN_129 = _GEN_69 & _GEN_74 & _GEN_111;
  wire              _GEN_130 = _GEN_69 & _GEN_74 & _GEN_113;
  wire              _GEN_131 = _GEN_69 & _GEN_74 & (&firstEmpty);
  wire              _GEN_132 = _GEN_69 & _GEN_76 & _GEN_101;
  wire              _GEN_133 = _GEN_69 & _GEN_76 & _GEN_103;
  wire              _GEN_134 = _GEN_69 & _GEN_76 & _GEN_105;
  wire              _GEN_135 = _GEN_69 & _GEN_76 & _GEN_107;
  wire              _GEN_136 = _GEN_69 & _GEN_76 & _GEN_109;
  wire              _GEN_137 = _GEN_69 & _GEN_76 & _GEN_111;
  wire              _GEN_138 = _GEN_69 & _GEN_76 & _GEN_113;
  wire              _GEN_139 = _GEN_69 & _GEN_76 & (&firstEmpty);
  wire              _GEN_140 = _GEN_69 & _GEN_78 & _GEN_101;
  wire              _GEN_141 = _GEN_69 & _GEN_78 & _GEN_103;
  wire              _GEN_142 = _GEN_69 & _GEN_78 & _GEN_105;
  wire              _GEN_143 = _GEN_69 & _GEN_78 & _GEN_107;
  wire              _GEN_144 = _GEN_69 & _GEN_78 & _GEN_109;
  wire              _GEN_145 = _GEN_69 & _GEN_78 & _GEN_111;
  wire              _GEN_146 = _GEN_69 & _GEN_78 & _GEN_113;
  wire              _GEN_147 = _GEN_69 & _GEN_78 & (&firstEmpty);
  wire              _GEN_148 = _GEN_69 & _GEN_80 & _GEN_101;
  wire              _GEN_149 = _GEN_69 & _GEN_80 & _GEN_103;
  wire              _GEN_150 = _GEN_69 & _GEN_80 & _GEN_105;
  wire              _GEN_151 = _GEN_69 & _GEN_80 & _GEN_107;
  wire              _GEN_152 = _GEN_69 & _GEN_80 & _GEN_109;
  wire              _GEN_153 = _GEN_69 & _GEN_80 & _GEN_111;
  wire              _GEN_154 = _GEN_69 & _GEN_80 & _GEN_113;
  wire              _GEN_155 = _GEN_69 & _GEN_80 & (&firstEmpty);
  wire              _GEN_156 = _GEN_69 & _GEN_82 & _GEN_101;
  wire              _GEN_157 = _GEN_69 & _GEN_82 & _GEN_103;
  wire              _GEN_158 = _GEN_69 & _GEN_82 & _GEN_105;
  wire              _GEN_159 = _GEN_69 & _GEN_82 & _GEN_107;
  wire              _GEN_160 = _GEN_69 & _GEN_82 & _GEN_109;
  wire              _GEN_161 = _GEN_69 & _GEN_82 & _GEN_111;
  wire              _GEN_162 = _GEN_69 & _GEN_82 & _GEN_113;
  wire              _GEN_163 = _GEN_69 & _GEN_82 & (&firstEmpty);
  wire              _GEN_164 = _GEN_69 & _GEN_84 & _GEN_101;
  wire              _GEN_165 = _GEN_69 & _GEN_84 & _GEN_103;
  wire              _GEN_166 = _GEN_69 & _GEN_84 & _GEN_105;
  wire              _GEN_167 = _GEN_69 & _GEN_84 & _GEN_107;
  wire              _GEN_168 = _GEN_69 & _GEN_84 & _GEN_109;
  wire              _GEN_169 = _GEN_69 & _GEN_84 & _GEN_111;
  wire              _GEN_170 = _GEN_69 & _GEN_84 & _GEN_113;
  wire              _GEN_171 = _GEN_69 & _GEN_84 & (&firstEmpty);
  wire              _GEN_172 = _GEN_69 & _GEN_86 & _GEN_101;
  wire              _GEN_173 = _GEN_69 & _GEN_86 & _GEN_103;
  wire              _GEN_174 = _GEN_69 & _GEN_86 & _GEN_105;
  wire              _GEN_175 = _GEN_69 & _GEN_86 & _GEN_107;
  wire              _GEN_176 = _GEN_69 & _GEN_86 & _GEN_109;
  wire              _GEN_177 = _GEN_69 & _GEN_86 & _GEN_111;
  wire              _GEN_178 = _GEN_69 & _GEN_86 & _GEN_113;
  wire              _GEN_179 = _GEN_69 & _GEN_86 & (&firstEmpty);
  wire              _GEN_180 = _GEN_69 & _GEN_88 & _GEN_101;
  wire              _GEN_181 = _GEN_69 & _GEN_88 & _GEN_103;
  wire              _GEN_182 = _GEN_69 & _GEN_88 & _GEN_105;
  wire              _GEN_183 = _GEN_69 & _GEN_88 & _GEN_107;
  wire              _GEN_184 = _GEN_69 & _GEN_88 & _GEN_109;
  wire              _GEN_185 = _GEN_69 & _GEN_88 & _GEN_111;
  wire              _GEN_186 = _GEN_69 & _GEN_88 & _GEN_113;
  wire              _GEN_187 = _GEN_69 & _GEN_88 & (&firstEmpty);
  wire              _GEN_188 = _GEN_69 & _GEN_90 & _GEN_101;
  wire              _GEN_189 = _GEN_69 & _GEN_90 & _GEN_103;
  wire              _GEN_190 = _GEN_69 & _GEN_90 & _GEN_105;
  wire              _GEN_191 = _GEN_69 & _GEN_90 & _GEN_107;
  wire              _GEN_192 = _GEN_69 & _GEN_90 & _GEN_109;
  wire              _GEN_193 = _GEN_69 & _GEN_90 & _GEN_111;
  wire              _GEN_194 = _GEN_69 & _GEN_90 & _GEN_113;
  wire              _GEN_195 = _GEN_69 & _GEN_90 & (&firstEmpty);
  wire              _GEN_196 = _GEN_69 & _GEN_92 & _GEN_101;
  wire              _GEN_197 = _GEN_69 & _GEN_92 & _GEN_103;
  wire              _GEN_198 = _GEN_69 & _GEN_92 & _GEN_105;
  wire              _GEN_199 = _GEN_69 & _GEN_92 & _GEN_107;
  wire              _GEN_200 = _GEN_69 & _GEN_92 & _GEN_109;
  wire              _GEN_201 = _GEN_69 & _GEN_92 & _GEN_111;
  wire              _GEN_202 = _GEN_69 & _GEN_92 & _GEN_113;
  wire              _GEN_203 = _GEN_69 & _GEN_92 & (&firstEmpty);
  wire              _GEN_204 = _GEN_69 & _GEN_94 & _GEN_101;
  wire              _GEN_205 = _GEN_69 & _GEN_94 & _GEN_103;
  wire              _GEN_206 = _GEN_69 & _GEN_94 & _GEN_105;
  wire              _GEN_207 = _GEN_69 & _GEN_94 & _GEN_107;
  wire              _GEN_208 = _GEN_69 & _GEN_94 & _GEN_109;
  wire              _GEN_209 = _GEN_69 & _GEN_94 & _GEN_111;
  wire              _GEN_210 = _GEN_69 & _GEN_94 & _GEN_113;
  wire              _GEN_211 = _GEN_69 & _GEN_94 & (&firstEmpty);
  wire              _GEN_212 = _GEN_69 & _GEN_96 & _GEN_101;
  wire              _GEN_213 = _GEN_69 & _GEN_96 & _GEN_103;
  wire              _GEN_214 = _GEN_69 & _GEN_96 & _GEN_105;
  wire              _GEN_215 = _GEN_69 & _GEN_96 & _GEN_107;
  wire              _GEN_216 = _GEN_69 & _GEN_96 & _GEN_109;
  wire              _GEN_217 = _GEN_69 & _GEN_96 & _GEN_111;
  wire              _GEN_218 = _GEN_69 & _GEN_96 & _GEN_113;
  wire              _GEN_219 = _GEN_69 & _GEN_96 & (&firstEmpty);
  wire              _GEN_220 = _GEN_69 & _GEN_98 & _GEN_101;
  wire              _GEN_221 = _GEN_69 & _GEN_98 & _GEN_103;
  wire              _GEN_222 = _GEN_69 & _GEN_98 & _GEN_105;
  wire              _GEN_223 = _GEN_69 & _GEN_98 & _GEN_107;
  wire              _GEN_224 = _GEN_69 & _GEN_98 & _GEN_109;
  wire              _GEN_225 = _GEN_69 & _GEN_98 & _GEN_111;
  wire              _GEN_226 = _GEN_69 & _GEN_98 & _GEN_113;
  wire              _GEN_227 = _GEN_69 & _GEN_98 & (&firstEmpty);
  wire              _GEN_228 = _GEN_69 & (&enqIndex_0) & _GEN_101;
  wire              _GEN_229 = _GEN_69 & (&enqIndex_0) & _GEN_103;
  wire              _GEN_230 = _GEN_69 & (&enqIndex_0) & _GEN_105;
  wire              _GEN_231 = _GEN_69 & (&enqIndex_0) & _GEN_107;
  wire              _GEN_232 = _GEN_69 & (&enqIndex_0) & _GEN_109;
  wire              _GEN_233 = _GEN_69 & (&enqIndex_0) & _GEN_111;
  wire              _GEN_234 = _GEN_69 & (&enqIndex_0) & _GEN_113;
  wire              _GEN_235 = _GEN_69 & (&enqIndex_0) & (&firstEmpty);
  wire [4:0]        mem_bits_branches_bits_cfiPosition_fullPosition =
    5'(io_backendResolve_0_bits_ftqOffset
       + {1'h0, io_backendResolve_0_bits_pc_addr[3:0]});
  wire              _GEN_236 = resolve_1_valid & _GEN_68;
  wire              _GEN_237 = enqIndex_1 == 4'h0;
  wire              _GEN_238 = enqIndex_1 == 4'h1;
  wire              _GEN_239 = enqIndex_1 == 4'h2;
  wire              _GEN_240 = enqIndex_1 == 4'h3;
  wire              _GEN_241 = enqIndex_1 == 4'h4;
  wire              _GEN_242 = enqIndex_1 == 4'h5;
  wire              _GEN_243 = enqIndex_1 == 4'h6;
  wire              _GEN_244 = enqIndex_1 == 4'h7;
  wire              _GEN_245 = enqIndex_1 == 4'h8;
  wire              _GEN_246 = enqIndex_1 == 4'h9;
  wire              _GEN_247 = enqIndex_1 == 4'hA;
  wire              _GEN_248 = enqIndex_1 == 4'hB;
  wire              _GEN_249 = enqIndex_1 == 4'hC;
  wire              _GEN_250 = enqIndex_1 == 4'hD;
  wire              _GEN_251 = enqIndex_1 == 4'hE;
  wire              _GEN_252 = _GEN_236 & _GEN_237;
  wire              _GEN_253 = _GEN_236 & _GEN_238;
  wire              _GEN_254 = _GEN_236 & _GEN_239;
  wire              _GEN_255 = _GEN_236 & _GEN_240;
  wire              _GEN_256 = _GEN_236 & _GEN_241;
  wire              _GEN_257 = _GEN_236 & _GEN_242;
  wire              _GEN_258 = _GEN_236 & _GEN_243;
  wire              _GEN_259 = _GEN_236 & _GEN_244;
  wire              _GEN_260 = _GEN_236 & _GEN_245;
  wire              _GEN_261 = _GEN_236 & _GEN_246;
  wire              _GEN_262 = _GEN_236 & _GEN_247;
  wire              _GEN_263 = _GEN_236 & _GEN_248;
  wire              _GEN_264 = _GEN_236 & _GEN_249;
  wire              _GEN_265 = _GEN_236 & _GEN_250;
  wire              _GEN_266 = _GEN_236 & _GEN_251;
  wire              _GEN_267 = _GEN_236 & (&enqIndex_1);
  wire [2:0]        _branchSlot_T_2 =
    3'((_GEN_1[enqIndex_1]
          ? (_GEN_2[enqIndex_1]
               ? (_GEN_3[enqIndex_1]
                    ? (_GEN_4[enqIndex_1]
                         ? (_GEN_5[enqIndex_1]
                              ? (_GEN_6[enqIndex_1] ? {2'h3, _GEN_7[enqIndex_1]} : 3'h5)
                              : 3'h4)
                         : 3'h3)
                    : 3'h2)
               : 3'h1)
          : 3'h0) + {2'h0, hitPrevious_1_0});
  wire              _GEN_268 = _branchSlot_T_2 == 3'h0;
  wire              _GEN_269 = _branchSlot_T_2 == 3'h1;
  wire              _GEN_270 = _branchSlot_T_2 == 3'h2;
  wire              _GEN_271 = _branchSlot_T_2 == 3'h3;
  wire              _GEN_272 = _branchSlot_T_2 == 3'h4;
  wire              _GEN_273 = _branchSlot_T_2 == 3'h5;
  wire              _GEN_274 = _branchSlot_T_2 == 3'h6;
  wire [4:0]        mem_bits_branches_bits_cfiPosition_fullPosition_1 =
    5'(io_backendResolve_1_bits_ftqOffset
       + {1'h0, io_backendResolve_1_bits_pc_addr[3:0]});
  wire              _GEN_275 = resolve_2_valid & _GEN_68;
  wire              _GEN_276 = enqIndex_2 == 4'h0;
  wire              _GEN_277 = _GEN_275 & _GEN_276;
  wire              _GEN_278 = enqIndex_2 == 4'h1;
  wire              _GEN_279 = _GEN_275 & _GEN_278;
  wire              _GEN_280 = enqIndex_2 == 4'h2;
  wire              _GEN_281 = _GEN_275 & _GEN_280;
  wire              _GEN_282 = enqIndex_2 == 4'h3;
  wire              _GEN_283 = _GEN_275 & _GEN_282;
  wire              _GEN_284 = enqIndex_2 == 4'h4;
  wire              _GEN_285 = _GEN_275 & _GEN_284;
  wire              _GEN_286 = enqIndex_2 == 4'h5;
  wire              _GEN_287 = _GEN_275 & _GEN_286;
  wire              _GEN_288 = enqIndex_2 == 4'h6;
  wire              _GEN_289 = _GEN_275 & _GEN_288;
  wire              _GEN_290 = enqIndex_2 == 4'h7;
  wire              _GEN_291 = _GEN_275 & _GEN_290;
  wire              _GEN_292 = enqIndex_2 == 4'h8;
  wire              _GEN_293 = _GEN_275 & _GEN_292;
  wire              _GEN_294 = enqIndex_2 == 4'h9;
  wire              _GEN_295 = _GEN_275 & _GEN_294;
  wire              _GEN_296 = enqIndex_2 == 4'hA;
  wire              _GEN_297 = _GEN_275 & _GEN_296;
  wire              _GEN_298 = enqIndex_2 == 4'hB;
  wire              _GEN_299 = _GEN_275 & _GEN_298;
  wire              _GEN_300 = enqIndex_2 == 4'hC;
  wire              _GEN_301 = _GEN_275 & _GEN_300;
  wire              _GEN_302 = enqIndex_2 == 4'hD;
  wire              _GEN_303 = _GEN_275 & _GEN_302;
  wire              _GEN_304 = enqIndex_2 == 4'hE;
  wire              _GEN_305 = _GEN_275 & _GEN_304;
  wire              _GEN_306 = _GEN_275 & (&enqIndex_2);
  wire [2:0]        _branchSlot_T_6 =
    3'((_GEN_1[enqIndex_2]
          ? (_GEN_2[enqIndex_2]
               ? (_GEN_3[enqIndex_2]
                    ? (_GEN_4[enqIndex_2]
                         ? (_GEN_5[enqIndex_2]
                              ? (_GEN_6[enqIndex_2] ? {2'h3, _GEN_7[enqIndex_2]} : 3'h5)
                              : 3'h4)
                         : 3'h3)
                    : 3'h2)
               : 3'h1)
          : 3'h0) + {1'h0, 2'({1'h0, hitPrevious_2_0} + {1'h0, hitPrevious_2_1})});
  wire              _GEN_307 = _branchSlot_T_6 == 3'h0;
  wire              _GEN_308 = _GEN_275 & _GEN_276 & _GEN_307;
  wire              _GEN_309 = _branchSlot_T_6 == 3'h1;
  wire              _GEN_310 = _GEN_275 & _GEN_276 & _GEN_309;
  wire              _GEN_311 = _branchSlot_T_6 == 3'h2;
  wire              _GEN_312 = _GEN_275 & _GEN_276 & _GEN_311;
  wire              _GEN_313 = _branchSlot_T_6 == 3'h3;
  wire              _GEN_314 = _GEN_275 & _GEN_276 & _GEN_313;
  wire              _GEN_315 = _branchSlot_T_6 == 3'h4;
  wire              _GEN_316 = _GEN_275 & _GEN_276 & _GEN_315;
  wire              _GEN_317 = _branchSlot_T_6 == 3'h5;
  wire              _GEN_318 = _GEN_275 & _GEN_276 & _GEN_317;
  wire              _GEN_319 = _branchSlot_T_6 == 3'h6;
  wire              _GEN_320 = _GEN_275 & _GEN_276 & _GEN_319;
  wire              _GEN_321 = _GEN_275 & _GEN_276 & (&_branchSlot_T_6);
  wire              _GEN_322 = _GEN_275 & _GEN_278 & _GEN_307;
  wire              _GEN_323 = _GEN_275 & _GEN_278 & _GEN_309;
  wire              _GEN_324 = _GEN_275 & _GEN_278 & _GEN_311;
  wire              _GEN_325 = _GEN_275 & _GEN_278 & _GEN_313;
  wire              _GEN_326 = _GEN_275 & _GEN_278 & _GEN_315;
  wire              _GEN_327 = _GEN_275 & _GEN_278 & _GEN_317;
  wire              _GEN_328 = _GEN_275 & _GEN_278 & _GEN_319;
  wire              _GEN_329 = _GEN_275 & _GEN_278 & (&_branchSlot_T_6);
  wire              _GEN_330 = _GEN_275 & _GEN_280 & _GEN_307;
  wire              _GEN_331 = _GEN_275 & _GEN_280 & _GEN_309;
  wire              _GEN_332 = _GEN_275 & _GEN_280 & _GEN_311;
  wire              _GEN_333 = _GEN_275 & _GEN_280 & _GEN_313;
  wire              _GEN_334 = _GEN_275 & _GEN_280 & _GEN_315;
  wire              _GEN_335 = _GEN_275 & _GEN_280 & _GEN_317;
  wire              _GEN_336 = _GEN_275 & _GEN_280 & _GEN_319;
  wire              _GEN_337 = _GEN_275 & _GEN_280 & (&_branchSlot_T_6);
  wire              _GEN_338 = _GEN_275 & _GEN_282 & _GEN_307;
  wire              _GEN_339 = _GEN_275 & _GEN_282 & _GEN_309;
  wire              _GEN_340 = _GEN_275 & _GEN_282 & _GEN_311;
  wire              _GEN_341 = _GEN_275 & _GEN_282 & _GEN_313;
  wire              _GEN_342 = _GEN_275 & _GEN_282 & _GEN_315;
  wire              _GEN_343 = _GEN_275 & _GEN_282 & _GEN_317;
  wire              _GEN_344 = _GEN_275 & _GEN_282 & _GEN_319;
  wire              _GEN_345 = _GEN_275 & _GEN_282 & (&_branchSlot_T_6);
  wire              _GEN_346 = _GEN_275 & _GEN_284 & _GEN_307;
  wire              _GEN_347 = _GEN_275 & _GEN_284 & _GEN_309;
  wire              _GEN_348 = _GEN_275 & _GEN_284 & _GEN_311;
  wire              _GEN_349 = _GEN_275 & _GEN_284 & _GEN_313;
  wire              _GEN_350 = _GEN_275 & _GEN_284 & _GEN_315;
  wire              _GEN_351 = _GEN_275 & _GEN_284 & _GEN_317;
  wire              _GEN_352 = _GEN_275 & _GEN_284 & _GEN_319;
  wire              _GEN_353 = _GEN_275 & _GEN_284 & (&_branchSlot_T_6);
  wire              _GEN_354 = _GEN_275 & _GEN_286 & _GEN_307;
  wire              _GEN_355 = _GEN_275 & _GEN_286 & _GEN_309;
  wire              _GEN_356 = _GEN_275 & _GEN_286 & _GEN_311;
  wire              _GEN_357 = _GEN_275 & _GEN_286 & _GEN_313;
  wire              _GEN_358 = _GEN_275 & _GEN_286 & _GEN_315;
  wire              _GEN_359 = _GEN_275 & _GEN_286 & _GEN_317;
  wire              _GEN_360 = _GEN_275 & _GEN_286 & _GEN_319;
  wire              _GEN_361 = _GEN_275 & _GEN_286 & (&_branchSlot_T_6);
  wire              _GEN_362 = _GEN_275 & _GEN_288 & _GEN_307;
  wire              _GEN_363 = _GEN_275 & _GEN_288 & _GEN_309;
  wire              _GEN_364 = _GEN_275 & _GEN_288 & _GEN_311;
  wire              _GEN_365 = _GEN_275 & _GEN_288 & _GEN_313;
  wire              _GEN_366 = _GEN_275 & _GEN_288 & _GEN_315;
  wire              _GEN_367 = _GEN_275 & _GEN_288 & _GEN_317;
  wire              _GEN_368 = _GEN_275 & _GEN_288 & _GEN_319;
  wire              _GEN_369 = _GEN_275 & _GEN_288 & (&_branchSlot_T_6);
  wire              _GEN_370 = _GEN_275 & _GEN_290 & _GEN_307;
  wire              _GEN_371 = _GEN_275 & _GEN_290 & _GEN_309;
  wire              _GEN_372 = _GEN_275 & _GEN_290 & _GEN_311;
  wire              _GEN_373 = _GEN_275 & _GEN_290 & _GEN_313;
  wire              _GEN_374 = _GEN_275 & _GEN_290 & _GEN_315;
  wire              _GEN_375 = _GEN_275 & _GEN_290 & _GEN_317;
  wire              _GEN_376 = _GEN_275 & _GEN_290 & _GEN_319;
  wire              _GEN_377 = _GEN_275 & _GEN_290 & (&_branchSlot_T_6);
  wire              _GEN_378 = _GEN_275 & _GEN_292 & _GEN_307;
  wire              _GEN_379 = _GEN_275 & _GEN_292 & _GEN_309;
  wire              _GEN_380 = _GEN_275 & _GEN_292 & _GEN_311;
  wire              _GEN_381 = _GEN_275 & _GEN_292 & _GEN_313;
  wire              _GEN_382 = _GEN_275 & _GEN_292 & _GEN_315;
  wire              _GEN_383 = _GEN_275 & _GEN_292 & _GEN_317;
  wire              _GEN_384 = _GEN_275 & _GEN_292 & _GEN_319;
  wire              _GEN_385 = _GEN_275 & _GEN_292 & (&_branchSlot_T_6);
  wire              _GEN_386 = _GEN_275 & _GEN_294 & _GEN_307;
  wire              _GEN_387 = _GEN_275 & _GEN_294 & _GEN_309;
  wire              _GEN_388 = _GEN_275 & _GEN_294 & _GEN_311;
  wire              _GEN_389 = _GEN_275 & _GEN_294 & _GEN_313;
  wire              _GEN_390 = _GEN_275 & _GEN_294 & _GEN_315;
  wire              _GEN_391 = _GEN_275 & _GEN_294 & _GEN_317;
  wire              _GEN_392 = _GEN_275 & _GEN_294 & _GEN_319;
  wire              _GEN_393 = _GEN_275 & _GEN_294 & (&_branchSlot_T_6);
  wire              _GEN_394 = _GEN_275 & _GEN_296 & _GEN_307;
  wire              _GEN_395 = _GEN_275 & _GEN_296 & _GEN_309;
  wire              _GEN_396 = _GEN_275 & _GEN_296 & _GEN_311;
  wire              _GEN_397 = _GEN_275 & _GEN_296 & _GEN_313;
  wire              _GEN_398 = _GEN_275 & _GEN_296 & _GEN_315;
  wire              _GEN_399 = _GEN_275 & _GEN_296 & _GEN_317;
  wire              _GEN_400 = _GEN_275 & _GEN_296 & _GEN_319;
  wire              _GEN_401 = _GEN_275 & _GEN_296 & (&_branchSlot_T_6);
  wire              _GEN_402 = _GEN_275 & _GEN_298 & _GEN_307;
  wire              _GEN_403 = _GEN_275 & _GEN_298 & _GEN_309;
  wire              _GEN_404 = _GEN_275 & _GEN_298 & _GEN_311;
  wire              _GEN_405 = _GEN_275 & _GEN_298 & _GEN_313;
  wire              _GEN_406 = _GEN_275 & _GEN_298 & _GEN_315;
  wire              _GEN_407 = _GEN_275 & _GEN_298 & _GEN_317;
  wire              _GEN_408 = _GEN_275 & _GEN_298 & _GEN_319;
  wire              _GEN_409 = _GEN_275 & _GEN_298 & (&_branchSlot_T_6);
  wire              _GEN_410 = _GEN_275 & _GEN_300 & _GEN_307;
  wire              _GEN_411 = _GEN_275 & _GEN_300 & _GEN_309;
  wire              _GEN_412 = _GEN_275 & _GEN_300 & _GEN_311;
  wire              _GEN_413 = _GEN_275 & _GEN_300 & _GEN_313;
  wire              _GEN_414 = _GEN_275 & _GEN_300 & _GEN_315;
  wire              _GEN_415 = _GEN_275 & _GEN_300 & _GEN_317;
  wire              _GEN_416 = _GEN_275 & _GEN_300 & _GEN_319;
  wire              _GEN_417 = _GEN_275 & _GEN_300 & (&_branchSlot_T_6);
  wire              _GEN_418 = _GEN_275 & _GEN_302 & _GEN_307;
  wire              _GEN_419 = _GEN_275 & _GEN_302 & _GEN_309;
  wire              _GEN_420 = _GEN_275 & _GEN_302 & _GEN_311;
  wire              _GEN_421 = _GEN_275 & _GEN_302 & _GEN_313;
  wire              _GEN_422 = _GEN_275 & _GEN_302 & _GEN_315;
  wire              _GEN_423 = _GEN_275 & _GEN_302 & _GEN_317;
  wire              _GEN_424 = _GEN_275 & _GEN_302 & _GEN_319;
  wire              _GEN_425 = _GEN_275 & _GEN_302 & (&_branchSlot_T_6);
  wire              _GEN_426 = _GEN_275 & _GEN_304 & _GEN_307;
  wire              _GEN_427 = _GEN_275 & _GEN_304 & _GEN_309;
  wire              _GEN_428 = _GEN_275 & _GEN_304 & _GEN_311;
  wire              _GEN_429 = _GEN_275 & _GEN_304 & _GEN_313;
  wire              _GEN_430 = _GEN_275 & _GEN_304 & _GEN_315;
  wire              _GEN_431 = _GEN_275 & _GEN_304 & _GEN_317;
  wire              _GEN_432 = _GEN_275 & _GEN_304 & _GEN_319;
  wire              _GEN_433 = _GEN_275 & _GEN_304 & (&_branchSlot_T_6);
  wire              _GEN_434 = _GEN_275 & (&enqIndex_2) & _GEN_307;
  wire              _GEN_435 = _GEN_275 & (&enqIndex_2) & _GEN_309;
  wire              _GEN_436 = _GEN_275 & (&enqIndex_2) & _GEN_311;
  wire              _GEN_437 = _GEN_275 & (&enqIndex_2) & _GEN_313;
  wire              _GEN_438 = _GEN_275 & (&enqIndex_2) & _GEN_315;
  wire              _GEN_439 = _GEN_275 & (&enqIndex_2) & _GEN_317;
  wire              _GEN_440 = _GEN_275 & (&enqIndex_2) & _GEN_319;
  wire              _GEN_441 = _GEN_275 & (&enqIndex_2) & (&_branchSlot_T_6);
  wire [4:0]        mem_bits_branches_bits_cfiPosition_fullPosition_2 =
    5'(io_backendResolve_2_bits_ftqOffset
       + {1'h0, io_backendResolve_2_bits_pc_addr[3:0]});
  wire              _GEN_442 = io_bpuTrain_ready & io_bpuTrain_valid_0 | _GEN_9 & _GEN_13;
  wire              _GEN_443 = _GEN_442 & deqPtr_value == 4'h0;
  wire              _GEN_444 = _GEN_442 & deqPtr_value == 4'h1;
  wire              _GEN_445 = _GEN_442 & deqPtr_value == 4'h2;
  wire              _GEN_446 = _GEN_442 & deqPtr_value == 4'h3;
  wire              _GEN_447 = _GEN_442 & deqPtr_value == 4'h4;
  wire              _GEN_448 = _GEN_442 & deqPtr_value == 4'h5;
  wire              _GEN_449 = _GEN_442 & deqPtr_value == 4'h6;
  wire              _GEN_450 = _GEN_442 & deqPtr_value == 4'h7;
  wire              _GEN_451 = _GEN_442 & deqPtr_value == 4'h8;
  wire              _GEN_452 = _GEN_442 & deqPtr_value == 4'h9;
  wire              _GEN_453 = _GEN_442 & deqPtr_value == 4'hA;
  wire              _GEN_454 = _GEN_442 & deqPtr_value == 4'hB;
  wire              _GEN_455 = _GEN_442 & deqPtr_value == 4'hC;
  wire              _GEN_456 = _GEN_442 & deqPtr_value == 4'hD;
  wire              _GEN_457 = _GEN_442 & deqPtr_value == 4'hE;
  wire              _GEN_458 = _GEN_442 & (&deqPtr_value);
  wire [4:0]        _enqPtr_new_ptr_T_1 =
    5'({enqPtr_flag, enqPtr_value}
       + {3'h0,
          2'(_GEN_66
             + 2'(_GEN_67
                  + {1'h0,
                     resolve_2_valid & ~hit_2 & ~(hitPrevious_2_0 | hitPrevious_2_1)}))});
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      mem_0_valid <= 1'h0;
      mem_0_bits_ftqIdx_flag <= 1'h0;
      mem_0_bits_ftqIdx_value <= 6'h0;
      mem_0_bits_flushed <= 1'h0;
      mem_0_bits_startPc_addr <= 49'h0;
      mem_0_bits_branches_0_valid <= 1'h0;
      mem_0_bits_branches_0_bits_target_addr <= 49'h0;
      mem_0_bits_branches_0_bits_taken <= 1'h0;
      mem_0_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_0_bits_mispredict <= 1'h0;
      mem_0_bits_branches_1_valid <= 1'h0;
      mem_0_bits_branches_1_bits_target_addr <= 49'h0;
      mem_0_bits_branches_1_bits_taken <= 1'h0;
      mem_0_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_1_bits_mispredict <= 1'h0;
      mem_0_bits_branches_2_valid <= 1'h0;
      mem_0_bits_branches_2_bits_target_addr <= 49'h0;
      mem_0_bits_branches_2_bits_taken <= 1'h0;
      mem_0_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_2_bits_mispredict <= 1'h0;
      mem_0_bits_branches_3_valid <= 1'h0;
      mem_0_bits_branches_3_bits_target_addr <= 49'h0;
      mem_0_bits_branches_3_bits_taken <= 1'h0;
      mem_0_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_3_bits_mispredict <= 1'h0;
      mem_0_bits_branches_4_valid <= 1'h0;
      mem_0_bits_branches_4_bits_target_addr <= 49'h0;
      mem_0_bits_branches_4_bits_taken <= 1'h0;
      mem_0_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_4_bits_mispredict <= 1'h0;
      mem_0_bits_branches_5_valid <= 1'h0;
      mem_0_bits_branches_5_bits_target_addr <= 49'h0;
      mem_0_bits_branches_5_bits_taken <= 1'h0;
      mem_0_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_5_bits_mispredict <= 1'h0;
      mem_0_bits_branches_6_valid <= 1'h0;
      mem_0_bits_branches_6_bits_target_addr <= 49'h0;
      mem_0_bits_branches_6_bits_taken <= 1'h0;
      mem_0_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_6_bits_mispredict <= 1'h0;
      mem_0_bits_branches_7_valid <= 1'h0;
      mem_0_bits_branches_7_bits_target_addr <= 49'h0;
      mem_0_bits_branches_7_bits_taken <= 1'h0;
      mem_0_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_0_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_0_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_0_bits_branches_7_bits_mispredict <= 1'h0;
      mem_1_valid <= 1'h0;
      mem_1_bits_ftqIdx_flag <= 1'h0;
      mem_1_bits_ftqIdx_value <= 6'h0;
      mem_1_bits_flushed <= 1'h0;
      mem_1_bits_startPc_addr <= 49'h0;
      mem_1_bits_branches_0_valid <= 1'h0;
      mem_1_bits_branches_0_bits_target_addr <= 49'h0;
      mem_1_bits_branches_0_bits_taken <= 1'h0;
      mem_1_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_0_bits_mispredict <= 1'h0;
      mem_1_bits_branches_1_valid <= 1'h0;
      mem_1_bits_branches_1_bits_target_addr <= 49'h0;
      mem_1_bits_branches_1_bits_taken <= 1'h0;
      mem_1_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_1_bits_mispredict <= 1'h0;
      mem_1_bits_branches_2_valid <= 1'h0;
      mem_1_bits_branches_2_bits_target_addr <= 49'h0;
      mem_1_bits_branches_2_bits_taken <= 1'h0;
      mem_1_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_2_bits_mispredict <= 1'h0;
      mem_1_bits_branches_3_valid <= 1'h0;
      mem_1_bits_branches_3_bits_target_addr <= 49'h0;
      mem_1_bits_branches_3_bits_taken <= 1'h0;
      mem_1_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_3_bits_mispredict <= 1'h0;
      mem_1_bits_branches_4_valid <= 1'h0;
      mem_1_bits_branches_4_bits_target_addr <= 49'h0;
      mem_1_bits_branches_4_bits_taken <= 1'h0;
      mem_1_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_4_bits_mispredict <= 1'h0;
      mem_1_bits_branches_5_valid <= 1'h0;
      mem_1_bits_branches_5_bits_target_addr <= 49'h0;
      mem_1_bits_branches_5_bits_taken <= 1'h0;
      mem_1_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_5_bits_mispredict <= 1'h0;
      mem_1_bits_branches_6_valid <= 1'h0;
      mem_1_bits_branches_6_bits_target_addr <= 49'h0;
      mem_1_bits_branches_6_bits_taken <= 1'h0;
      mem_1_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_6_bits_mispredict <= 1'h0;
      mem_1_bits_branches_7_valid <= 1'h0;
      mem_1_bits_branches_7_bits_target_addr <= 49'h0;
      mem_1_bits_branches_7_bits_taken <= 1'h0;
      mem_1_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_1_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_1_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_1_bits_branches_7_bits_mispredict <= 1'h0;
      mem_2_valid <= 1'h0;
      mem_2_bits_ftqIdx_flag <= 1'h0;
      mem_2_bits_ftqIdx_value <= 6'h0;
      mem_2_bits_flushed <= 1'h0;
      mem_2_bits_startPc_addr <= 49'h0;
      mem_2_bits_branches_0_valid <= 1'h0;
      mem_2_bits_branches_0_bits_target_addr <= 49'h0;
      mem_2_bits_branches_0_bits_taken <= 1'h0;
      mem_2_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_0_bits_mispredict <= 1'h0;
      mem_2_bits_branches_1_valid <= 1'h0;
      mem_2_bits_branches_1_bits_target_addr <= 49'h0;
      mem_2_bits_branches_1_bits_taken <= 1'h0;
      mem_2_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_1_bits_mispredict <= 1'h0;
      mem_2_bits_branches_2_valid <= 1'h0;
      mem_2_bits_branches_2_bits_target_addr <= 49'h0;
      mem_2_bits_branches_2_bits_taken <= 1'h0;
      mem_2_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_2_bits_mispredict <= 1'h0;
      mem_2_bits_branches_3_valid <= 1'h0;
      mem_2_bits_branches_3_bits_target_addr <= 49'h0;
      mem_2_bits_branches_3_bits_taken <= 1'h0;
      mem_2_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_3_bits_mispredict <= 1'h0;
      mem_2_bits_branches_4_valid <= 1'h0;
      mem_2_bits_branches_4_bits_target_addr <= 49'h0;
      mem_2_bits_branches_4_bits_taken <= 1'h0;
      mem_2_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_4_bits_mispredict <= 1'h0;
      mem_2_bits_branches_5_valid <= 1'h0;
      mem_2_bits_branches_5_bits_target_addr <= 49'h0;
      mem_2_bits_branches_5_bits_taken <= 1'h0;
      mem_2_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_5_bits_mispredict <= 1'h0;
      mem_2_bits_branches_6_valid <= 1'h0;
      mem_2_bits_branches_6_bits_target_addr <= 49'h0;
      mem_2_bits_branches_6_bits_taken <= 1'h0;
      mem_2_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_6_bits_mispredict <= 1'h0;
      mem_2_bits_branches_7_valid <= 1'h0;
      mem_2_bits_branches_7_bits_target_addr <= 49'h0;
      mem_2_bits_branches_7_bits_taken <= 1'h0;
      mem_2_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_2_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_2_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_2_bits_branches_7_bits_mispredict <= 1'h0;
      mem_3_valid <= 1'h0;
      mem_3_bits_ftqIdx_flag <= 1'h0;
      mem_3_bits_ftqIdx_value <= 6'h0;
      mem_3_bits_flushed <= 1'h0;
      mem_3_bits_startPc_addr <= 49'h0;
      mem_3_bits_branches_0_valid <= 1'h0;
      mem_3_bits_branches_0_bits_target_addr <= 49'h0;
      mem_3_bits_branches_0_bits_taken <= 1'h0;
      mem_3_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_0_bits_mispredict <= 1'h0;
      mem_3_bits_branches_1_valid <= 1'h0;
      mem_3_bits_branches_1_bits_target_addr <= 49'h0;
      mem_3_bits_branches_1_bits_taken <= 1'h0;
      mem_3_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_1_bits_mispredict <= 1'h0;
      mem_3_bits_branches_2_valid <= 1'h0;
      mem_3_bits_branches_2_bits_target_addr <= 49'h0;
      mem_3_bits_branches_2_bits_taken <= 1'h0;
      mem_3_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_2_bits_mispredict <= 1'h0;
      mem_3_bits_branches_3_valid <= 1'h0;
      mem_3_bits_branches_3_bits_target_addr <= 49'h0;
      mem_3_bits_branches_3_bits_taken <= 1'h0;
      mem_3_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_3_bits_mispredict <= 1'h0;
      mem_3_bits_branches_4_valid <= 1'h0;
      mem_3_bits_branches_4_bits_target_addr <= 49'h0;
      mem_3_bits_branches_4_bits_taken <= 1'h0;
      mem_3_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_4_bits_mispredict <= 1'h0;
      mem_3_bits_branches_5_valid <= 1'h0;
      mem_3_bits_branches_5_bits_target_addr <= 49'h0;
      mem_3_bits_branches_5_bits_taken <= 1'h0;
      mem_3_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_5_bits_mispredict <= 1'h0;
      mem_3_bits_branches_6_valid <= 1'h0;
      mem_3_bits_branches_6_bits_target_addr <= 49'h0;
      mem_3_bits_branches_6_bits_taken <= 1'h0;
      mem_3_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_6_bits_mispredict <= 1'h0;
      mem_3_bits_branches_7_valid <= 1'h0;
      mem_3_bits_branches_7_bits_target_addr <= 49'h0;
      mem_3_bits_branches_7_bits_taken <= 1'h0;
      mem_3_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_3_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_3_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_3_bits_branches_7_bits_mispredict <= 1'h0;
      mem_4_valid <= 1'h0;
      mem_4_bits_ftqIdx_flag <= 1'h0;
      mem_4_bits_ftqIdx_value <= 6'h0;
      mem_4_bits_flushed <= 1'h0;
      mem_4_bits_startPc_addr <= 49'h0;
      mem_4_bits_branches_0_valid <= 1'h0;
      mem_4_bits_branches_0_bits_target_addr <= 49'h0;
      mem_4_bits_branches_0_bits_taken <= 1'h0;
      mem_4_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_0_bits_mispredict <= 1'h0;
      mem_4_bits_branches_1_valid <= 1'h0;
      mem_4_bits_branches_1_bits_target_addr <= 49'h0;
      mem_4_bits_branches_1_bits_taken <= 1'h0;
      mem_4_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_1_bits_mispredict <= 1'h0;
      mem_4_bits_branches_2_valid <= 1'h0;
      mem_4_bits_branches_2_bits_target_addr <= 49'h0;
      mem_4_bits_branches_2_bits_taken <= 1'h0;
      mem_4_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_2_bits_mispredict <= 1'h0;
      mem_4_bits_branches_3_valid <= 1'h0;
      mem_4_bits_branches_3_bits_target_addr <= 49'h0;
      mem_4_bits_branches_3_bits_taken <= 1'h0;
      mem_4_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_3_bits_mispredict <= 1'h0;
      mem_4_bits_branches_4_valid <= 1'h0;
      mem_4_bits_branches_4_bits_target_addr <= 49'h0;
      mem_4_bits_branches_4_bits_taken <= 1'h0;
      mem_4_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_4_bits_mispredict <= 1'h0;
      mem_4_bits_branches_5_valid <= 1'h0;
      mem_4_bits_branches_5_bits_target_addr <= 49'h0;
      mem_4_bits_branches_5_bits_taken <= 1'h0;
      mem_4_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_5_bits_mispredict <= 1'h0;
      mem_4_bits_branches_6_valid <= 1'h0;
      mem_4_bits_branches_6_bits_target_addr <= 49'h0;
      mem_4_bits_branches_6_bits_taken <= 1'h0;
      mem_4_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_6_bits_mispredict <= 1'h0;
      mem_4_bits_branches_7_valid <= 1'h0;
      mem_4_bits_branches_7_bits_target_addr <= 49'h0;
      mem_4_bits_branches_7_bits_taken <= 1'h0;
      mem_4_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_4_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_4_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_4_bits_branches_7_bits_mispredict <= 1'h0;
      mem_5_valid <= 1'h0;
      mem_5_bits_ftqIdx_flag <= 1'h0;
      mem_5_bits_ftqIdx_value <= 6'h0;
      mem_5_bits_flushed <= 1'h0;
      mem_5_bits_startPc_addr <= 49'h0;
      mem_5_bits_branches_0_valid <= 1'h0;
      mem_5_bits_branches_0_bits_target_addr <= 49'h0;
      mem_5_bits_branches_0_bits_taken <= 1'h0;
      mem_5_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_0_bits_mispredict <= 1'h0;
      mem_5_bits_branches_1_valid <= 1'h0;
      mem_5_bits_branches_1_bits_target_addr <= 49'h0;
      mem_5_bits_branches_1_bits_taken <= 1'h0;
      mem_5_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_1_bits_mispredict <= 1'h0;
      mem_5_bits_branches_2_valid <= 1'h0;
      mem_5_bits_branches_2_bits_target_addr <= 49'h0;
      mem_5_bits_branches_2_bits_taken <= 1'h0;
      mem_5_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_2_bits_mispredict <= 1'h0;
      mem_5_bits_branches_3_valid <= 1'h0;
      mem_5_bits_branches_3_bits_target_addr <= 49'h0;
      mem_5_bits_branches_3_bits_taken <= 1'h0;
      mem_5_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_3_bits_mispredict <= 1'h0;
      mem_5_bits_branches_4_valid <= 1'h0;
      mem_5_bits_branches_4_bits_target_addr <= 49'h0;
      mem_5_bits_branches_4_bits_taken <= 1'h0;
      mem_5_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_4_bits_mispredict <= 1'h0;
      mem_5_bits_branches_5_valid <= 1'h0;
      mem_5_bits_branches_5_bits_target_addr <= 49'h0;
      mem_5_bits_branches_5_bits_taken <= 1'h0;
      mem_5_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_5_bits_mispredict <= 1'h0;
      mem_5_bits_branches_6_valid <= 1'h0;
      mem_5_bits_branches_6_bits_target_addr <= 49'h0;
      mem_5_bits_branches_6_bits_taken <= 1'h0;
      mem_5_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_6_bits_mispredict <= 1'h0;
      mem_5_bits_branches_7_valid <= 1'h0;
      mem_5_bits_branches_7_bits_target_addr <= 49'h0;
      mem_5_bits_branches_7_bits_taken <= 1'h0;
      mem_5_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_5_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_5_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_5_bits_branches_7_bits_mispredict <= 1'h0;
      mem_6_valid <= 1'h0;
      mem_6_bits_ftqIdx_flag <= 1'h0;
      mem_6_bits_ftqIdx_value <= 6'h0;
      mem_6_bits_flushed <= 1'h0;
      mem_6_bits_startPc_addr <= 49'h0;
      mem_6_bits_branches_0_valid <= 1'h0;
      mem_6_bits_branches_0_bits_target_addr <= 49'h0;
      mem_6_bits_branches_0_bits_taken <= 1'h0;
      mem_6_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_0_bits_mispredict <= 1'h0;
      mem_6_bits_branches_1_valid <= 1'h0;
      mem_6_bits_branches_1_bits_target_addr <= 49'h0;
      mem_6_bits_branches_1_bits_taken <= 1'h0;
      mem_6_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_1_bits_mispredict <= 1'h0;
      mem_6_bits_branches_2_valid <= 1'h0;
      mem_6_bits_branches_2_bits_target_addr <= 49'h0;
      mem_6_bits_branches_2_bits_taken <= 1'h0;
      mem_6_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_2_bits_mispredict <= 1'h0;
      mem_6_bits_branches_3_valid <= 1'h0;
      mem_6_bits_branches_3_bits_target_addr <= 49'h0;
      mem_6_bits_branches_3_bits_taken <= 1'h0;
      mem_6_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_3_bits_mispredict <= 1'h0;
      mem_6_bits_branches_4_valid <= 1'h0;
      mem_6_bits_branches_4_bits_target_addr <= 49'h0;
      mem_6_bits_branches_4_bits_taken <= 1'h0;
      mem_6_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_4_bits_mispredict <= 1'h0;
      mem_6_bits_branches_5_valid <= 1'h0;
      mem_6_bits_branches_5_bits_target_addr <= 49'h0;
      mem_6_bits_branches_5_bits_taken <= 1'h0;
      mem_6_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_5_bits_mispredict <= 1'h0;
      mem_6_bits_branches_6_valid <= 1'h0;
      mem_6_bits_branches_6_bits_target_addr <= 49'h0;
      mem_6_bits_branches_6_bits_taken <= 1'h0;
      mem_6_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_6_bits_mispredict <= 1'h0;
      mem_6_bits_branches_7_valid <= 1'h0;
      mem_6_bits_branches_7_bits_target_addr <= 49'h0;
      mem_6_bits_branches_7_bits_taken <= 1'h0;
      mem_6_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_6_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_6_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_6_bits_branches_7_bits_mispredict <= 1'h0;
      mem_7_valid <= 1'h0;
      mem_7_bits_ftqIdx_flag <= 1'h0;
      mem_7_bits_ftqIdx_value <= 6'h0;
      mem_7_bits_flushed <= 1'h0;
      mem_7_bits_startPc_addr <= 49'h0;
      mem_7_bits_branches_0_valid <= 1'h0;
      mem_7_bits_branches_0_bits_target_addr <= 49'h0;
      mem_7_bits_branches_0_bits_taken <= 1'h0;
      mem_7_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_0_bits_mispredict <= 1'h0;
      mem_7_bits_branches_1_valid <= 1'h0;
      mem_7_bits_branches_1_bits_target_addr <= 49'h0;
      mem_7_bits_branches_1_bits_taken <= 1'h0;
      mem_7_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_1_bits_mispredict <= 1'h0;
      mem_7_bits_branches_2_valid <= 1'h0;
      mem_7_bits_branches_2_bits_target_addr <= 49'h0;
      mem_7_bits_branches_2_bits_taken <= 1'h0;
      mem_7_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_2_bits_mispredict <= 1'h0;
      mem_7_bits_branches_3_valid <= 1'h0;
      mem_7_bits_branches_3_bits_target_addr <= 49'h0;
      mem_7_bits_branches_3_bits_taken <= 1'h0;
      mem_7_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_3_bits_mispredict <= 1'h0;
      mem_7_bits_branches_4_valid <= 1'h0;
      mem_7_bits_branches_4_bits_target_addr <= 49'h0;
      mem_7_bits_branches_4_bits_taken <= 1'h0;
      mem_7_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_4_bits_mispredict <= 1'h0;
      mem_7_bits_branches_5_valid <= 1'h0;
      mem_7_bits_branches_5_bits_target_addr <= 49'h0;
      mem_7_bits_branches_5_bits_taken <= 1'h0;
      mem_7_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_5_bits_mispredict <= 1'h0;
      mem_7_bits_branches_6_valid <= 1'h0;
      mem_7_bits_branches_6_bits_target_addr <= 49'h0;
      mem_7_bits_branches_6_bits_taken <= 1'h0;
      mem_7_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_6_bits_mispredict <= 1'h0;
      mem_7_bits_branches_7_valid <= 1'h0;
      mem_7_bits_branches_7_bits_target_addr <= 49'h0;
      mem_7_bits_branches_7_bits_taken <= 1'h0;
      mem_7_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_7_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_7_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_7_bits_branches_7_bits_mispredict <= 1'h0;
      mem_8_valid <= 1'h0;
      mem_8_bits_ftqIdx_flag <= 1'h0;
      mem_8_bits_ftqIdx_value <= 6'h0;
      mem_8_bits_flushed <= 1'h0;
      mem_8_bits_startPc_addr <= 49'h0;
      mem_8_bits_branches_0_valid <= 1'h0;
      mem_8_bits_branches_0_bits_target_addr <= 49'h0;
      mem_8_bits_branches_0_bits_taken <= 1'h0;
      mem_8_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_0_bits_mispredict <= 1'h0;
      mem_8_bits_branches_1_valid <= 1'h0;
      mem_8_bits_branches_1_bits_target_addr <= 49'h0;
      mem_8_bits_branches_1_bits_taken <= 1'h0;
      mem_8_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_1_bits_mispredict <= 1'h0;
      mem_8_bits_branches_2_valid <= 1'h0;
      mem_8_bits_branches_2_bits_target_addr <= 49'h0;
      mem_8_bits_branches_2_bits_taken <= 1'h0;
      mem_8_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_2_bits_mispredict <= 1'h0;
      mem_8_bits_branches_3_valid <= 1'h0;
      mem_8_bits_branches_3_bits_target_addr <= 49'h0;
      mem_8_bits_branches_3_bits_taken <= 1'h0;
      mem_8_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_3_bits_mispredict <= 1'h0;
      mem_8_bits_branches_4_valid <= 1'h0;
      mem_8_bits_branches_4_bits_target_addr <= 49'h0;
      mem_8_bits_branches_4_bits_taken <= 1'h0;
      mem_8_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_4_bits_mispredict <= 1'h0;
      mem_8_bits_branches_5_valid <= 1'h0;
      mem_8_bits_branches_5_bits_target_addr <= 49'h0;
      mem_8_bits_branches_5_bits_taken <= 1'h0;
      mem_8_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_5_bits_mispredict <= 1'h0;
      mem_8_bits_branches_6_valid <= 1'h0;
      mem_8_bits_branches_6_bits_target_addr <= 49'h0;
      mem_8_bits_branches_6_bits_taken <= 1'h0;
      mem_8_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_6_bits_mispredict <= 1'h0;
      mem_8_bits_branches_7_valid <= 1'h0;
      mem_8_bits_branches_7_bits_target_addr <= 49'h0;
      mem_8_bits_branches_7_bits_taken <= 1'h0;
      mem_8_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_8_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_8_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_8_bits_branches_7_bits_mispredict <= 1'h0;
      mem_9_valid <= 1'h0;
      mem_9_bits_ftqIdx_flag <= 1'h0;
      mem_9_bits_ftqIdx_value <= 6'h0;
      mem_9_bits_flushed <= 1'h0;
      mem_9_bits_startPc_addr <= 49'h0;
      mem_9_bits_branches_0_valid <= 1'h0;
      mem_9_bits_branches_0_bits_target_addr <= 49'h0;
      mem_9_bits_branches_0_bits_taken <= 1'h0;
      mem_9_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_0_bits_mispredict <= 1'h0;
      mem_9_bits_branches_1_valid <= 1'h0;
      mem_9_bits_branches_1_bits_target_addr <= 49'h0;
      mem_9_bits_branches_1_bits_taken <= 1'h0;
      mem_9_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_1_bits_mispredict <= 1'h0;
      mem_9_bits_branches_2_valid <= 1'h0;
      mem_9_bits_branches_2_bits_target_addr <= 49'h0;
      mem_9_bits_branches_2_bits_taken <= 1'h0;
      mem_9_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_2_bits_mispredict <= 1'h0;
      mem_9_bits_branches_3_valid <= 1'h0;
      mem_9_bits_branches_3_bits_target_addr <= 49'h0;
      mem_9_bits_branches_3_bits_taken <= 1'h0;
      mem_9_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_3_bits_mispredict <= 1'h0;
      mem_9_bits_branches_4_valid <= 1'h0;
      mem_9_bits_branches_4_bits_target_addr <= 49'h0;
      mem_9_bits_branches_4_bits_taken <= 1'h0;
      mem_9_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_4_bits_mispredict <= 1'h0;
      mem_9_bits_branches_5_valid <= 1'h0;
      mem_9_bits_branches_5_bits_target_addr <= 49'h0;
      mem_9_bits_branches_5_bits_taken <= 1'h0;
      mem_9_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_5_bits_mispredict <= 1'h0;
      mem_9_bits_branches_6_valid <= 1'h0;
      mem_9_bits_branches_6_bits_target_addr <= 49'h0;
      mem_9_bits_branches_6_bits_taken <= 1'h0;
      mem_9_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_6_bits_mispredict <= 1'h0;
      mem_9_bits_branches_7_valid <= 1'h0;
      mem_9_bits_branches_7_bits_target_addr <= 49'h0;
      mem_9_bits_branches_7_bits_taken <= 1'h0;
      mem_9_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_9_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_9_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_9_bits_branches_7_bits_mispredict <= 1'h0;
      mem_10_valid <= 1'h0;
      mem_10_bits_ftqIdx_flag <= 1'h0;
      mem_10_bits_ftqIdx_value <= 6'h0;
      mem_10_bits_flushed <= 1'h0;
      mem_10_bits_startPc_addr <= 49'h0;
      mem_10_bits_branches_0_valid <= 1'h0;
      mem_10_bits_branches_0_bits_target_addr <= 49'h0;
      mem_10_bits_branches_0_bits_taken <= 1'h0;
      mem_10_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_0_bits_mispredict <= 1'h0;
      mem_10_bits_branches_1_valid <= 1'h0;
      mem_10_bits_branches_1_bits_target_addr <= 49'h0;
      mem_10_bits_branches_1_bits_taken <= 1'h0;
      mem_10_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_1_bits_mispredict <= 1'h0;
      mem_10_bits_branches_2_valid <= 1'h0;
      mem_10_bits_branches_2_bits_target_addr <= 49'h0;
      mem_10_bits_branches_2_bits_taken <= 1'h0;
      mem_10_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_2_bits_mispredict <= 1'h0;
      mem_10_bits_branches_3_valid <= 1'h0;
      mem_10_bits_branches_3_bits_target_addr <= 49'h0;
      mem_10_bits_branches_3_bits_taken <= 1'h0;
      mem_10_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_3_bits_mispredict <= 1'h0;
      mem_10_bits_branches_4_valid <= 1'h0;
      mem_10_bits_branches_4_bits_target_addr <= 49'h0;
      mem_10_bits_branches_4_bits_taken <= 1'h0;
      mem_10_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_4_bits_mispredict <= 1'h0;
      mem_10_bits_branches_5_valid <= 1'h0;
      mem_10_bits_branches_5_bits_target_addr <= 49'h0;
      mem_10_bits_branches_5_bits_taken <= 1'h0;
      mem_10_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_5_bits_mispredict <= 1'h0;
      mem_10_bits_branches_6_valid <= 1'h0;
      mem_10_bits_branches_6_bits_target_addr <= 49'h0;
      mem_10_bits_branches_6_bits_taken <= 1'h0;
      mem_10_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_6_bits_mispredict <= 1'h0;
      mem_10_bits_branches_7_valid <= 1'h0;
      mem_10_bits_branches_7_bits_target_addr <= 49'h0;
      mem_10_bits_branches_7_bits_taken <= 1'h0;
      mem_10_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_10_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_10_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_10_bits_branches_7_bits_mispredict <= 1'h0;
      mem_11_valid <= 1'h0;
      mem_11_bits_ftqIdx_flag <= 1'h0;
      mem_11_bits_ftqIdx_value <= 6'h0;
      mem_11_bits_flushed <= 1'h0;
      mem_11_bits_startPc_addr <= 49'h0;
      mem_11_bits_branches_0_valid <= 1'h0;
      mem_11_bits_branches_0_bits_target_addr <= 49'h0;
      mem_11_bits_branches_0_bits_taken <= 1'h0;
      mem_11_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_0_bits_mispredict <= 1'h0;
      mem_11_bits_branches_1_valid <= 1'h0;
      mem_11_bits_branches_1_bits_target_addr <= 49'h0;
      mem_11_bits_branches_1_bits_taken <= 1'h0;
      mem_11_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_1_bits_mispredict <= 1'h0;
      mem_11_bits_branches_2_valid <= 1'h0;
      mem_11_bits_branches_2_bits_target_addr <= 49'h0;
      mem_11_bits_branches_2_bits_taken <= 1'h0;
      mem_11_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_2_bits_mispredict <= 1'h0;
      mem_11_bits_branches_3_valid <= 1'h0;
      mem_11_bits_branches_3_bits_target_addr <= 49'h0;
      mem_11_bits_branches_3_bits_taken <= 1'h0;
      mem_11_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_3_bits_mispredict <= 1'h0;
      mem_11_bits_branches_4_valid <= 1'h0;
      mem_11_bits_branches_4_bits_target_addr <= 49'h0;
      mem_11_bits_branches_4_bits_taken <= 1'h0;
      mem_11_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_4_bits_mispredict <= 1'h0;
      mem_11_bits_branches_5_valid <= 1'h0;
      mem_11_bits_branches_5_bits_target_addr <= 49'h0;
      mem_11_bits_branches_5_bits_taken <= 1'h0;
      mem_11_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_5_bits_mispredict <= 1'h0;
      mem_11_bits_branches_6_valid <= 1'h0;
      mem_11_bits_branches_6_bits_target_addr <= 49'h0;
      mem_11_bits_branches_6_bits_taken <= 1'h0;
      mem_11_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_6_bits_mispredict <= 1'h0;
      mem_11_bits_branches_7_valid <= 1'h0;
      mem_11_bits_branches_7_bits_target_addr <= 49'h0;
      mem_11_bits_branches_7_bits_taken <= 1'h0;
      mem_11_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_11_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_11_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_11_bits_branches_7_bits_mispredict <= 1'h0;
      mem_12_valid <= 1'h0;
      mem_12_bits_ftqIdx_flag <= 1'h0;
      mem_12_bits_ftqIdx_value <= 6'h0;
      mem_12_bits_flushed <= 1'h0;
      mem_12_bits_startPc_addr <= 49'h0;
      mem_12_bits_branches_0_valid <= 1'h0;
      mem_12_bits_branches_0_bits_target_addr <= 49'h0;
      mem_12_bits_branches_0_bits_taken <= 1'h0;
      mem_12_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_0_bits_mispredict <= 1'h0;
      mem_12_bits_branches_1_valid <= 1'h0;
      mem_12_bits_branches_1_bits_target_addr <= 49'h0;
      mem_12_bits_branches_1_bits_taken <= 1'h0;
      mem_12_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_1_bits_mispredict <= 1'h0;
      mem_12_bits_branches_2_valid <= 1'h0;
      mem_12_bits_branches_2_bits_target_addr <= 49'h0;
      mem_12_bits_branches_2_bits_taken <= 1'h0;
      mem_12_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_2_bits_mispredict <= 1'h0;
      mem_12_bits_branches_3_valid <= 1'h0;
      mem_12_bits_branches_3_bits_target_addr <= 49'h0;
      mem_12_bits_branches_3_bits_taken <= 1'h0;
      mem_12_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_3_bits_mispredict <= 1'h0;
      mem_12_bits_branches_4_valid <= 1'h0;
      mem_12_bits_branches_4_bits_target_addr <= 49'h0;
      mem_12_bits_branches_4_bits_taken <= 1'h0;
      mem_12_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_4_bits_mispredict <= 1'h0;
      mem_12_bits_branches_5_valid <= 1'h0;
      mem_12_bits_branches_5_bits_target_addr <= 49'h0;
      mem_12_bits_branches_5_bits_taken <= 1'h0;
      mem_12_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_5_bits_mispredict <= 1'h0;
      mem_12_bits_branches_6_valid <= 1'h0;
      mem_12_bits_branches_6_bits_target_addr <= 49'h0;
      mem_12_bits_branches_6_bits_taken <= 1'h0;
      mem_12_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_6_bits_mispredict <= 1'h0;
      mem_12_bits_branches_7_valid <= 1'h0;
      mem_12_bits_branches_7_bits_target_addr <= 49'h0;
      mem_12_bits_branches_7_bits_taken <= 1'h0;
      mem_12_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_12_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_12_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_12_bits_branches_7_bits_mispredict <= 1'h0;
      mem_13_valid <= 1'h0;
      mem_13_bits_ftqIdx_flag <= 1'h0;
      mem_13_bits_ftqIdx_value <= 6'h0;
      mem_13_bits_flushed <= 1'h0;
      mem_13_bits_startPc_addr <= 49'h0;
      mem_13_bits_branches_0_valid <= 1'h0;
      mem_13_bits_branches_0_bits_target_addr <= 49'h0;
      mem_13_bits_branches_0_bits_taken <= 1'h0;
      mem_13_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_0_bits_mispredict <= 1'h0;
      mem_13_bits_branches_1_valid <= 1'h0;
      mem_13_bits_branches_1_bits_target_addr <= 49'h0;
      mem_13_bits_branches_1_bits_taken <= 1'h0;
      mem_13_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_1_bits_mispredict <= 1'h0;
      mem_13_bits_branches_2_valid <= 1'h0;
      mem_13_bits_branches_2_bits_target_addr <= 49'h0;
      mem_13_bits_branches_2_bits_taken <= 1'h0;
      mem_13_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_2_bits_mispredict <= 1'h0;
      mem_13_bits_branches_3_valid <= 1'h0;
      mem_13_bits_branches_3_bits_target_addr <= 49'h0;
      mem_13_bits_branches_3_bits_taken <= 1'h0;
      mem_13_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_3_bits_mispredict <= 1'h0;
      mem_13_bits_branches_4_valid <= 1'h0;
      mem_13_bits_branches_4_bits_target_addr <= 49'h0;
      mem_13_bits_branches_4_bits_taken <= 1'h0;
      mem_13_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_4_bits_mispredict <= 1'h0;
      mem_13_bits_branches_5_valid <= 1'h0;
      mem_13_bits_branches_5_bits_target_addr <= 49'h0;
      mem_13_bits_branches_5_bits_taken <= 1'h0;
      mem_13_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_5_bits_mispredict <= 1'h0;
      mem_13_bits_branches_6_valid <= 1'h0;
      mem_13_bits_branches_6_bits_target_addr <= 49'h0;
      mem_13_bits_branches_6_bits_taken <= 1'h0;
      mem_13_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_6_bits_mispredict <= 1'h0;
      mem_13_bits_branches_7_valid <= 1'h0;
      mem_13_bits_branches_7_bits_target_addr <= 49'h0;
      mem_13_bits_branches_7_bits_taken <= 1'h0;
      mem_13_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_13_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_13_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_13_bits_branches_7_bits_mispredict <= 1'h0;
      mem_14_valid <= 1'h0;
      mem_14_bits_ftqIdx_flag <= 1'h0;
      mem_14_bits_ftqIdx_value <= 6'h0;
      mem_14_bits_flushed <= 1'h0;
      mem_14_bits_startPc_addr <= 49'h0;
      mem_14_bits_branches_0_valid <= 1'h0;
      mem_14_bits_branches_0_bits_target_addr <= 49'h0;
      mem_14_bits_branches_0_bits_taken <= 1'h0;
      mem_14_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_0_bits_mispredict <= 1'h0;
      mem_14_bits_branches_1_valid <= 1'h0;
      mem_14_bits_branches_1_bits_target_addr <= 49'h0;
      mem_14_bits_branches_1_bits_taken <= 1'h0;
      mem_14_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_1_bits_mispredict <= 1'h0;
      mem_14_bits_branches_2_valid <= 1'h0;
      mem_14_bits_branches_2_bits_target_addr <= 49'h0;
      mem_14_bits_branches_2_bits_taken <= 1'h0;
      mem_14_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_2_bits_mispredict <= 1'h0;
      mem_14_bits_branches_3_valid <= 1'h0;
      mem_14_bits_branches_3_bits_target_addr <= 49'h0;
      mem_14_bits_branches_3_bits_taken <= 1'h0;
      mem_14_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_3_bits_mispredict <= 1'h0;
      mem_14_bits_branches_4_valid <= 1'h0;
      mem_14_bits_branches_4_bits_target_addr <= 49'h0;
      mem_14_bits_branches_4_bits_taken <= 1'h0;
      mem_14_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_4_bits_mispredict <= 1'h0;
      mem_14_bits_branches_5_valid <= 1'h0;
      mem_14_bits_branches_5_bits_target_addr <= 49'h0;
      mem_14_bits_branches_5_bits_taken <= 1'h0;
      mem_14_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_5_bits_mispredict <= 1'h0;
      mem_14_bits_branches_6_valid <= 1'h0;
      mem_14_bits_branches_6_bits_target_addr <= 49'h0;
      mem_14_bits_branches_6_bits_taken <= 1'h0;
      mem_14_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_6_bits_mispredict <= 1'h0;
      mem_14_bits_branches_7_valid <= 1'h0;
      mem_14_bits_branches_7_bits_target_addr <= 49'h0;
      mem_14_bits_branches_7_bits_taken <= 1'h0;
      mem_14_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_14_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_14_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_14_bits_branches_7_bits_mispredict <= 1'h0;
      mem_15_valid <= 1'h0;
      mem_15_bits_ftqIdx_flag <= 1'h0;
      mem_15_bits_ftqIdx_value <= 6'h0;
      mem_15_bits_flushed <= 1'h0;
      mem_15_bits_startPc_addr <= 49'h0;
      mem_15_bits_branches_0_valid <= 1'h0;
      mem_15_bits_branches_0_bits_target_addr <= 49'h0;
      mem_15_bits_branches_0_bits_taken <= 1'h0;
      mem_15_bits_branches_0_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_0_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_0_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_0_bits_mispredict <= 1'h0;
      mem_15_bits_branches_1_valid <= 1'h0;
      mem_15_bits_branches_1_bits_target_addr <= 49'h0;
      mem_15_bits_branches_1_bits_taken <= 1'h0;
      mem_15_bits_branches_1_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_1_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_1_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_1_bits_mispredict <= 1'h0;
      mem_15_bits_branches_2_valid <= 1'h0;
      mem_15_bits_branches_2_bits_target_addr <= 49'h0;
      mem_15_bits_branches_2_bits_taken <= 1'h0;
      mem_15_bits_branches_2_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_2_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_2_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_2_bits_mispredict <= 1'h0;
      mem_15_bits_branches_3_valid <= 1'h0;
      mem_15_bits_branches_3_bits_target_addr <= 49'h0;
      mem_15_bits_branches_3_bits_taken <= 1'h0;
      mem_15_bits_branches_3_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_3_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_3_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_3_bits_mispredict <= 1'h0;
      mem_15_bits_branches_4_valid <= 1'h0;
      mem_15_bits_branches_4_bits_target_addr <= 49'h0;
      mem_15_bits_branches_4_bits_taken <= 1'h0;
      mem_15_bits_branches_4_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_4_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_4_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_4_bits_mispredict <= 1'h0;
      mem_15_bits_branches_5_valid <= 1'h0;
      mem_15_bits_branches_5_bits_target_addr <= 49'h0;
      mem_15_bits_branches_5_bits_taken <= 1'h0;
      mem_15_bits_branches_5_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_5_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_5_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_5_bits_mispredict <= 1'h0;
      mem_15_bits_branches_6_valid <= 1'h0;
      mem_15_bits_branches_6_bits_target_addr <= 49'h0;
      mem_15_bits_branches_6_bits_taken <= 1'h0;
      mem_15_bits_branches_6_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_6_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_6_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_6_bits_mispredict <= 1'h0;
      mem_15_bits_branches_7_valid <= 1'h0;
      mem_15_bits_branches_7_bits_target_addr <= 49'h0;
      mem_15_bits_branches_7_bits_taken <= 1'h0;
      mem_15_bits_branches_7_bits_cfiPosition <= 5'h0;
      mem_15_bits_branches_7_bits_attribute_branchType <= 2'h0;
      mem_15_bits_branches_7_bits_attribute_rasAction <= 2'h0;
      mem_15_bits_branches_7_bits_mispredict <= 1'h0;
      enqPtr_flag <= 1'h0;
      enqPtr_value <= 4'h0;
      deqPtr_flag <= 1'h0;
      deqPtr_value <= 4'h0;
      backendRedirectPtr_r_flag <= 1'h0;
      backendRedirectPtr_r_value <= 6'h0;
    end
    else begin
      mem_0_valid <=
        ~_GEN_443
        & (_GEN_277
           | (_GEN_236 ? _GEN_237 | _GEN_71 | mem_0_valid : _GEN_71 | mem_0_valid));
      if (_GEN_277) begin
        mem_0_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_0_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_0_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_252) begin
        mem_0_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_0_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_0_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_71) begin
        mem_0_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_0_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_0_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_0_bits_flushed <=
        ~_GEN_443
        & (mem_0_valid
           & (_GEN
              & (mem_0_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_0_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_0_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_0_bits_flushed);
      mem_0_bits_branches_0_valid <=
        ~_GEN_443
        & (_GEN_308
           | (_GEN_252
                ? _GEN_268 | _GEN_102 | mem_0_bits_branches_0_valid
                : _GEN_102 | mem_0_bits_branches_0_valid));
      if (_GEN_308) begin
        mem_0_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_268) begin
        mem_0_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_102) begin
        mem_0_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_1_valid <=
        ~_GEN_443
        & (_GEN_310
           | (_GEN_252
                ? _GEN_269 | _GEN_104 | mem_0_bits_branches_1_valid
                : _GEN_104 | mem_0_bits_branches_1_valid));
      if (_GEN_310) begin
        mem_0_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_269) begin
        mem_0_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_104) begin
        mem_0_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_2_valid <=
        ~_GEN_443
        & (_GEN_312
           | (_GEN_252
                ? _GEN_270 | _GEN_106 | mem_0_bits_branches_2_valid
                : _GEN_106 | mem_0_bits_branches_2_valid));
      if (_GEN_312) begin
        mem_0_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_270) begin
        mem_0_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_106) begin
        mem_0_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_3_valid <=
        ~_GEN_443
        & (_GEN_314
           | (_GEN_252
                ? _GEN_271 | _GEN_108 | mem_0_bits_branches_3_valid
                : _GEN_108 | mem_0_bits_branches_3_valid));
      if (_GEN_314) begin
        mem_0_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_271) begin
        mem_0_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_108) begin
        mem_0_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_4_valid <=
        ~_GEN_443
        & (_GEN_316
           | (_GEN_252
                ? _GEN_272 | _GEN_110 | mem_0_bits_branches_4_valid
                : _GEN_110 | mem_0_bits_branches_4_valid));
      if (_GEN_316) begin
        mem_0_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_272) begin
        mem_0_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_110) begin
        mem_0_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_5_valid <=
        ~_GEN_443
        & (_GEN_318
           | (_GEN_252
                ? _GEN_273 | _GEN_112 | mem_0_bits_branches_5_valid
                : _GEN_112 | mem_0_bits_branches_5_valid));
      if (_GEN_318) begin
        mem_0_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_273) begin
        mem_0_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_112) begin
        mem_0_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_6_valid <=
        ~_GEN_443
        & (_GEN_320
           | (_GEN_252
                ? _GEN_274 | _GEN_114 | mem_0_bits_branches_6_valid
                : _GEN_114 | mem_0_bits_branches_6_valid));
      if (_GEN_320) begin
        mem_0_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & _GEN_274) begin
        mem_0_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_114) begin
        mem_0_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_0_bits_branches_7_valid <=
        ~_GEN_443
        & (_GEN_321
           | (_GEN_252
                ? (&_branchSlot_T_2) | _GEN_115 | mem_0_bits_branches_7_valid
                : _GEN_115 | mem_0_bits_branches_7_valid));
      if (_GEN_321) begin
        mem_0_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_0_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_0_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_0_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_0_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_0_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_237 & (&_branchSlot_T_2)) begin
        mem_0_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_0_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_0_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_0_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_0_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_0_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_115) begin
        mem_0_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_0_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_0_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_0_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_0_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_0_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_valid <=
        ~_GEN_444
        & (_GEN_279
           | (_GEN_236 ? _GEN_238 | _GEN_73 | mem_1_valid : _GEN_73 | mem_1_valid));
      if (_GEN_279) begin
        mem_1_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_1_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_1_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_253) begin
        mem_1_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_1_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_1_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_73) begin
        mem_1_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_1_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_1_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_1_bits_flushed <=
        ~_GEN_444
        & (mem_1_valid
           & (_GEN
              & (mem_1_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_1_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_1_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_1_bits_flushed);
      mem_1_bits_branches_0_valid <=
        ~_GEN_444
        & (_GEN_322
           | (_GEN_253
                ? _GEN_268 | _GEN_116 | mem_1_bits_branches_0_valid
                : _GEN_116 | mem_1_bits_branches_0_valid));
      if (_GEN_322) begin
        mem_1_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_268) begin
        mem_1_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_116) begin
        mem_1_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_1_valid <=
        ~_GEN_444
        & (_GEN_323
           | (_GEN_253
                ? _GEN_269 | _GEN_117 | mem_1_bits_branches_1_valid
                : _GEN_117 | mem_1_bits_branches_1_valid));
      if (_GEN_323) begin
        mem_1_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_269) begin
        mem_1_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_117) begin
        mem_1_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_2_valid <=
        ~_GEN_444
        & (_GEN_324
           | (_GEN_253
                ? _GEN_270 | _GEN_118 | mem_1_bits_branches_2_valid
                : _GEN_118 | mem_1_bits_branches_2_valid));
      if (_GEN_324) begin
        mem_1_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_270) begin
        mem_1_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_118) begin
        mem_1_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_3_valid <=
        ~_GEN_444
        & (_GEN_325
           | (_GEN_253
                ? _GEN_271 | _GEN_119 | mem_1_bits_branches_3_valid
                : _GEN_119 | mem_1_bits_branches_3_valid));
      if (_GEN_325) begin
        mem_1_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_271) begin
        mem_1_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_119) begin
        mem_1_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_4_valid <=
        ~_GEN_444
        & (_GEN_326
           | (_GEN_253
                ? _GEN_272 | _GEN_120 | mem_1_bits_branches_4_valid
                : _GEN_120 | mem_1_bits_branches_4_valid));
      if (_GEN_326) begin
        mem_1_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_272) begin
        mem_1_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_120) begin
        mem_1_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_5_valid <=
        ~_GEN_444
        & (_GEN_327
           | (_GEN_253
                ? _GEN_273 | _GEN_121 | mem_1_bits_branches_5_valid
                : _GEN_121 | mem_1_bits_branches_5_valid));
      if (_GEN_327) begin
        mem_1_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_273) begin
        mem_1_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_121) begin
        mem_1_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_6_valid <=
        ~_GEN_444
        & (_GEN_328
           | (_GEN_253
                ? _GEN_274 | _GEN_122 | mem_1_bits_branches_6_valid
                : _GEN_122 | mem_1_bits_branches_6_valid));
      if (_GEN_328) begin
        mem_1_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & _GEN_274) begin
        mem_1_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_122) begin
        mem_1_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_1_bits_branches_7_valid <=
        ~_GEN_444
        & (_GEN_329
           | (_GEN_253
                ? (&_branchSlot_T_2) | _GEN_123 | mem_1_bits_branches_7_valid
                : _GEN_123 | mem_1_bits_branches_7_valid));
      if (_GEN_329) begin
        mem_1_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_1_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_1_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_1_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_1_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_1_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_238 & (&_branchSlot_T_2)) begin
        mem_1_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_1_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_1_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_1_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_1_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_1_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_123) begin
        mem_1_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_1_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_1_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_1_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_1_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_1_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_valid <=
        ~_GEN_445
        & (_GEN_281
           | (_GEN_236 ? _GEN_239 | _GEN_75 | mem_2_valid : _GEN_75 | mem_2_valid));
      if (_GEN_281) begin
        mem_2_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_2_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_2_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_254) begin
        mem_2_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_2_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_2_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_75) begin
        mem_2_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_2_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_2_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_2_bits_flushed <=
        ~_GEN_445
        & (mem_2_valid
           & (_GEN
              & (mem_2_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_2_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_2_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_2_bits_flushed);
      mem_2_bits_branches_0_valid <=
        ~_GEN_445
        & (_GEN_330
           | (_GEN_254
                ? _GEN_268 | _GEN_124 | mem_2_bits_branches_0_valid
                : _GEN_124 | mem_2_bits_branches_0_valid));
      if (_GEN_330) begin
        mem_2_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_268) begin
        mem_2_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_124) begin
        mem_2_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_1_valid <=
        ~_GEN_445
        & (_GEN_331
           | (_GEN_254
                ? _GEN_269 | _GEN_125 | mem_2_bits_branches_1_valid
                : _GEN_125 | mem_2_bits_branches_1_valid));
      if (_GEN_331) begin
        mem_2_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_269) begin
        mem_2_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_125) begin
        mem_2_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_2_valid <=
        ~_GEN_445
        & (_GEN_332
           | (_GEN_254
                ? _GEN_270 | _GEN_126 | mem_2_bits_branches_2_valid
                : _GEN_126 | mem_2_bits_branches_2_valid));
      if (_GEN_332) begin
        mem_2_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_270) begin
        mem_2_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_126) begin
        mem_2_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_3_valid <=
        ~_GEN_445
        & (_GEN_333
           | (_GEN_254
                ? _GEN_271 | _GEN_127 | mem_2_bits_branches_3_valid
                : _GEN_127 | mem_2_bits_branches_3_valid));
      if (_GEN_333) begin
        mem_2_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_271) begin
        mem_2_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_127) begin
        mem_2_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_4_valid <=
        ~_GEN_445
        & (_GEN_334
           | (_GEN_254
                ? _GEN_272 | _GEN_128 | mem_2_bits_branches_4_valid
                : _GEN_128 | mem_2_bits_branches_4_valid));
      if (_GEN_334) begin
        mem_2_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_272) begin
        mem_2_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_128) begin
        mem_2_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_5_valid <=
        ~_GEN_445
        & (_GEN_335
           | (_GEN_254
                ? _GEN_273 | _GEN_129 | mem_2_bits_branches_5_valid
                : _GEN_129 | mem_2_bits_branches_5_valid));
      if (_GEN_335) begin
        mem_2_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_273) begin
        mem_2_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_129) begin
        mem_2_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_6_valid <=
        ~_GEN_445
        & (_GEN_336
           | (_GEN_254
                ? _GEN_274 | _GEN_130 | mem_2_bits_branches_6_valid
                : _GEN_130 | mem_2_bits_branches_6_valid));
      if (_GEN_336) begin
        mem_2_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & _GEN_274) begin
        mem_2_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_130) begin
        mem_2_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_2_bits_branches_7_valid <=
        ~_GEN_445
        & (_GEN_337
           | (_GEN_254
                ? (&_branchSlot_T_2) | _GEN_131 | mem_2_bits_branches_7_valid
                : _GEN_131 | mem_2_bits_branches_7_valid));
      if (_GEN_337) begin
        mem_2_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_2_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_2_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_2_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_2_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_2_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_239 & (&_branchSlot_T_2)) begin
        mem_2_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_2_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_2_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_2_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_2_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_2_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_131) begin
        mem_2_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_2_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_2_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_2_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_2_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_2_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_valid <=
        ~_GEN_446
        & (_GEN_283
           | (_GEN_236 ? _GEN_240 | _GEN_77 | mem_3_valid : _GEN_77 | mem_3_valid));
      if (_GEN_283) begin
        mem_3_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_3_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_3_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_255) begin
        mem_3_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_3_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_3_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_77) begin
        mem_3_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_3_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_3_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_3_bits_flushed <=
        ~_GEN_446
        & (mem_3_valid
           & (_GEN
              & (mem_3_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_3_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_3_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_3_bits_flushed);
      mem_3_bits_branches_0_valid <=
        ~_GEN_446
        & (_GEN_338
           | (_GEN_255
                ? _GEN_268 | _GEN_132 | mem_3_bits_branches_0_valid
                : _GEN_132 | mem_3_bits_branches_0_valid));
      if (_GEN_338) begin
        mem_3_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_268) begin
        mem_3_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_132) begin
        mem_3_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_1_valid <=
        ~_GEN_446
        & (_GEN_339
           | (_GEN_255
                ? _GEN_269 | _GEN_133 | mem_3_bits_branches_1_valid
                : _GEN_133 | mem_3_bits_branches_1_valid));
      if (_GEN_339) begin
        mem_3_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_269) begin
        mem_3_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_133) begin
        mem_3_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_2_valid <=
        ~_GEN_446
        & (_GEN_340
           | (_GEN_255
                ? _GEN_270 | _GEN_134 | mem_3_bits_branches_2_valid
                : _GEN_134 | mem_3_bits_branches_2_valid));
      if (_GEN_340) begin
        mem_3_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_270) begin
        mem_3_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_134) begin
        mem_3_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_3_valid <=
        ~_GEN_446
        & (_GEN_341
           | (_GEN_255
                ? _GEN_271 | _GEN_135 | mem_3_bits_branches_3_valid
                : _GEN_135 | mem_3_bits_branches_3_valid));
      if (_GEN_341) begin
        mem_3_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_271) begin
        mem_3_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_135) begin
        mem_3_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_4_valid <=
        ~_GEN_446
        & (_GEN_342
           | (_GEN_255
                ? _GEN_272 | _GEN_136 | mem_3_bits_branches_4_valid
                : _GEN_136 | mem_3_bits_branches_4_valid));
      if (_GEN_342) begin
        mem_3_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_272) begin
        mem_3_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_136) begin
        mem_3_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_5_valid <=
        ~_GEN_446
        & (_GEN_343
           | (_GEN_255
                ? _GEN_273 | _GEN_137 | mem_3_bits_branches_5_valid
                : _GEN_137 | mem_3_bits_branches_5_valid));
      if (_GEN_343) begin
        mem_3_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_273) begin
        mem_3_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_137) begin
        mem_3_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_6_valid <=
        ~_GEN_446
        & (_GEN_344
           | (_GEN_255
                ? _GEN_274 | _GEN_138 | mem_3_bits_branches_6_valid
                : _GEN_138 | mem_3_bits_branches_6_valid));
      if (_GEN_344) begin
        mem_3_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & _GEN_274) begin
        mem_3_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_138) begin
        mem_3_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_3_bits_branches_7_valid <=
        ~_GEN_446
        & (_GEN_345
           | (_GEN_255
                ? (&_branchSlot_T_2) | _GEN_139 | mem_3_bits_branches_7_valid
                : _GEN_139 | mem_3_bits_branches_7_valid));
      if (_GEN_345) begin
        mem_3_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_3_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_3_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_3_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_3_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_3_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_240 & (&_branchSlot_T_2)) begin
        mem_3_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_3_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_3_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_3_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_3_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_3_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_139) begin
        mem_3_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_3_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_3_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_3_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_3_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_3_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_valid <=
        ~_GEN_447
        & (_GEN_285
           | (_GEN_236 ? _GEN_241 | _GEN_79 | mem_4_valid : _GEN_79 | mem_4_valid));
      if (_GEN_285) begin
        mem_4_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_4_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_4_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_256) begin
        mem_4_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_4_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_4_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_79) begin
        mem_4_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_4_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_4_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_4_bits_flushed <=
        ~_GEN_447
        & (mem_4_valid
           & (_GEN
              & (mem_4_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_4_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_4_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_4_bits_flushed);
      mem_4_bits_branches_0_valid <=
        ~_GEN_447
        & (_GEN_346
           | (_GEN_256
                ? _GEN_268 | _GEN_140 | mem_4_bits_branches_0_valid
                : _GEN_140 | mem_4_bits_branches_0_valid));
      if (_GEN_346) begin
        mem_4_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_268) begin
        mem_4_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_140) begin
        mem_4_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_1_valid <=
        ~_GEN_447
        & (_GEN_347
           | (_GEN_256
                ? _GEN_269 | _GEN_141 | mem_4_bits_branches_1_valid
                : _GEN_141 | mem_4_bits_branches_1_valid));
      if (_GEN_347) begin
        mem_4_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_269) begin
        mem_4_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_141) begin
        mem_4_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_2_valid <=
        ~_GEN_447
        & (_GEN_348
           | (_GEN_256
                ? _GEN_270 | _GEN_142 | mem_4_bits_branches_2_valid
                : _GEN_142 | mem_4_bits_branches_2_valid));
      if (_GEN_348) begin
        mem_4_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_270) begin
        mem_4_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_142) begin
        mem_4_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_3_valid <=
        ~_GEN_447
        & (_GEN_349
           | (_GEN_256
                ? _GEN_271 | _GEN_143 | mem_4_bits_branches_3_valid
                : _GEN_143 | mem_4_bits_branches_3_valid));
      if (_GEN_349) begin
        mem_4_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_271) begin
        mem_4_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_143) begin
        mem_4_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_4_valid <=
        ~_GEN_447
        & (_GEN_350
           | (_GEN_256
                ? _GEN_272 | _GEN_144 | mem_4_bits_branches_4_valid
                : _GEN_144 | mem_4_bits_branches_4_valid));
      if (_GEN_350) begin
        mem_4_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_272) begin
        mem_4_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_144) begin
        mem_4_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_5_valid <=
        ~_GEN_447
        & (_GEN_351
           | (_GEN_256
                ? _GEN_273 | _GEN_145 | mem_4_bits_branches_5_valid
                : _GEN_145 | mem_4_bits_branches_5_valid));
      if (_GEN_351) begin
        mem_4_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_273) begin
        mem_4_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_145) begin
        mem_4_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_6_valid <=
        ~_GEN_447
        & (_GEN_352
           | (_GEN_256
                ? _GEN_274 | _GEN_146 | mem_4_bits_branches_6_valid
                : _GEN_146 | mem_4_bits_branches_6_valid));
      if (_GEN_352) begin
        mem_4_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & _GEN_274) begin
        mem_4_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_146) begin
        mem_4_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_4_bits_branches_7_valid <=
        ~_GEN_447
        & (_GEN_353
           | (_GEN_256
                ? (&_branchSlot_T_2) | _GEN_147 | mem_4_bits_branches_7_valid
                : _GEN_147 | mem_4_bits_branches_7_valid));
      if (_GEN_353) begin
        mem_4_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_4_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_4_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_4_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_4_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_4_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_241 & (&_branchSlot_T_2)) begin
        mem_4_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_4_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_4_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_4_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_4_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_4_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_147) begin
        mem_4_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_4_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_4_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_4_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_4_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_4_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_valid <=
        ~_GEN_448
        & (_GEN_287
           | (_GEN_236 ? _GEN_242 | _GEN_81 | mem_5_valid : _GEN_81 | mem_5_valid));
      if (_GEN_287) begin
        mem_5_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_5_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_5_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_257) begin
        mem_5_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_5_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_5_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_81) begin
        mem_5_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_5_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_5_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_5_bits_flushed <=
        ~_GEN_448
        & (mem_5_valid
           & (_GEN
              & (mem_5_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_5_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_5_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_5_bits_flushed);
      mem_5_bits_branches_0_valid <=
        ~_GEN_448
        & (_GEN_354
           | (_GEN_257
                ? _GEN_268 | _GEN_148 | mem_5_bits_branches_0_valid
                : _GEN_148 | mem_5_bits_branches_0_valid));
      if (_GEN_354) begin
        mem_5_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_268) begin
        mem_5_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_148) begin
        mem_5_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_1_valid <=
        ~_GEN_448
        & (_GEN_355
           | (_GEN_257
                ? _GEN_269 | _GEN_149 | mem_5_bits_branches_1_valid
                : _GEN_149 | mem_5_bits_branches_1_valid));
      if (_GEN_355) begin
        mem_5_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_269) begin
        mem_5_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_149) begin
        mem_5_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_2_valid <=
        ~_GEN_448
        & (_GEN_356
           | (_GEN_257
                ? _GEN_270 | _GEN_150 | mem_5_bits_branches_2_valid
                : _GEN_150 | mem_5_bits_branches_2_valid));
      if (_GEN_356) begin
        mem_5_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_270) begin
        mem_5_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_150) begin
        mem_5_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_3_valid <=
        ~_GEN_448
        & (_GEN_357
           | (_GEN_257
                ? _GEN_271 | _GEN_151 | mem_5_bits_branches_3_valid
                : _GEN_151 | mem_5_bits_branches_3_valid));
      if (_GEN_357) begin
        mem_5_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_271) begin
        mem_5_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_151) begin
        mem_5_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_4_valid <=
        ~_GEN_448
        & (_GEN_358
           | (_GEN_257
                ? _GEN_272 | _GEN_152 | mem_5_bits_branches_4_valid
                : _GEN_152 | mem_5_bits_branches_4_valid));
      if (_GEN_358) begin
        mem_5_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_272) begin
        mem_5_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_152) begin
        mem_5_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_5_valid <=
        ~_GEN_448
        & (_GEN_359
           | (_GEN_257
                ? _GEN_273 | _GEN_153 | mem_5_bits_branches_5_valid
                : _GEN_153 | mem_5_bits_branches_5_valid));
      if (_GEN_359) begin
        mem_5_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_273) begin
        mem_5_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_153) begin
        mem_5_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_6_valid <=
        ~_GEN_448
        & (_GEN_360
           | (_GEN_257
                ? _GEN_274 | _GEN_154 | mem_5_bits_branches_6_valid
                : _GEN_154 | mem_5_bits_branches_6_valid));
      if (_GEN_360) begin
        mem_5_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & _GEN_274) begin
        mem_5_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_154) begin
        mem_5_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_5_bits_branches_7_valid <=
        ~_GEN_448
        & (_GEN_361
           | (_GEN_257
                ? (&_branchSlot_T_2) | _GEN_155 | mem_5_bits_branches_7_valid
                : _GEN_155 | mem_5_bits_branches_7_valid));
      if (_GEN_361) begin
        mem_5_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_5_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_5_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_5_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_5_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_5_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_242 & (&_branchSlot_T_2)) begin
        mem_5_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_5_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_5_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_5_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_5_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_5_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_155) begin
        mem_5_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_5_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_5_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_5_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_5_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_5_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_valid <=
        ~_GEN_449
        & (_GEN_289
           | (_GEN_236 ? _GEN_243 | _GEN_83 | mem_6_valid : _GEN_83 | mem_6_valid));
      if (_GEN_289) begin
        mem_6_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_6_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_6_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_258) begin
        mem_6_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_6_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_6_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_83) begin
        mem_6_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_6_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_6_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_6_bits_flushed <=
        ~_GEN_449
        & (mem_6_valid
           & (_GEN
              & (mem_6_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_6_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_6_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_6_bits_flushed);
      mem_6_bits_branches_0_valid <=
        ~_GEN_449
        & (_GEN_362
           | (_GEN_258
                ? _GEN_268 | _GEN_156 | mem_6_bits_branches_0_valid
                : _GEN_156 | mem_6_bits_branches_0_valid));
      if (_GEN_362) begin
        mem_6_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_268) begin
        mem_6_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_156) begin
        mem_6_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_1_valid <=
        ~_GEN_449
        & (_GEN_363
           | (_GEN_258
                ? _GEN_269 | _GEN_157 | mem_6_bits_branches_1_valid
                : _GEN_157 | mem_6_bits_branches_1_valid));
      if (_GEN_363) begin
        mem_6_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_269) begin
        mem_6_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_157) begin
        mem_6_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_2_valid <=
        ~_GEN_449
        & (_GEN_364
           | (_GEN_258
                ? _GEN_270 | _GEN_158 | mem_6_bits_branches_2_valid
                : _GEN_158 | mem_6_bits_branches_2_valid));
      if (_GEN_364) begin
        mem_6_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_270) begin
        mem_6_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_158) begin
        mem_6_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_3_valid <=
        ~_GEN_449
        & (_GEN_365
           | (_GEN_258
                ? _GEN_271 | _GEN_159 | mem_6_bits_branches_3_valid
                : _GEN_159 | mem_6_bits_branches_3_valid));
      if (_GEN_365) begin
        mem_6_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_271) begin
        mem_6_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_159) begin
        mem_6_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_4_valid <=
        ~_GEN_449
        & (_GEN_366
           | (_GEN_258
                ? _GEN_272 | _GEN_160 | mem_6_bits_branches_4_valid
                : _GEN_160 | mem_6_bits_branches_4_valid));
      if (_GEN_366) begin
        mem_6_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_272) begin
        mem_6_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_160) begin
        mem_6_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_5_valid <=
        ~_GEN_449
        & (_GEN_367
           | (_GEN_258
                ? _GEN_273 | _GEN_161 | mem_6_bits_branches_5_valid
                : _GEN_161 | mem_6_bits_branches_5_valid));
      if (_GEN_367) begin
        mem_6_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_273) begin
        mem_6_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_161) begin
        mem_6_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_6_valid <=
        ~_GEN_449
        & (_GEN_368
           | (_GEN_258
                ? _GEN_274 | _GEN_162 | mem_6_bits_branches_6_valid
                : _GEN_162 | mem_6_bits_branches_6_valid));
      if (_GEN_368) begin
        mem_6_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & _GEN_274) begin
        mem_6_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_162) begin
        mem_6_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_6_bits_branches_7_valid <=
        ~_GEN_449
        & (_GEN_369
           | (_GEN_258
                ? (&_branchSlot_T_2) | _GEN_163 | mem_6_bits_branches_7_valid
                : _GEN_163 | mem_6_bits_branches_7_valid));
      if (_GEN_369) begin
        mem_6_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_6_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_6_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_6_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_6_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_6_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_243 & (&_branchSlot_T_2)) begin
        mem_6_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_6_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_6_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_6_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_6_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_6_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_163) begin
        mem_6_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_6_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_6_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_6_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_6_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_6_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_valid <=
        ~_GEN_450
        & (_GEN_291
           | (_GEN_236 ? _GEN_244 | _GEN_85 | mem_7_valid : _GEN_85 | mem_7_valid));
      if (_GEN_291) begin
        mem_7_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_7_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_7_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_259) begin
        mem_7_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_7_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_7_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_85) begin
        mem_7_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_7_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_7_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_7_bits_flushed <=
        ~_GEN_450
        & (mem_7_valid
           & (_GEN
              & (mem_7_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_7_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_7_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_7_bits_flushed);
      mem_7_bits_branches_0_valid <=
        ~_GEN_450
        & (_GEN_370
           | (_GEN_259
                ? _GEN_268 | _GEN_164 | mem_7_bits_branches_0_valid
                : _GEN_164 | mem_7_bits_branches_0_valid));
      if (_GEN_370) begin
        mem_7_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_268) begin
        mem_7_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_164) begin
        mem_7_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_1_valid <=
        ~_GEN_450
        & (_GEN_371
           | (_GEN_259
                ? _GEN_269 | _GEN_165 | mem_7_bits_branches_1_valid
                : _GEN_165 | mem_7_bits_branches_1_valid));
      if (_GEN_371) begin
        mem_7_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_269) begin
        mem_7_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_165) begin
        mem_7_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_2_valid <=
        ~_GEN_450
        & (_GEN_372
           | (_GEN_259
                ? _GEN_270 | _GEN_166 | mem_7_bits_branches_2_valid
                : _GEN_166 | mem_7_bits_branches_2_valid));
      if (_GEN_372) begin
        mem_7_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_270) begin
        mem_7_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_166) begin
        mem_7_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_3_valid <=
        ~_GEN_450
        & (_GEN_373
           | (_GEN_259
                ? _GEN_271 | _GEN_167 | mem_7_bits_branches_3_valid
                : _GEN_167 | mem_7_bits_branches_3_valid));
      if (_GEN_373) begin
        mem_7_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_271) begin
        mem_7_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_167) begin
        mem_7_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_4_valid <=
        ~_GEN_450
        & (_GEN_374
           | (_GEN_259
                ? _GEN_272 | _GEN_168 | mem_7_bits_branches_4_valid
                : _GEN_168 | mem_7_bits_branches_4_valid));
      if (_GEN_374) begin
        mem_7_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_272) begin
        mem_7_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_168) begin
        mem_7_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_5_valid <=
        ~_GEN_450
        & (_GEN_375
           | (_GEN_259
                ? _GEN_273 | _GEN_169 | mem_7_bits_branches_5_valid
                : _GEN_169 | mem_7_bits_branches_5_valid));
      if (_GEN_375) begin
        mem_7_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_273) begin
        mem_7_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_169) begin
        mem_7_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_6_valid <=
        ~_GEN_450
        & (_GEN_376
           | (_GEN_259
                ? _GEN_274 | _GEN_170 | mem_7_bits_branches_6_valid
                : _GEN_170 | mem_7_bits_branches_6_valid));
      if (_GEN_376) begin
        mem_7_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & _GEN_274) begin
        mem_7_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_170) begin
        mem_7_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_7_bits_branches_7_valid <=
        ~_GEN_450
        & (_GEN_377
           | (_GEN_259
                ? (&_branchSlot_T_2) | _GEN_171 | mem_7_bits_branches_7_valid
                : _GEN_171 | mem_7_bits_branches_7_valid));
      if (_GEN_377) begin
        mem_7_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_7_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_7_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_7_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_7_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_7_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_244 & (&_branchSlot_T_2)) begin
        mem_7_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_7_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_7_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_7_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_7_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_7_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_171) begin
        mem_7_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_7_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_7_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_7_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_7_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_7_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_valid <=
        ~_GEN_451
        & (_GEN_293
           | (_GEN_236 ? _GEN_245 | _GEN_87 | mem_8_valid : _GEN_87 | mem_8_valid));
      if (_GEN_293) begin
        mem_8_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_8_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_8_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_260) begin
        mem_8_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_8_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_8_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_87) begin
        mem_8_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_8_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_8_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_8_bits_flushed <=
        ~_GEN_451
        & (mem_8_valid
           & (_GEN
              & (mem_8_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_8_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_8_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_8_bits_flushed);
      mem_8_bits_branches_0_valid <=
        ~_GEN_451
        & (_GEN_378
           | (_GEN_260
                ? _GEN_268 | _GEN_172 | mem_8_bits_branches_0_valid
                : _GEN_172 | mem_8_bits_branches_0_valid));
      if (_GEN_378) begin
        mem_8_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_268) begin
        mem_8_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_172) begin
        mem_8_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_1_valid <=
        ~_GEN_451
        & (_GEN_379
           | (_GEN_260
                ? _GEN_269 | _GEN_173 | mem_8_bits_branches_1_valid
                : _GEN_173 | mem_8_bits_branches_1_valid));
      if (_GEN_379) begin
        mem_8_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_269) begin
        mem_8_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_173) begin
        mem_8_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_2_valid <=
        ~_GEN_451
        & (_GEN_380
           | (_GEN_260
                ? _GEN_270 | _GEN_174 | mem_8_bits_branches_2_valid
                : _GEN_174 | mem_8_bits_branches_2_valid));
      if (_GEN_380) begin
        mem_8_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_270) begin
        mem_8_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_174) begin
        mem_8_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_3_valid <=
        ~_GEN_451
        & (_GEN_381
           | (_GEN_260
                ? _GEN_271 | _GEN_175 | mem_8_bits_branches_3_valid
                : _GEN_175 | mem_8_bits_branches_3_valid));
      if (_GEN_381) begin
        mem_8_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_271) begin
        mem_8_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_175) begin
        mem_8_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_4_valid <=
        ~_GEN_451
        & (_GEN_382
           | (_GEN_260
                ? _GEN_272 | _GEN_176 | mem_8_bits_branches_4_valid
                : _GEN_176 | mem_8_bits_branches_4_valid));
      if (_GEN_382) begin
        mem_8_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_272) begin
        mem_8_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_176) begin
        mem_8_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_5_valid <=
        ~_GEN_451
        & (_GEN_383
           | (_GEN_260
                ? _GEN_273 | _GEN_177 | mem_8_bits_branches_5_valid
                : _GEN_177 | mem_8_bits_branches_5_valid));
      if (_GEN_383) begin
        mem_8_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_273) begin
        mem_8_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_177) begin
        mem_8_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_6_valid <=
        ~_GEN_451
        & (_GEN_384
           | (_GEN_260
                ? _GEN_274 | _GEN_178 | mem_8_bits_branches_6_valid
                : _GEN_178 | mem_8_bits_branches_6_valid));
      if (_GEN_384) begin
        mem_8_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & _GEN_274) begin
        mem_8_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_178) begin
        mem_8_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_8_bits_branches_7_valid <=
        ~_GEN_451
        & (_GEN_385
           | (_GEN_260
                ? (&_branchSlot_T_2) | _GEN_179 | mem_8_bits_branches_7_valid
                : _GEN_179 | mem_8_bits_branches_7_valid));
      if (_GEN_385) begin
        mem_8_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_8_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_8_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_8_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_8_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_8_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_245 & (&_branchSlot_T_2)) begin
        mem_8_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_8_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_8_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_8_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_8_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_8_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_179) begin
        mem_8_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_8_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_8_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_8_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_8_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_8_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_valid <=
        ~_GEN_452
        & (_GEN_295
           | (_GEN_236 ? _GEN_246 | _GEN_89 | mem_9_valid : _GEN_89 | mem_9_valid));
      if (_GEN_295) begin
        mem_9_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_9_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_9_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_261) begin
        mem_9_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_9_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_9_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_89) begin
        mem_9_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_9_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_9_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_9_bits_flushed <=
        ~_GEN_452
        & (mem_9_valid
           & (_GEN
              & (mem_9_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_9_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_9_bits_ftqIdx_value == io_bpuEnqueuePtr_value) | mem_9_bits_flushed);
      mem_9_bits_branches_0_valid <=
        ~_GEN_452
        & (_GEN_386
           | (_GEN_261
                ? _GEN_268 | _GEN_180 | mem_9_bits_branches_0_valid
                : _GEN_180 | mem_9_bits_branches_0_valid));
      if (_GEN_386) begin
        mem_9_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_268) begin
        mem_9_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_180) begin
        mem_9_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_1_valid <=
        ~_GEN_452
        & (_GEN_387
           | (_GEN_261
                ? _GEN_269 | _GEN_181 | mem_9_bits_branches_1_valid
                : _GEN_181 | mem_9_bits_branches_1_valid));
      if (_GEN_387) begin
        mem_9_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_269) begin
        mem_9_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_181) begin
        mem_9_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_2_valid <=
        ~_GEN_452
        & (_GEN_388
           | (_GEN_261
                ? _GEN_270 | _GEN_182 | mem_9_bits_branches_2_valid
                : _GEN_182 | mem_9_bits_branches_2_valid));
      if (_GEN_388) begin
        mem_9_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_270) begin
        mem_9_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_182) begin
        mem_9_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_3_valid <=
        ~_GEN_452
        & (_GEN_389
           | (_GEN_261
                ? _GEN_271 | _GEN_183 | mem_9_bits_branches_3_valid
                : _GEN_183 | mem_9_bits_branches_3_valid));
      if (_GEN_389) begin
        mem_9_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_271) begin
        mem_9_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_183) begin
        mem_9_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_4_valid <=
        ~_GEN_452
        & (_GEN_390
           | (_GEN_261
                ? _GEN_272 | _GEN_184 | mem_9_bits_branches_4_valid
                : _GEN_184 | mem_9_bits_branches_4_valid));
      if (_GEN_390) begin
        mem_9_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_272) begin
        mem_9_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_184) begin
        mem_9_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_5_valid <=
        ~_GEN_452
        & (_GEN_391
           | (_GEN_261
                ? _GEN_273 | _GEN_185 | mem_9_bits_branches_5_valid
                : _GEN_185 | mem_9_bits_branches_5_valid));
      if (_GEN_391) begin
        mem_9_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_273) begin
        mem_9_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_185) begin
        mem_9_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_6_valid <=
        ~_GEN_452
        & (_GEN_392
           | (_GEN_261
                ? _GEN_274 | _GEN_186 | mem_9_bits_branches_6_valid
                : _GEN_186 | mem_9_bits_branches_6_valid));
      if (_GEN_392) begin
        mem_9_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & _GEN_274) begin
        mem_9_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_186) begin
        mem_9_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_9_bits_branches_7_valid <=
        ~_GEN_452
        & (_GEN_393
           | (_GEN_261
                ? (&_branchSlot_T_2) | _GEN_187 | mem_9_bits_branches_7_valid
                : _GEN_187 | mem_9_bits_branches_7_valid));
      if (_GEN_393) begin
        mem_9_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_9_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_9_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_9_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_9_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_9_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_246 & (&_branchSlot_T_2)) begin
        mem_9_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_9_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_9_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_9_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_9_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_9_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_187) begin
        mem_9_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_9_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_9_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_9_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_9_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_9_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_valid <=
        ~_GEN_453
        & (_GEN_297
           | (_GEN_236 ? _GEN_247 | _GEN_91 | mem_10_valid : _GEN_91 | mem_10_valid));
      if (_GEN_297) begin
        mem_10_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_10_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_10_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_262) begin
        mem_10_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_10_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_10_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_91) begin
        mem_10_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_10_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_10_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_10_bits_flushed <=
        ~_GEN_453
        & (mem_10_valid
           & (_GEN
              & (mem_10_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_10_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_10_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_10_bits_flushed);
      mem_10_bits_branches_0_valid <=
        ~_GEN_453
        & (_GEN_394
           | (_GEN_262
                ? _GEN_268 | _GEN_188 | mem_10_bits_branches_0_valid
                : _GEN_188 | mem_10_bits_branches_0_valid));
      if (_GEN_394) begin
        mem_10_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_268) begin
        mem_10_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_188) begin
        mem_10_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_1_valid <=
        ~_GEN_453
        & (_GEN_395
           | (_GEN_262
                ? _GEN_269 | _GEN_189 | mem_10_bits_branches_1_valid
                : _GEN_189 | mem_10_bits_branches_1_valid));
      if (_GEN_395) begin
        mem_10_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_269) begin
        mem_10_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_189) begin
        mem_10_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_2_valid <=
        ~_GEN_453
        & (_GEN_396
           | (_GEN_262
                ? _GEN_270 | _GEN_190 | mem_10_bits_branches_2_valid
                : _GEN_190 | mem_10_bits_branches_2_valid));
      if (_GEN_396) begin
        mem_10_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_270) begin
        mem_10_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_190) begin
        mem_10_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_3_valid <=
        ~_GEN_453
        & (_GEN_397
           | (_GEN_262
                ? _GEN_271 | _GEN_191 | mem_10_bits_branches_3_valid
                : _GEN_191 | mem_10_bits_branches_3_valid));
      if (_GEN_397) begin
        mem_10_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_271) begin
        mem_10_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_191) begin
        mem_10_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_4_valid <=
        ~_GEN_453
        & (_GEN_398
           | (_GEN_262
                ? _GEN_272 | _GEN_192 | mem_10_bits_branches_4_valid
                : _GEN_192 | mem_10_bits_branches_4_valid));
      if (_GEN_398) begin
        mem_10_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_272) begin
        mem_10_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_192) begin
        mem_10_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_5_valid <=
        ~_GEN_453
        & (_GEN_399
           | (_GEN_262
                ? _GEN_273 | _GEN_193 | mem_10_bits_branches_5_valid
                : _GEN_193 | mem_10_bits_branches_5_valid));
      if (_GEN_399) begin
        mem_10_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_273) begin
        mem_10_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_193) begin
        mem_10_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_6_valid <=
        ~_GEN_453
        & (_GEN_400
           | (_GEN_262
                ? _GEN_274 | _GEN_194 | mem_10_bits_branches_6_valid
                : _GEN_194 | mem_10_bits_branches_6_valid));
      if (_GEN_400) begin
        mem_10_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & _GEN_274) begin
        mem_10_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_194) begin
        mem_10_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_10_bits_branches_7_valid <=
        ~_GEN_453
        & (_GEN_401
           | (_GEN_262
                ? (&_branchSlot_T_2) | _GEN_195 | mem_10_bits_branches_7_valid
                : _GEN_195 | mem_10_bits_branches_7_valid));
      if (_GEN_401) begin
        mem_10_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_10_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_10_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_10_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_10_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_10_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_247 & (&_branchSlot_T_2)) begin
        mem_10_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_10_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_10_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_10_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_10_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_10_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_195) begin
        mem_10_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_10_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_10_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_10_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_10_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_10_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_valid <=
        ~_GEN_454
        & (_GEN_299
           | (_GEN_236 ? _GEN_248 | _GEN_93 | mem_11_valid : _GEN_93 | mem_11_valid));
      if (_GEN_299) begin
        mem_11_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_11_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_11_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_263) begin
        mem_11_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_11_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_11_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_93) begin
        mem_11_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_11_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_11_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_11_bits_flushed <=
        ~_GEN_454
        & (mem_11_valid
           & (_GEN
              & (mem_11_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_11_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_11_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_11_bits_flushed);
      mem_11_bits_branches_0_valid <=
        ~_GEN_454
        & (_GEN_402
           | (_GEN_263
                ? _GEN_268 | _GEN_196 | mem_11_bits_branches_0_valid
                : _GEN_196 | mem_11_bits_branches_0_valid));
      if (_GEN_402) begin
        mem_11_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_268) begin
        mem_11_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_196) begin
        mem_11_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_1_valid <=
        ~_GEN_454
        & (_GEN_403
           | (_GEN_263
                ? _GEN_269 | _GEN_197 | mem_11_bits_branches_1_valid
                : _GEN_197 | mem_11_bits_branches_1_valid));
      if (_GEN_403) begin
        mem_11_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_269) begin
        mem_11_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_197) begin
        mem_11_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_2_valid <=
        ~_GEN_454
        & (_GEN_404
           | (_GEN_263
                ? _GEN_270 | _GEN_198 | mem_11_bits_branches_2_valid
                : _GEN_198 | mem_11_bits_branches_2_valid));
      if (_GEN_404) begin
        mem_11_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_270) begin
        mem_11_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_198) begin
        mem_11_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_3_valid <=
        ~_GEN_454
        & (_GEN_405
           | (_GEN_263
                ? _GEN_271 | _GEN_199 | mem_11_bits_branches_3_valid
                : _GEN_199 | mem_11_bits_branches_3_valid));
      if (_GEN_405) begin
        mem_11_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_271) begin
        mem_11_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_199) begin
        mem_11_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_4_valid <=
        ~_GEN_454
        & (_GEN_406
           | (_GEN_263
                ? _GEN_272 | _GEN_200 | mem_11_bits_branches_4_valid
                : _GEN_200 | mem_11_bits_branches_4_valid));
      if (_GEN_406) begin
        mem_11_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_272) begin
        mem_11_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_200) begin
        mem_11_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_5_valid <=
        ~_GEN_454
        & (_GEN_407
           | (_GEN_263
                ? _GEN_273 | _GEN_201 | mem_11_bits_branches_5_valid
                : _GEN_201 | mem_11_bits_branches_5_valid));
      if (_GEN_407) begin
        mem_11_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_273) begin
        mem_11_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_201) begin
        mem_11_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_6_valid <=
        ~_GEN_454
        & (_GEN_408
           | (_GEN_263
                ? _GEN_274 | _GEN_202 | mem_11_bits_branches_6_valid
                : _GEN_202 | mem_11_bits_branches_6_valid));
      if (_GEN_408) begin
        mem_11_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & _GEN_274) begin
        mem_11_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_202) begin
        mem_11_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_11_bits_branches_7_valid <=
        ~_GEN_454
        & (_GEN_409
           | (_GEN_263
                ? (&_branchSlot_T_2) | _GEN_203 | mem_11_bits_branches_7_valid
                : _GEN_203 | mem_11_bits_branches_7_valid));
      if (_GEN_409) begin
        mem_11_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_11_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_11_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_11_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_11_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_11_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_248 & (&_branchSlot_T_2)) begin
        mem_11_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_11_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_11_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_11_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_11_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_11_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_203) begin
        mem_11_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_11_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_11_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_11_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_11_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_11_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_valid <=
        ~_GEN_455
        & (_GEN_301
           | (_GEN_236 ? _GEN_249 | _GEN_95 | mem_12_valid : _GEN_95 | mem_12_valid));
      if (_GEN_301) begin
        mem_12_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_12_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_12_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_264) begin
        mem_12_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_12_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_12_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_95) begin
        mem_12_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_12_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_12_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_12_bits_flushed <=
        ~_GEN_455
        & (mem_12_valid
           & (_GEN
              & (mem_12_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_12_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_12_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_12_bits_flushed);
      mem_12_bits_branches_0_valid <=
        ~_GEN_455
        & (_GEN_410
           | (_GEN_264
                ? _GEN_268 | _GEN_204 | mem_12_bits_branches_0_valid
                : _GEN_204 | mem_12_bits_branches_0_valid));
      if (_GEN_410) begin
        mem_12_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_268) begin
        mem_12_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_204) begin
        mem_12_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_1_valid <=
        ~_GEN_455
        & (_GEN_411
           | (_GEN_264
                ? _GEN_269 | _GEN_205 | mem_12_bits_branches_1_valid
                : _GEN_205 | mem_12_bits_branches_1_valid));
      if (_GEN_411) begin
        mem_12_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_269) begin
        mem_12_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_205) begin
        mem_12_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_2_valid <=
        ~_GEN_455
        & (_GEN_412
           | (_GEN_264
                ? _GEN_270 | _GEN_206 | mem_12_bits_branches_2_valid
                : _GEN_206 | mem_12_bits_branches_2_valid));
      if (_GEN_412) begin
        mem_12_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_270) begin
        mem_12_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_206) begin
        mem_12_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_3_valid <=
        ~_GEN_455
        & (_GEN_413
           | (_GEN_264
                ? _GEN_271 | _GEN_207 | mem_12_bits_branches_3_valid
                : _GEN_207 | mem_12_bits_branches_3_valid));
      if (_GEN_413) begin
        mem_12_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_271) begin
        mem_12_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_207) begin
        mem_12_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_4_valid <=
        ~_GEN_455
        & (_GEN_414
           | (_GEN_264
                ? _GEN_272 | _GEN_208 | mem_12_bits_branches_4_valid
                : _GEN_208 | mem_12_bits_branches_4_valid));
      if (_GEN_414) begin
        mem_12_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_272) begin
        mem_12_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_208) begin
        mem_12_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_5_valid <=
        ~_GEN_455
        & (_GEN_415
           | (_GEN_264
                ? _GEN_273 | _GEN_209 | mem_12_bits_branches_5_valid
                : _GEN_209 | mem_12_bits_branches_5_valid));
      if (_GEN_415) begin
        mem_12_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_273) begin
        mem_12_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_209) begin
        mem_12_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_6_valid <=
        ~_GEN_455
        & (_GEN_416
           | (_GEN_264
                ? _GEN_274 | _GEN_210 | mem_12_bits_branches_6_valid
                : _GEN_210 | mem_12_bits_branches_6_valid));
      if (_GEN_416) begin
        mem_12_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & _GEN_274) begin
        mem_12_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_210) begin
        mem_12_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_12_bits_branches_7_valid <=
        ~_GEN_455
        & (_GEN_417
           | (_GEN_264
                ? (&_branchSlot_T_2) | _GEN_211 | mem_12_bits_branches_7_valid
                : _GEN_211 | mem_12_bits_branches_7_valid));
      if (_GEN_417) begin
        mem_12_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_12_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_12_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_12_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_12_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_12_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_249 & (&_branchSlot_T_2)) begin
        mem_12_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_12_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_12_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_12_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_12_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_12_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_211) begin
        mem_12_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_12_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_12_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_12_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_12_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_12_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_valid <=
        ~_GEN_456
        & (_GEN_303
           | (_GEN_236 ? _GEN_250 | _GEN_97 | mem_13_valid : _GEN_97 | mem_13_valid));
      if (_GEN_303) begin
        mem_13_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_13_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_13_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_265) begin
        mem_13_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_13_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_13_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_97) begin
        mem_13_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_13_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_13_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_13_bits_flushed <=
        ~_GEN_456
        & (mem_13_valid
           & (_GEN
              & (mem_13_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_13_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_13_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_13_bits_flushed);
      mem_13_bits_branches_0_valid <=
        ~_GEN_456
        & (_GEN_418
           | (_GEN_265
                ? _GEN_268 | _GEN_212 | mem_13_bits_branches_0_valid
                : _GEN_212 | mem_13_bits_branches_0_valid));
      if (_GEN_418) begin
        mem_13_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_268) begin
        mem_13_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_212) begin
        mem_13_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_1_valid <=
        ~_GEN_456
        & (_GEN_419
           | (_GEN_265
                ? _GEN_269 | _GEN_213 | mem_13_bits_branches_1_valid
                : _GEN_213 | mem_13_bits_branches_1_valid));
      if (_GEN_419) begin
        mem_13_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_269) begin
        mem_13_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_213) begin
        mem_13_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_2_valid <=
        ~_GEN_456
        & (_GEN_420
           | (_GEN_265
                ? _GEN_270 | _GEN_214 | mem_13_bits_branches_2_valid
                : _GEN_214 | mem_13_bits_branches_2_valid));
      if (_GEN_420) begin
        mem_13_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_270) begin
        mem_13_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_214) begin
        mem_13_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_3_valid <=
        ~_GEN_456
        & (_GEN_421
           | (_GEN_265
                ? _GEN_271 | _GEN_215 | mem_13_bits_branches_3_valid
                : _GEN_215 | mem_13_bits_branches_3_valid));
      if (_GEN_421) begin
        mem_13_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_271) begin
        mem_13_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_215) begin
        mem_13_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_4_valid <=
        ~_GEN_456
        & (_GEN_422
           | (_GEN_265
                ? _GEN_272 | _GEN_216 | mem_13_bits_branches_4_valid
                : _GEN_216 | mem_13_bits_branches_4_valid));
      if (_GEN_422) begin
        mem_13_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_272) begin
        mem_13_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_216) begin
        mem_13_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_5_valid <=
        ~_GEN_456
        & (_GEN_423
           | (_GEN_265
                ? _GEN_273 | _GEN_217 | mem_13_bits_branches_5_valid
                : _GEN_217 | mem_13_bits_branches_5_valid));
      if (_GEN_423) begin
        mem_13_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_273) begin
        mem_13_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_217) begin
        mem_13_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_6_valid <=
        ~_GEN_456
        & (_GEN_424
           | (_GEN_265
                ? _GEN_274 | _GEN_218 | mem_13_bits_branches_6_valid
                : _GEN_218 | mem_13_bits_branches_6_valid));
      if (_GEN_424) begin
        mem_13_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & _GEN_274) begin
        mem_13_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_218) begin
        mem_13_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_13_bits_branches_7_valid <=
        ~_GEN_456
        & (_GEN_425
           | (_GEN_265
                ? (&_branchSlot_T_2) | _GEN_219 | mem_13_bits_branches_7_valid
                : _GEN_219 | mem_13_bits_branches_7_valid));
      if (_GEN_425) begin
        mem_13_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_13_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_13_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_13_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_13_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_13_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_250 & (&_branchSlot_T_2)) begin
        mem_13_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_13_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_13_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_13_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_13_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_13_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_219) begin
        mem_13_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_13_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_13_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_13_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_13_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_13_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_valid <=
        ~_GEN_457
        & (_GEN_305
           | (_GEN_236 ? _GEN_251 | _GEN_99 | mem_14_valid : _GEN_99 | mem_14_valid));
      if (_GEN_305) begin
        mem_14_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_14_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_14_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_266) begin
        mem_14_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_14_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_14_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_99) begin
        mem_14_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_14_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_14_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_14_bits_flushed <=
        ~_GEN_457
        & (mem_14_valid
           & (_GEN
              & (mem_14_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_14_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_14_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_14_bits_flushed);
      mem_14_bits_branches_0_valid <=
        ~_GEN_457
        & (_GEN_426
           | (_GEN_266
                ? _GEN_268 | _GEN_220 | mem_14_bits_branches_0_valid
                : _GEN_220 | mem_14_bits_branches_0_valid));
      if (_GEN_426) begin
        mem_14_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_268) begin
        mem_14_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_220) begin
        mem_14_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_1_valid <=
        ~_GEN_457
        & (_GEN_427
           | (_GEN_266
                ? _GEN_269 | _GEN_221 | mem_14_bits_branches_1_valid
                : _GEN_221 | mem_14_bits_branches_1_valid));
      if (_GEN_427) begin
        mem_14_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_269) begin
        mem_14_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_221) begin
        mem_14_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_2_valid <=
        ~_GEN_457
        & (_GEN_428
           | (_GEN_266
                ? _GEN_270 | _GEN_222 | mem_14_bits_branches_2_valid
                : _GEN_222 | mem_14_bits_branches_2_valid));
      if (_GEN_428) begin
        mem_14_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_270) begin
        mem_14_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_222) begin
        mem_14_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_3_valid <=
        ~_GEN_457
        & (_GEN_429
           | (_GEN_266
                ? _GEN_271 | _GEN_223 | mem_14_bits_branches_3_valid
                : _GEN_223 | mem_14_bits_branches_3_valid));
      if (_GEN_429) begin
        mem_14_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_271) begin
        mem_14_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_223) begin
        mem_14_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_4_valid <=
        ~_GEN_457
        & (_GEN_430
           | (_GEN_266
                ? _GEN_272 | _GEN_224 | mem_14_bits_branches_4_valid
                : _GEN_224 | mem_14_bits_branches_4_valid));
      if (_GEN_430) begin
        mem_14_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_272) begin
        mem_14_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_224) begin
        mem_14_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_5_valid <=
        ~_GEN_457
        & (_GEN_431
           | (_GEN_266
                ? _GEN_273 | _GEN_225 | mem_14_bits_branches_5_valid
                : _GEN_225 | mem_14_bits_branches_5_valid));
      if (_GEN_431) begin
        mem_14_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_273) begin
        mem_14_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_225) begin
        mem_14_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_6_valid <=
        ~_GEN_457
        & (_GEN_432
           | (_GEN_266
                ? _GEN_274 | _GEN_226 | mem_14_bits_branches_6_valid
                : _GEN_226 | mem_14_bits_branches_6_valid));
      if (_GEN_432) begin
        mem_14_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & _GEN_274) begin
        mem_14_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_226) begin
        mem_14_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_14_bits_branches_7_valid <=
        ~_GEN_457
        & (_GEN_433
           | (_GEN_266
                ? (&_branchSlot_T_2) | _GEN_227 | mem_14_bits_branches_7_valid
                : _GEN_227 | mem_14_bits_branches_7_valid));
      if (_GEN_433) begin
        mem_14_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_14_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_14_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_14_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_14_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_14_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & _GEN_251 & (&_branchSlot_T_2)) begin
        mem_14_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_14_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_14_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_14_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_14_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_14_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_227) begin
        mem_14_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_14_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_14_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_14_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_14_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_14_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_valid <=
        ~_GEN_458
        & (_GEN_306
           | (_GEN_236
                ? (&enqIndex_1) | _GEN_100 | mem_15_valid
                : _GEN_100 | mem_15_valid));
      if (_GEN_306) begin
        mem_15_bits_ftqIdx_flag <= io_backendResolve_2_bits_ftqIdx_flag;
        mem_15_bits_ftqIdx_value <= io_backendResolve_2_bits_ftqIdx_value;
        mem_15_bits_startPc_addr <= io_backendResolve_2_bits_pc_addr;
      end
      else if (_GEN_267) begin
        mem_15_bits_ftqIdx_flag <= io_backendResolve_1_bits_ftqIdx_flag;
        mem_15_bits_ftqIdx_value <= io_backendResolve_1_bits_ftqIdx_value;
        mem_15_bits_startPc_addr <= io_backendResolve_1_bits_pc_addr;
      end
      else if (_GEN_100) begin
        mem_15_bits_ftqIdx_flag <= io_backendResolve_0_bits_ftqIdx_flag;
        mem_15_bits_ftqIdx_value <= io_backendResolve_0_bits_ftqIdx_value;
        mem_15_bits_startPc_addr <= io_backendResolve_0_bits_pc_addr;
      end
      mem_15_bits_flushed <=
        ~_GEN_458
        & (mem_15_valid
           & (_GEN
              & (mem_15_bits_ftqIdx_flag ^ backendRedirectPtr_flag
                 ^ mem_15_bits_ftqIdx_value > backendRedirectPtr_value) | io_bpuEnqueue
              & mem_15_bits_ftqIdx_value == io_bpuEnqueuePtr_value)
           | mem_15_bits_flushed);
      mem_15_bits_branches_0_valid <=
        ~_GEN_458
        & (_GEN_434
           | (_GEN_267
                ? _GEN_268 | _GEN_228 | mem_15_bits_branches_0_valid
                : _GEN_228 | mem_15_bits_branches_0_valid));
      if (_GEN_434) begin
        mem_15_bits_branches_0_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_0_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_0_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_268) begin
        mem_15_bits_branches_0_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_0_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_0_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_228) begin
        mem_15_bits_branches_0_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_0_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_0_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_0_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_0_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_0_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_1_valid <=
        ~_GEN_458
        & (_GEN_435
           | (_GEN_267
                ? _GEN_269 | _GEN_229 | mem_15_bits_branches_1_valid
                : _GEN_229 | mem_15_bits_branches_1_valid));
      if (_GEN_435) begin
        mem_15_bits_branches_1_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_1_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_1_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_269) begin
        mem_15_bits_branches_1_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_1_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_1_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_229) begin
        mem_15_bits_branches_1_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_1_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_1_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_1_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_1_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_1_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_2_valid <=
        ~_GEN_458
        & (_GEN_436
           | (_GEN_267
                ? _GEN_270 | _GEN_230 | mem_15_bits_branches_2_valid
                : _GEN_230 | mem_15_bits_branches_2_valid));
      if (_GEN_436) begin
        mem_15_bits_branches_2_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_2_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_2_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_270) begin
        mem_15_bits_branches_2_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_2_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_2_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_230) begin
        mem_15_bits_branches_2_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_2_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_2_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_2_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_2_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_2_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_3_valid <=
        ~_GEN_458
        & (_GEN_437
           | (_GEN_267
                ? _GEN_271 | _GEN_231 | mem_15_bits_branches_3_valid
                : _GEN_231 | mem_15_bits_branches_3_valid));
      if (_GEN_437) begin
        mem_15_bits_branches_3_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_3_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_3_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_271) begin
        mem_15_bits_branches_3_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_3_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_3_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_231) begin
        mem_15_bits_branches_3_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_3_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_3_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_3_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_3_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_3_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_4_valid <=
        ~_GEN_458
        & (_GEN_438
           | (_GEN_267
                ? _GEN_272 | _GEN_232 | mem_15_bits_branches_4_valid
                : _GEN_232 | mem_15_bits_branches_4_valid));
      if (_GEN_438) begin
        mem_15_bits_branches_4_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_4_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_4_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_272) begin
        mem_15_bits_branches_4_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_4_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_4_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_232) begin
        mem_15_bits_branches_4_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_4_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_4_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_4_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_4_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_4_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_5_valid <=
        ~_GEN_458
        & (_GEN_439
           | (_GEN_267
                ? _GEN_273 | _GEN_233 | mem_15_bits_branches_5_valid
                : _GEN_233 | mem_15_bits_branches_5_valid));
      if (_GEN_439) begin
        mem_15_bits_branches_5_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_5_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_5_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_273) begin
        mem_15_bits_branches_5_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_5_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_5_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_233) begin
        mem_15_bits_branches_5_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_5_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_5_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_5_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_5_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_5_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_6_valid <=
        ~_GEN_458
        & (_GEN_440
           | (_GEN_267
                ? _GEN_274 | _GEN_234 | mem_15_bits_branches_6_valid
                : _GEN_234 | mem_15_bits_branches_6_valid));
      if (_GEN_440) begin
        mem_15_bits_branches_6_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_6_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_6_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & _GEN_274) begin
        mem_15_bits_branches_6_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_6_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_6_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_234) begin
        mem_15_bits_branches_6_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_6_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_6_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_6_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_6_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_6_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      mem_15_bits_branches_7_valid <=
        ~_GEN_458
        & (_GEN_441
           | (_GEN_267
                ? (&_branchSlot_T_2) | _GEN_235 | mem_15_bits_branches_7_valid
                : _GEN_235 | mem_15_bits_branches_7_valid));
      if (_GEN_441) begin
        mem_15_bits_branches_7_bits_target_addr <= io_backendResolve_2_bits_target_addr;
        mem_15_bits_branches_7_bits_taken <= io_backendResolve_2_bits_taken;
        mem_15_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_2;
        mem_15_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_2_bits_attribute_branchType;
        mem_15_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_2_bits_attribute_rasAction;
        mem_15_bits_branches_7_bits_mispredict <= io_backendResolve_2_bits_mispredict;
      end
      else if (_GEN_236 & (&enqIndex_1) & (&_branchSlot_T_2)) begin
        mem_15_bits_branches_7_bits_target_addr <= io_backendResolve_1_bits_target_addr;
        mem_15_bits_branches_7_bits_taken <= io_backendResolve_1_bits_taken;
        mem_15_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition_1;
        mem_15_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_1_bits_attribute_branchType;
        mem_15_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_1_bits_attribute_rasAction;
        mem_15_bits_branches_7_bits_mispredict <= io_backendResolve_1_bits_mispredict;
      end
      else if (_GEN_235) begin
        mem_15_bits_branches_7_bits_target_addr <= io_backendResolve_0_bits_target_addr;
        mem_15_bits_branches_7_bits_taken <= io_backendResolve_0_bits_taken;
        mem_15_bits_branches_7_bits_cfiPosition <=
          mem_bits_branches_bits_cfiPosition_fullPosition;
        mem_15_bits_branches_7_bits_attribute_branchType <=
          io_backendResolve_0_bits_attribute_branchType;
        mem_15_bits_branches_7_bits_attribute_rasAction <=
          io_backendResolve_0_bits_attribute_rasAction;
        mem_15_bits_branches_7_bits_mispredict <= io_backendResolve_0_bits_mispredict;
      end
      if (_GEN_68) begin
        enqPtr_flag <= _enqPtr_new_ptr_T_1[4];
        enqPtr_value <= _enqPtr_new_ptr_T_1[3:0];
      end
      if (_GEN_442) begin
        deqPtr_flag <= _deqPtr_new_ptr_T_1[4];
        deqPtr_value <= _deqPtr_new_ptr_T_1[3:0];
      end
      if (io_backendRedirect) begin
        backendRedirectPtr_r_flag <= io_backendRedirectPtr_flag;
        backendRedirectPtr_r_value <= io_backendRedirectPtr_value;
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    REG <= io_backendRedirect;
    REG_1 <= REG;
    REG_2 <= REG_1;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:473];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h1DA; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        mem_0_valid = _RANDOM[9'h0][0];
        mem_0_bits_ftqIdx_flag = _RANDOM[9'h0][1];
        mem_0_bits_ftqIdx_value = _RANDOM[9'h0][7:2];
        mem_0_bits_flushed = _RANDOM[9'h0][8];
        mem_0_bits_startPc_addr = {_RANDOM[9'h0][31:9], _RANDOM[9'h1][25:0]};
        mem_0_bits_branches_0_valid = _RANDOM[9'h1][26];
        mem_0_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h1][31:27], _RANDOM[9'h2], _RANDOM[9'h3][11:0]};
        mem_0_bits_branches_0_bits_taken = _RANDOM[9'h3][12];
        mem_0_bits_branches_0_bits_cfiPosition = _RANDOM[9'h3][17:13];
        mem_0_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h3][19:18];
        mem_0_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h3][21:20];
        mem_0_bits_branches_0_bits_mispredict = _RANDOM[9'h3][22];
        mem_0_bits_branches_1_valid = _RANDOM[9'h5][9];
        mem_0_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h5][31:10], _RANDOM[9'h6][26:0]};
        mem_0_bits_branches_1_bits_taken = _RANDOM[9'h6][27];
        mem_0_bits_branches_1_bits_cfiPosition = {_RANDOM[9'h6][31:28], _RANDOM[9'h7][0]};
        mem_0_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h7][2:1];
        mem_0_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h7][4:3];
        mem_0_bits_branches_1_bits_mispredict = _RANDOM[9'h7][5];
        mem_0_bits_branches_2_valid = _RANDOM[9'h8][24];
        mem_0_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h8][31:25], _RANDOM[9'h9], _RANDOM[9'hA][9:0]};
        mem_0_bits_branches_2_bits_taken = _RANDOM[9'hA][10];
        mem_0_bits_branches_2_bits_cfiPosition = _RANDOM[9'hA][15:11];
        mem_0_bits_branches_2_bits_attribute_branchType = _RANDOM[9'hA][17:16];
        mem_0_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'hA][19:18];
        mem_0_bits_branches_2_bits_mispredict = _RANDOM[9'hA][20];
        mem_0_bits_branches_3_valid = _RANDOM[9'hC][7];
        mem_0_bits_branches_3_bits_target_addr =
          {_RANDOM[9'hC][31:8], _RANDOM[9'hD][24:0]};
        mem_0_bits_branches_3_bits_taken = _RANDOM[9'hD][25];
        mem_0_bits_branches_3_bits_cfiPosition = _RANDOM[9'hD][30:26];
        mem_0_bits_branches_3_bits_attribute_branchType =
          {_RANDOM[9'hD][31], _RANDOM[9'hE][0]};
        mem_0_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'hE][2:1];
        mem_0_bits_branches_3_bits_mispredict = _RANDOM[9'hE][3];
        mem_0_bits_branches_4_valid = _RANDOM[9'hF][22];
        mem_0_bits_branches_4_bits_target_addr =
          {_RANDOM[9'hF][31:23], _RANDOM[9'h10], _RANDOM[9'h11][7:0]};
        mem_0_bits_branches_4_bits_taken = _RANDOM[9'h11][8];
        mem_0_bits_branches_4_bits_cfiPosition = _RANDOM[9'h11][13:9];
        mem_0_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h11][15:14];
        mem_0_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h11][17:16];
        mem_0_bits_branches_4_bits_mispredict = _RANDOM[9'h11][18];
        mem_0_bits_branches_5_valid = _RANDOM[9'h13][5];
        mem_0_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h13][31:6], _RANDOM[9'h14][22:0]};
        mem_0_bits_branches_5_bits_taken = _RANDOM[9'h14][23];
        mem_0_bits_branches_5_bits_cfiPosition = _RANDOM[9'h14][28:24];
        mem_0_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h14][30:29];
        mem_0_bits_branches_5_bits_attribute_rasAction =
          {_RANDOM[9'h14][31], _RANDOM[9'h15][0]};
        mem_0_bits_branches_5_bits_mispredict = _RANDOM[9'h15][1];
        mem_0_bits_branches_6_valid = _RANDOM[9'h16][20];
        mem_0_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h16][31:21], _RANDOM[9'h17], _RANDOM[9'h18][5:0]};
        mem_0_bits_branches_6_bits_taken = _RANDOM[9'h18][6];
        mem_0_bits_branches_6_bits_cfiPosition = _RANDOM[9'h18][11:7];
        mem_0_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h18][13:12];
        mem_0_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h18][15:14];
        mem_0_bits_branches_6_bits_mispredict = _RANDOM[9'h18][16];
        mem_0_bits_branches_7_valid = _RANDOM[9'h1A][3];
        mem_0_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h1A][31:4], _RANDOM[9'h1B][20:0]};
        mem_0_bits_branches_7_bits_taken = _RANDOM[9'h1B][21];
        mem_0_bits_branches_7_bits_cfiPosition = _RANDOM[9'h1B][26:22];
        mem_0_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h1B][28:27];
        mem_0_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h1B][30:29];
        mem_0_bits_branches_7_bits_mispredict = _RANDOM[9'h1B][31];
        mem_1_valid = _RANDOM[9'h1D][18];
        mem_1_bits_ftqIdx_flag = _RANDOM[9'h1D][19];
        mem_1_bits_ftqIdx_value = _RANDOM[9'h1D][25:20];
        mem_1_bits_flushed = _RANDOM[9'h1D][26];
        mem_1_bits_startPc_addr =
          {_RANDOM[9'h1D][31:27], _RANDOM[9'h1E], _RANDOM[9'h1F][11:0]};
        mem_1_bits_branches_0_valid = _RANDOM[9'h1F][12];
        mem_1_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h1F][31:13], _RANDOM[9'h20][29:0]};
        mem_1_bits_branches_0_bits_taken = _RANDOM[9'h20][30];
        mem_1_bits_branches_0_bits_cfiPosition =
          {_RANDOM[9'h20][31], _RANDOM[9'h21][3:0]};
        mem_1_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h21][5:4];
        mem_1_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h21][7:6];
        mem_1_bits_branches_0_bits_mispredict = _RANDOM[9'h21][8];
        mem_1_bits_branches_1_valid = _RANDOM[9'h22][27];
        mem_1_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h22][31:28], _RANDOM[9'h23], _RANDOM[9'h24][12:0]};
        mem_1_bits_branches_1_bits_taken = _RANDOM[9'h24][13];
        mem_1_bits_branches_1_bits_cfiPosition = _RANDOM[9'h24][18:14];
        mem_1_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h24][20:19];
        mem_1_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h24][22:21];
        mem_1_bits_branches_1_bits_mispredict = _RANDOM[9'h24][23];
        mem_1_bits_branches_2_valid = _RANDOM[9'h26][10];
        mem_1_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h26][31:11], _RANDOM[9'h27][27:0]};
        mem_1_bits_branches_2_bits_taken = _RANDOM[9'h27][28];
        mem_1_bits_branches_2_bits_cfiPosition =
          {_RANDOM[9'h27][31:29], _RANDOM[9'h28][1:0]};
        mem_1_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h28][3:2];
        mem_1_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h28][5:4];
        mem_1_bits_branches_2_bits_mispredict = _RANDOM[9'h28][6];
        mem_1_bits_branches_3_valid = _RANDOM[9'h29][25];
        mem_1_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h29][31:26], _RANDOM[9'h2A], _RANDOM[9'h2B][10:0]};
        mem_1_bits_branches_3_bits_taken = _RANDOM[9'h2B][11];
        mem_1_bits_branches_3_bits_cfiPosition = _RANDOM[9'h2B][16:12];
        mem_1_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h2B][18:17];
        mem_1_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h2B][20:19];
        mem_1_bits_branches_3_bits_mispredict = _RANDOM[9'h2B][21];
        mem_1_bits_branches_4_valid = _RANDOM[9'h2D][8];
        mem_1_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h2D][31:9], _RANDOM[9'h2E][25:0]};
        mem_1_bits_branches_4_bits_taken = _RANDOM[9'h2E][26];
        mem_1_bits_branches_4_bits_cfiPosition = _RANDOM[9'h2E][31:27];
        mem_1_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h2F][1:0];
        mem_1_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h2F][3:2];
        mem_1_bits_branches_4_bits_mispredict = _RANDOM[9'h2F][4];
        mem_1_bits_branches_5_valid = _RANDOM[9'h30][23];
        mem_1_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h30][31:24], _RANDOM[9'h31], _RANDOM[9'h32][8:0]};
        mem_1_bits_branches_5_bits_taken = _RANDOM[9'h32][9];
        mem_1_bits_branches_5_bits_cfiPosition = _RANDOM[9'h32][14:10];
        mem_1_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h32][16:15];
        mem_1_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h32][18:17];
        mem_1_bits_branches_5_bits_mispredict = _RANDOM[9'h32][19];
        mem_1_bits_branches_6_valid = _RANDOM[9'h34][6];
        mem_1_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h34][31:7], _RANDOM[9'h35][23:0]};
        mem_1_bits_branches_6_bits_taken = _RANDOM[9'h35][24];
        mem_1_bits_branches_6_bits_cfiPosition = _RANDOM[9'h35][29:25];
        mem_1_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h35][31:30];
        mem_1_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h36][1:0];
        mem_1_bits_branches_6_bits_mispredict = _RANDOM[9'h36][2];
        mem_1_bits_branches_7_valid = _RANDOM[9'h37][21];
        mem_1_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h37][31:22], _RANDOM[9'h38], _RANDOM[9'h39][6:0]};
        mem_1_bits_branches_7_bits_taken = _RANDOM[9'h39][7];
        mem_1_bits_branches_7_bits_cfiPosition = _RANDOM[9'h39][12:8];
        mem_1_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h39][14:13];
        mem_1_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h39][16:15];
        mem_1_bits_branches_7_bits_mispredict = _RANDOM[9'h39][17];
        mem_2_valid = _RANDOM[9'h3B][4];
        mem_2_bits_ftqIdx_flag = _RANDOM[9'h3B][5];
        mem_2_bits_ftqIdx_value = _RANDOM[9'h3B][11:6];
        mem_2_bits_flushed = _RANDOM[9'h3B][12];
        mem_2_bits_startPc_addr = {_RANDOM[9'h3B][31:13], _RANDOM[9'h3C][29:0]};
        mem_2_bits_branches_0_valid = _RANDOM[9'h3C][30];
        mem_2_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h3C][31], _RANDOM[9'h3D], _RANDOM[9'h3E][15:0]};
        mem_2_bits_branches_0_bits_taken = _RANDOM[9'h3E][16];
        mem_2_bits_branches_0_bits_cfiPosition = _RANDOM[9'h3E][21:17];
        mem_2_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h3E][23:22];
        mem_2_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h3E][25:24];
        mem_2_bits_branches_0_bits_mispredict = _RANDOM[9'h3E][26];
        mem_2_bits_branches_1_valid = _RANDOM[9'h40][13];
        mem_2_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h40][31:14], _RANDOM[9'h41][30:0]};
        mem_2_bits_branches_1_bits_taken = _RANDOM[9'h41][31];
        mem_2_bits_branches_1_bits_cfiPosition = _RANDOM[9'h42][4:0];
        mem_2_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h42][6:5];
        mem_2_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h42][8:7];
        mem_2_bits_branches_1_bits_mispredict = _RANDOM[9'h42][9];
        mem_2_bits_branches_2_valid = _RANDOM[9'h43][28];
        mem_2_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h43][31:29], _RANDOM[9'h44], _RANDOM[9'h45][13:0]};
        mem_2_bits_branches_2_bits_taken = _RANDOM[9'h45][14];
        mem_2_bits_branches_2_bits_cfiPosition = _RANDOM[9'h45][19:15];
        mem_2_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h45][21:20];
        mem_2_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h45][23:22];
        mem_2_bits_branches_2_bits_mispredict = _RANDOM[9'h45][24];
        mem_2_bits_branches_3_valid = _RANDOM[9'h47][11];
        mem_2_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h47][31:12], _RANDOM[9'h48][28:0]};
        mem_2_bits_branches_3_bits_taken = _RANDOM[9'h48][29];
        mem_2_bits_branches_3_bits_cfiPosition =
          {_RANDOM[9'h48][31:30], _RANDOM[9'h49][2:0]};
        mem_2_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h49][4:3];
        mem_2_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h49][6:5];
        mem_2_bits_branches_3_bits_mispredict = _RANDOM[9'h49][7];
        mem_2_bits_branches_4_valid = _RANDOM[9'h4A][26];
        mem_2_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h4A][31:27], _RANDOM[9'h4B], _RANDOM[9'h4C][11:0]};
        mem_2_bits_branches_4_bits_taken = _RANDOM[9'h4C][12];
        mem_2_bits_branches_4_bits_cfiPosition = _RANDOM[9'h4C][17:13];
        mem_2_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h4C][19:18];
        mem_2_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h4C][21:20];
        mem_2_bits_branches_4_bits_mispredict = _RANDOM[9'h4C][22];
        mem_2_bits_branches_5_valid = _RANDOM[9'h4E][9];
        mem_2_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h4E][31:10], _RANDOM[9'h4F][26:0]};
        mem_2_bits_branches_5_bits_taken = _RANDOM[9'h4F][27];
        mem_2_bits_branches_5_bits_cfiPosition =
          {_RANDOM[9'h4F][31:28], _RANDOM[9'h50][0]};
        mem_2_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h50][2:1];
        mem_2_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h50][4:3];
        mem_2_bits_branches_5_bits_mispredict = _RANDOM[9'h50][5];
        mem_2_bits_branches_6_valid = _RANDOM[9'h51][24];
        mem_2_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h51][31:25], _RANDOM[9'h52], _RANDOM[9'h53][9:0]};
        mem_2_bits_branches_6_bits_taken = _RANDOM[9'h53][10];
        mem_2_bits_branches_6_bits_cfiPosition = _RANDOM[9'h53][15:11];
        mem_2_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h53][17:16];
        mem_2_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h53][19:18];
        mem_2_bits_branches_6_bits_mispredict = _RANDOM[9'h53][20];
        mem_2_bits_branches_7_valid = _RANDOM[9'h55][7];
        mem_2_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h55][31:8], _RANDOM[9'h56][24:0]};
        mem_2_bits_branches_7_bits_taken = _RANDOM[9'h56][25];
        mem_2_bits_branches_7_bits_cfiPosition = _RANDOM[9'h56][30:26];
        mem_2_bits_branches_7_bits_attribute_branchType =
          {_RANDOM[9'h56][31], _RANDOM[9'h57][0]};
        mem_2_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h57][2:1];
        mem_2_bits_branches_7_bits_mispredict = _RANDOM[9'h57][3];
        mem_3_valid = _RANDOM[9'h58][22];
        mem_3_bits_ftqIdx_flag = _RANDOM[9'h58][23];
        mem_3_bits_ftqIdx_value = _RANDOM[9'h58][29:24];
        mem_3_bits_flushed = _RANDOM[9'h58][30];
        mem_3_bits_startPc_addr =
          {_RANDOM[9'h58][31], _RANDOM[9'h59], _RANDOM[9'h5A][15:0]};
        mem_3_bits_branches_0_valid = _RANDOM[9'h5A][16];
        mem_3_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h5A][31:17], _RANDOM[9'h5B], _RANDOM[9'h5C][1:0]};
        mem_3_bits_branches_0_bits_taken = _RANDOM[9'h5C][2];
        mem_3_bits_branches_0_bits_cfiPosition = _RANDOM[9'h5C][7:3];
        mem_3_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h5C][9:8];
        mem_3_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h5C][11:10];
        mem_3_bits_branches_0_bits_mispredict = _RANDOM[9'h5C][12];
        mem_3_bits_branches_1_valid = _RANDOM[9'h5D][31];
        mem_3_bits_branches_1_bits_target_addr = {_RANDOM[9'h5E], _RANDOM[9'h5F][16:0]};
        mem_3_bits_branches_1_bits_taken = _RANDOM[9'h5F][17];
        mem_3_bits_branches_1_bits_cfiPosition = _RANDOM[9'h5F][22:18];
        mem_3_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h5F][24:23];
        mem_3_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h5F][26:25];
        mem_3_bits_branches_1_bits_mispredict = _RANDOM[9'h5F][27];
        mem_3_bits_branches_2_valid = _RANDOM[9'h61][14];
        mem_3_bits_branches_2_bits_target_addr = {_RANDOM[9'h61][31:15], _RANDOM[9'h62]};
        mem_3_bits_branches_2_bits_taken = _RANDOM[9'h63][0];
        mem_3_bits_branches_2_bits_cfiPosition = _RANDOM[9'h63][5:1];
        mem_3_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h63][7:6];
        mem_3_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h63][9:8];
        mem_3_bits_branches_2_bits_mispredict = _RANDOM[9'h63][10];
        mem_3_bits_branches_3_valid = _RANDOM[9'h64][29];
        mem_3_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h64][31:30], _RANDOM[9'h65], _RANDOM[9'h66][14:0]};
        mem_3_bits_branches_3_bits_taken = _RANDOM[9'h66][15];
        mem_3_bits_branches_3_bits_cfiPosition = _RANDOM[9'h66][20:16];
        mem_3_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h66][22:21];
        mem_3_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h66][24:23];
        mem_3_bits_branches_3_bits_mispredict = _RANDOM[9'h66][25];
        mem_3_bits_branches_4_valid = _RANDOM[9'h68][12];
        mem_3_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h68][31:13], _RANDOM[9'h69][29:0]};
        mem_3_bits_branches_4_bits_taken = _RANDOM[9'h69][30];
        mem_3_bits_branches_4_bits_cfiPosition =
          {_RANDOM[9'h69][31], _RANDOM[9'h6A][3:0]};
        mem_3_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h6A][5:4];
        mem_3_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h6A][7:6];
        mem_3_bits_branches_4_bits_mispredict = _RANDOM[9'h6A][8];
        mem_3_bits_branches_5_valid = _RANDOM[9'h6B][27];
        mem_3_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h6B][31:28], _RANDOM[9'h6C], _RANDOM[9'h6D][12:0]};
        mem_3_bits_branches_5_bits_taken = _RANDOM[9'h6D][13];
        mem_3_bits_branches_5_bits_cfiPosition = _RANDOM[9'h6D][18:14];
        mem_3_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h6D][20:19];
        mem_3_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h6D][22:21];
        mem_3_bits_branches_5_bits_mispredict = _RANDOM[9'h6D][23];
        mem_3_bits_branches_6_valid = _RANDOM[9'h6F][10];
        mem_3_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h6F][31:11], _RANDOM[9'h70][27:0]};
        mem_3_bits_branches_6_bits_taken = _RANDOM[9'h70][28];
        mem_3_bits_branches_6_bits_cfiPosition =
          {_RANDOM[9'h70][31:29], _RANDOM[9'h71][1:0]};
        mem_3_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h71][3:2];
        mem_3_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h71][5:4];
        mem_3_bits_branches_6_bits_mispredict = _RANDOM[9'h71][6];
        mem_3_bits_branches_7_valid = _RANDOM[9'h72][25];
        mem_3_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h72][31:26], _RANDOM[9'h73], _RANDOM[9'h74][10:0]};
        mem_3_bits_branches_7_bits_taken = _RANDOM[9'h74][11];
        mem_3_bits_branches_7_bits_cfiPosition = _RANDOM[9'h74][16:12];
        mem_3_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h74][18:17];
        mem_3_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h74][20:19];
        mem_3_bits_branches_7_bits_mispredict = _RANDOM[9'h74][21];
        mem_4_valid = _RANDOM[9'h76][8];
        mem_4_bits_ftqIdx_flag = _RANDOM[9'h76][9];
        mem_4_bits_ftqIdx_value = _RANDOM[9'h76][15:10];
        mem_4_bits_flushed = _RANDOM[9'h76][16];
        mem_4_bits_startPc_addr =
          {_RANDOM[9'h76][31:17], _RANDOM[9'h77], _RANDOM[9'h78][1:0]};
        mem_4_bits_branches_0_valid = _RANDOM[9'h78][2];
        mem_4_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h78][31:3], _RANDOM[9'h79][19:0]};
        mem_4_bits_branches_0_bits_taken = _RANDOM[9'h79][20];
        mem_4_bits_branches_0_bits_cfiPosition = _RANDOM[9'h79][25:21];
        mem_4_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h79][27:26];
        mem_4_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h79][29:28];
        mem_4_bits_branches_0_bits_mispredict = _RANDOM[9'h79][30];
        mem_4_bits_branches_1_valid = _RANDOM[9'h7B][17];
        mem_4_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h7B][31:18], _RANDOM[9'h7C], _RANDOM[9'h7D][2:0]};
        mem_4_bits_branches_1_bits_taken = _RANDOM[9'h7D][3];
        mem_4_bits_branches_1_bits_cfiPosition = _RANDOM[9'h7D][8:4];
        mem_4_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h7D][10:9];
        mem_4_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h7D][12:11];
        mem_4_bits_branches_1_bits_mispredict = _RANDOM[9'h7D][13];
        mem_4_bits_branches_2_valid = _RANDOM[9'h7F][0];
        mem_4_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h7F][31:1], _RANDOM[9'h80][17:0]};
        mem_4_bits_branches_2_bits_taken = _RANDOM[9'h80][18];
        mem_4_bits_branches_2_bits_cfiPosition = _RANDOM[9'h80][23:19];
        mem_4_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h80][25:24];
        mem_4_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h80][27:26];
        mem_4_bits_branches_2_bits_mispredict = _RANDOM[9'h80][28];
        mem_4_bits_branches_3_valid = _RANDOM[9'h82][15];
        mem_4_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h82][31:16], _RANDOM[9'h83], _RANDOM[9'h84][0]};
        mem_4_bits_branches_3_bits_taken = _RANDOM[9'h84][1];
        mem_4_bits_branches_3_bits_cfiPosition = _RANDOM[9'h84][6:2];
        mem_4_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h84][8:7];
        mem_4_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h84][10:9];
        mem_4_bits_branches_3_bits_mispredict = _RANDOM[9'h84][11];
        mem_4_bits_branches_4_valid = _RANDOM[9'h85][30];
        mem_4_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h85][31], _RANDOM[9'h86], _RANDOM[9'h87][15:0]};
        mem_4_bits_branches_4_bits_taken = _RANDOM[9'h87][16];
        mem_4_bits_branches_4_bits_cfiPosition = _RANDOM[9'h87][21:17];
        mem_4_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h87][23:22];
        mem_4_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h87][25:24];
        mem_4_bits_branches_4_bits_mispredict = _RANDOM[9'h87][26];
        mem_4_bits_branches_5_valid = _RANDOM[9'h89][13];
        mem_4_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h89][31:14], _RANDOM[9'h8A][30:0]};
        mem_4_bits_branches_5_bits_taken = _RANDOM[9'h8A][31];
        mem_4_bits_branches_5_bits_cfiPosition = _RANDOM[9'h8B][4:0];
        mem_4_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h8B][6:5];
        mem_4_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h8B][8:7];
        mem_4_bits_branches_5_bits_mispredict = _RANDOM[9'h8B][9];
        mem_4_bits_branches_6_valid = _RANDOM[9'h8C][28];
        mem_4_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h8C][31:29], _RANDOM[9'h8D], _RANDOM[9'h8E][13:0]};
        mem_4_bits_branches_6_bits_taken = _RANDOM[9'h8E][14];
        mem_4_bits_branches_6_bits_cfiPosition = _RANDOM[9'h8E][19:15];
        mem_4_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h8E][21:20];
        mem_4_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h8E][23:22];
        mem_4_bits_branches_6_bits_mispredict = _RANDOM[9'h8E][24];
        mem_4_bits_branches_7_valid = _RANDOM[9'h90][11];
        mem_4_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h90][31:12], _RANDOM[9'h91][28:0]};
        mem_4_bits_branches_7_bits_taken = _RANDOM[9'h91][29];
        mem_4_bits_branches_7_bits_cfiPosition =
          {_RANDOM[9'h91][31:30], _RANDOM[9'h92][2:0]};
        mem_4_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h92][4:3];
        mem_4_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h92][6:5];
        mem_4_bits_branches_7_bits_mispredict = _RANDOM[9'h92][7];
        mem_5_valid = _RANDOM[9'h93][26];
        mem_5_bits_ftqIdx_flag = _RANDOM[9'h93][27];
        mem_5_bits_ftqIdx_value = {_RANDOM[9'h93][31:28], _RANDOM[9'h94][1:0]};
        mem_5_bits_flushed = _RANDOM[9'h94][2];
        mem_5_bits_startPc_addr = {_RANDOM[9'h94][31:3], _RANDOM[9'h95][19:0]};
        mem_5_bits_branches_0_valid = _RANDOM[9'h95][20];
        mem_5_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h95][31:21], _RANDOM[9'h96], _RANDOM[9'h97][5:0]};
        mem_5_bits_branches_0_bits_taken = _RANDOM[9'h97][6];
        mem_5_bits_branches_0_bits_cfiPosition = _RANDOM[9'h97][11:7];
        mem_5_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h97][13:12];
        mem_5_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h97][15:14];
        mem_5_bits_branches_0_bits_mispredict = _RANDOM[9'h97][16];
        mem_5_bits_branches_1_valid = _RANDOM[9'h99][3];
        mem_5_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h99][31:4], _RANDOM[9'h9A][20:0]};
        mem_5_bits_branches_1_bits_taken = _RANDOM[9'h9A][21];
        mem_5_bits_branches_1_bits_cfiPosition = _RANDOM[9'h9A][26:22];
        mem_5_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h9A][28:27];
        mem_5_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h9A][30:29];
        mem_5_bits_branches_1_bits_mispredict = _RANDOM[9'h9A][31];
        mem_5_bits_branches_2_valid = _RANDOM[9'h9C][18];
        mem_5_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h9C][31:19], _RANDOM[9'h9D], _RANDOM[9'h9E][3:0]};
        mem_5_bits_branches_2_bits_taken = _RANDOM[9'h9E][4];
        mem_5_bits_branches_2_bits_cfiPosition = _RANDOM[9'h9E][9:5];
        mem_5_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h9E][11:10];
        mem_5_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h9E][13:12];
        mem_5_bits_branches_2_bits_mispredict = _RANDOM[9'h9E][14];
        mem_5_bits_branches_3_valid = _RANDOM[9'hA0][1];
        mem_5_bits_branches_3_bits_target_addr =
          {_RANDOM[9'hA0][31:2], _RANDOM[9'hA1][18:0]};
        mem_5_bits_branches_3_bits_taken = _RANDOM[9'hA1][19];
        mem_5_bits_branches_3_bits_cfiPosition = _RANDOM[9'hA1][24:20];
        mem_5_bits_branches_3_bits_attribute_branchType = _RANDOM[9'hA1][26:25];
        mem_5_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'hA1][28:27];
        mem_5_bits_branches_3_bits_mispredict = _RANDOM[9'hA1][29];
        mem_5_bits_branches_4_valid = _RANDOM[9'hA3][16];
        mem_5_bits_branches_4_bits_target_addr =
          {_RANDOM[9'hA3][31:17], _RANDOM[9'hA4], _RANDOM[9'hA5][1:0]};
        mem_5_bits_branches_4_bits_taken = _RANDOM[9'hA5][2];
        mem_5_bits_branches_4_bits_cfiPosition = _RANDOM[9'hA5][7:3];
        mem_5_bits_branches_4_bits_attribute_branchType = _RANDOM[9'hA5][9:8];
        mem_5_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'hA5][11:10];
        mem_5_bits_branches_4_bits_mispredict = _RANDOM[9'hA5][12];
        mem_5_bits_branches_5_valid = _RANDOM[9'hA6][31];
        mem_5_bits_branches_5_bits_target_addr = {_RANDOM[9'hA7], _RANDOM[9'hA8][16:0]};
        mem_5_bits_branches_5_bits_taken = _RANDOM[9'hA8][17];
        mem_5_bits_branches_5_bits_cfiPosition = _RANDOM[9'hA8][22:18];
        mem_5_bits_branches_5_bits_attribute_branchType = _RANDOM[9'hA8][24:23];
        mem_5_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'hA8][26:25];
        mem_5_bits_branches_5_bits_mispredict = _RANDOM[9'hA8][27];
        mem_5_bits_branches_6_valid = _RANDOM[9'hAA][14];
        mem_5_bits_branches_6_bits_target_addr = {_RANDOM[9'hAA][31:15], _RANDOM[9'hAB]};
        mem_5_bits_branches_6_bits_taken = _RANDOM[9'hAC][0];
        mem_5_bits_branches_6_bits_cfiPosition = _RANDOM[9'hAC][5:1];
        mem_5_bits_branches_6_bits_attribute_branchType = _RANDOM[9'hAC][7:6];
        mem_5_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'hAC][9:8];
        mem_5_bits_branches_6_bits_mispredict = _RANDOM[9'hAC][10];
        mem_5_bits_branches_7_valid = _RANDOM[9'hAD][29];
        mem_5_bits_branches_7_bits_target_addr =
          {_RANDOM[9'hAD][31:30], _RANDOM[9'hAE], _RANDOM[9'hAF][14:0]};
        mem_5_bits_branches_7_bits_taken = _RANDOM[9'hAF][15];
        mem_5_bits_branches_7_bits_cfiPosition = _RANDOM[9'hAF][20:16];
        mem_5_bits_branches_7_bits_attribute_branchType = _RANDOM[9'hAF][22:21];
        mem_5_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'hAF][24:23];
        mem_5_bits_branches_7_bits_mispredict = _RANDOM[9'hAF][25];
        mem_6_valid = _RANDOM[9'hB1][12];
        mem_6_bits_ftqIdx_flag = _RANDOM[9'hB1][13];
        mem_6_bits_ftqIdx_value = _RANDOM[9'hB1][19:14];
        mem_6_bits_flushed = _RANDOM[9'hB1][20];
        mem_6_bits_startPc_addr =
          {_RANDOM[9'hB1][31:21], _RANDOM[9'hB2], _RANDOM[9'hB3][5:0]};
        mem_6_bits_branches_0_valid = _RANDOM[9'hB3][6];
        mem_6_bits_branches_0_bits_target_addr =
          {_RANDOM[9'hB3][31:7], _RANDOM[9'hB4][23:0]};
        mem_6_bits_branches_0_bits_taken = _RANDOM[9'hB4][24];
        mem_6_bits_branches_0_bits_cfiPosition = _RANDOM[9'hB4][29:25];
        mem_6_bits_branches_0_bits_attribute_branchType = _RANDOM[9'hB4][31:30];
        mem_6_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'hB5][1:0];
        mem_6_bits_branches_0_bits_mispredict = _RANDOM[9'hB5][2];
        mem_6_bits_branches_1_valid = _RANDOM[9'hB6][21];
        mem_6_bits_branches_1_bits_target_addr =
          {_RANDOM[9'hB6][31:22], _RANDOM[9'hB7], _RANDOM[9'hB8][6:0]};
        mem_6_bits_branches_1_bits_taken = _RANDOM[9'hB8][7];
        mem_6_bits_branches_1_bits_cfiPosition = _RANDOM[9'hB8][12:8];
        mem_6_bits_branches_1_bits_attribute_branchType = _RANDOM[9'hB8][14:13];
        mem_6_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'hB8][16:15];
        mem_6_bits_branches_1_bits_mispredict = _RANDOM[9'hB8][17];
        mem_6_bits_branches_2_valid = _RANDOM[9'hBA][4];
        mem_6_bits_branches_2_bits_target_addr =
          {_RANDOM[9'hBA][31:5], _RANDOM[9'hBB][21:0]};
        mem_6_bits_branches_2_bits_taken = _RANDOM[9'hBB][22];
        mem_6_bits_branches_2_bits_cfiPosition = _RANDOM[9'hBB][27:23];
        mem_6_bits_branches_2_bits_attribute_branchType = _RANDOM[9'hBB][29:28];
        mem_6_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'hBB][31:30];
        mem_6_bits_branches_2_bits_mispredict = _RANDOM[9'hBC][0];
        mem_6_bits_branches_3_valid = _RANDOM[9'hBD][19];
        mem_6_bits_branches_3_bits_target_addr =
          {_RANDOM[9'hBD][31:20], _RANDOM[9'hBE], _RANDOM[9'hBF][4:0]};
        mem_6_bits_branches_3_bits_taken = _RANDOM[9'hBF][5];
        mem_6_bits_branches_3_bits_cfiPosition = _RANDOM[9'hBF][10:6];
        mem_6_bits_branches_3_bits_attribute_branchType = _RANDOM[9'hBF][12:11];
        mem_6_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'hBF][14:13];
        mem_6_bits_branches_3_bits_mispredict = _RANDOM[9'hBF][15];
        mem_6_bits_branches_4_valid = _RANDOM[9'hC1][2];
        mem_6_bits_branches_4_bits_target_addr =
          {_RANDOM[9'hC1][31:3], _RANDOM[9'hC2][19:0]};
        mem_6_bits_branches_4_bits_taken = _RANDOM[9'hC2][20];
        mem_6_bits_branches_4_bits_cfiPosition = _RANDOM[9'hC2][25:21];
        mem_6_bits_branches_4_bits_attribute_branchType = _RANDOM[9'hC2][27:26];
        mem_6_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'hC2][29:28];
        mem_6_bits_branches_4_bits_mispredict = _RANDOM[9'hC2][30];
        mem_6_bits_branches_5_valid = _RANDOM[9'hC4][17];
        mem_6_bits_branches_5_bits_target_addr =
          {_RANDOM[9'hC4][31:18], _RANDOM[9'hC5], _RANDOM[9'hC6][2:0]};
        mem_6_bits_branches_5_bits_taken = _RANDOM[9'hC6][3];
        mem_6_bits_branches_5_bits_cfiPosition = _RANDOM[9'hC6][8:4];
        mem_6_bits_branches_5_bits_attribute_branchType = _RANDOM[9'hC6][10:9];
        mem_6_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'hC6][12:11];
        mem_6_bits_branches_5_bits_mispredict = _RANDOM[9'hC6][13];
        mem_6_bits_branches_6_valid = _RANDOM[9'hC8][0];
        mem_6_bits_branches_6_bits_target_addr =
          {_RANDOM[9'hC8][31:1], _RANDOM[9'hC9][17:0]};
        mem_6_bits_branches_6_bits_taken = _RANDOM[9'hC9][18];
        mem_6_bits_branches_6_bits_cfiPosition = _RANDOM[9'hC9][23:19];
        mem_6_bits_branches_6_bits_attribute_branchType = _RANDOM[9'hC9][25:24];
        mem_6_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'hC9][27:26];
        mem_6_bits_branches_6_bits_mispredict = _RANDOM[9'hC9][28];
        mem_6_bits_branches_7_valid = _RANDOM[9'hCB][15];
        mem_6_bits_branches_7_bits_target_addr =
          {_RANDOM[9'hCB][31:16], _RANDOM[9'hCC], _RANDOM[9'hCD][0]};
        mem_6_bits_branches_7_bits_taken = _RANDOM[9'hCD][1];
        mem_6_bits_branches_7_bits_cfiPosition = _RANDOM[9'hCD][6:2];
        mem_6_bits_branches_7_bits_attribute_branchType = _RANDOM[9'hCD][8:7];
        mem_6_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'hCD][10:9];
        mem_6_bits_branches_7_bits_mispredict = _RANDOM[9'hCD][11];
        mem_7_valid = _RANDOM[9'hCE][30];
        mem_7_bits_ftqIdx_flag = _RANDOM[9'hCE][31];
        mem_7_bits_ftqIdx_value = _RANDOM[9'hCF][5:0];
        mem_7_bits_flushed = _RANDOM[9'hCF][6];
        mem_7_bits_startPc_addr = {_RANDOM[9'hCF][31:7], _RANDOM[9'hD0][23:0]};
        mem_7_bits_branches_0_valid = _RANDOM[9'hD0][24];
        mem_7_bits_branches_0_bits_target_addr =
          {_RANDOM[9'hD0][31:25], _RANDOM[9'hD1], _RANDOM[9'hD2][9:0]};
        mem_7_bits_branches_0_bits_taken = _RANDOM[9'hD2][10];
        mem_7_bits_branches_0_bits_cfiPosition = _RANDOM[9'hD2][15:11];
        mem_7_bits_branches_0_bits_attribute_branchType = _RANDOM[9'hD2][17:16];
        mem_7_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'hD2][19:18];
        mem_7_bits_branches_0_bits_mispredict = _RANDOM[9'hD2][20];
        mem_7_bits_branches_1_valid = _RANDOM[9'hD4][7];
        mem_7_bits_branches_1_bits_target_addr =
          {_RANDOM[9'hD4][31:8], _RANDOM[9'hD5][24:0]};
        mem_7_bits_branches_1_bits_taken = _RANDOM[9'hD5][25];
        mem_7_bits_branches_1_bits_cfiPosition = _RANDOM[9'hD5][30:26];
        mem_7_bits_branches_1_bits_attribute_branchType =
          {_RANDOM[9'hD5][31], _RANDOM[9'hD6][0]};
        mem_7_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'hD6][2:1];
        mem_7_bits_branches_1_bits_mispredict = _RANDOM[9'hD6][3];
        mem_7_bits_branches_2_valid = _RANDOM[9'hD7][22];
        mem_7_bits_branches_2_bits_target_addr =
          {_RANDOM[9'hD7][31:23], _RANDOM[9'hD8], _RANDOM[9'hD9][7:0]};
        mem_7_bits_branches_2_bits_taken = _RANDOM[9'hD9][8];
        mem_7_bits_branches_2_bits_cfiPosition = _RANDOM[9'hD9][13:9];
        mem_7_bits_branches_2_bits_attribute_branchType = _RANDOM[9'hD9][15:14];
        mem_7_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'hD9][17:16];
        mem_7_bits_branches_2_bits_mispredict = _RANDOM[9'hD9][18];
        mem_7_bits_branches_3_valid = _RANDOM[9'hDB][5];
        mem_7_bits_branches_3_bits_target_addr =
          {_RANDOM[9'hDB][31:6], _RANDOM[9'hDC][22:0]};
        mem_7_bits_branches_3_bits_taken = _RANDOM[9'hDC][23];
        mem_7_bits_branches_3_bits_cfiPosition = _RANDOM[9'hDC][28:24];
        mem_7_bits_branches_3_bits_attribute_branchType = _RANDOM[9'hDC][30:29];
        mem_7_bits_branches_3_bits_attribute_rasAction =
          {_RANDOM[9'hDC][31], _RANDOM[9'hDD][0]};
        mem_7_bits_branches_3_bits_mispredict = _RANDOM[9'hDD][1];
        mem_7_bits_branches_4_valid = _RANDOM[9'hDE][20];
        mem_7_bits_branches_4_bits_target_addr =
          {_RANDOM[9'hDE][31:21], _RANDOM[9'hDF], _RANDOM[9'hE0][5:0]};
        mem_7_bits_branches_4_bits_taken = _RANDOM[9'hE0][6];
        mem_7_bits_branches_4_bits_cfiPosition = _RANDOM[9'hE0][11:7];
        mem_7_bits_branches_4_bits_attribute_branchType = _RANDOM[9'hE0][13:12];
        mem_7_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'hE0][15:14];
        mem_7_bits_branches_4_bits_mispredict = _RANDOM[9'hE0][16];
        mem_7_bits_branches_5_valid = _RANDOM[9'hE2][3];
        mem_7_bits_branches_5_bits_target_addr =
          {_RANDOM[9'hE2][31:4], _RANDOM[9'hE3][20:0]};
        mem_7_bits_branches_5_bits_taken = _RANDOM[9'hE3][21];
        mem_7_bits_branches_5_bits_cfiPosition = _RANDOM[9'hE3][26:22];
        mem_7_bits_branches_5_bits_attribute_branchType = _RANDOM[9'hE3][28:27];
        mem_7_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'hE3][30:29];
        mem_7_bits_branches_5_bits_mispredict = _RANDOM[9'hE3][31];
        mem_7_bits_branches_6_valid = _RANDOM[9'hE5][18];
        mem_7_bits_branches_6_bits_target_addr =
          {_RANDOM[9'hE5][31:19], _RANDOM[9'hE6], _RANDOM[9'hE7][3:0]};
        mem_7_bits_branches_6_bits_taken = _RANDOM[9'hE7][4];
        mem_7_bits_branches_6_bits_cfiPosition = _RANDOM[9'hE7][9:5];
        mem_7_bits_branches_6_bits_attribute_branchType = _RANDOM[9'hE7][11:10];
        mem_7_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'hE7][13:12];
        mem_7_bits_branches_6_bits_mispredict = _RANDOM[9'hE7][14];
        mem_7_bits_branches_7_valid = _RANDOM[9'hE9][1];
        mem_7_bits_branches_7_bits_target_addr =
          {_RANDOM[9'hE9][31:2], _RANDOM[9'hEA][18:0]};
        mem_7_bits_branches_7_bits_taken = _RANDOM[9'hEA][19];
        mem_7_bits_branches_7_bits_cfiPosition = _RANDOM[9'hEA][24:20];
        mem_7_bits_branches_7_bits_attribute_branchType = _RANDOM[9'hEA][26:25];
        mem_7_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'hEA][28:27];
        mem_7_bits_branches_7_bits_mispredict = _RANDOM[9'hEA][29];
        mem_8_valid = _RANDOM[9'hEC][16];
        mem_8_bits_ftqIdx_flag = _RANDOM[9'hEC][17];
        mem_8_bits_ftqIdx_value = _RANDOM[9'hEC][23:18];
        mem_8_bits_flushed = _RANDOM[9'hEC][24];
        mem_8_bits_startPc_addr =
          {_RANDOM[9'hEC][31:25], _RANDOM[9'hED], _RANDOM[9'hEE][9:0]};
        mem_8_bits_branches_0_valid = _RANDOM[9'hEE][10];
        mem_8_bits_branches_0_bits_target_addr =
          {_RANDOM[9'hEE][31:11], _RANDOM[9'hEF][27:0]};
        mem_8_bits_branches_0_bits_taken = _RANDOM[9'hEF][28];
        mem_8_bits_branches_0_bits_cfiPosition =
          {_RANDOM[9'hEF][31:29], _RANDOM[9'hF0][1:0]};
        mem_8_bits_branches_0_bits_attribute_branchType = _RANDOM[9'hF0][3:2];
        mem_8_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'hF0][5:4];
        mem_8_bits_branches_0_bits_mispredict = _RANDOM[9'hF0][6];
        mem_8_bits_branches_1_valid = _RANDOM[9'hF1][25];
        mem_8_bits_branches_1_bits_target_addr =
          {_RANDOM[9'hF1][31:26], _RANDOM[9'hF2], _RANDOM[9'hF3][10:0]};
        mem_8_bits_branches_1_bits_taken = _RANDOM[9'hF3][11];
        mem_8_bits_branches_1_bits_cfiPosition = _RANDOM[9'hF3][16:12];
        mem_8_bits_branches_1_bits_attribute_branchType = _RANDOM[9'hF3][18:17];
        mem_8_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'hF3][20:19];
        mem_8_bits_branches_1_bits_mispredict = _RANDOM[9'hF3][21];
        mem_8_bits_branches_2_valid = _RANDOM[9'hF5][8];
        mem_8_bits_branches_2_bits_target_addr =
          {_RANDOM[9'hF5][31:9], _RANDOM[9'hF6][25:0]};
        mem_8_bits_branches_2_bits_taken = _RANDOM[9'hF6][26];
        mem_8_bits_branches_2_bits_cfiPosition = _RANDOM[9'hF6][31:27];
        mem_8_bits_branches_2_bits_attribute_branchType = _RANDOM[9'hF7][1:0];
        mem_8_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'hF7][3:2];
        mem_8_bits_branches_2_bits_mispredict = _RANDOM[9'hF7][4];
        mem_8_bits_branches_3_valid = _RANDOM[9'hF8][23];
        mem_8_bits_branches_3_bits_target_addr =
          {_RANDOM[9'hF8][31:24], _RANDOM[9'hF9], _RANDOM[9'hFA][8:0]};
        mem_8_bits_branches_3_bits_taken = _RANDOM[9'hFA][9];
        mem_8_bits_branches_3_bits_cfiPosition = _RANDOM[9'hFA][14:10];
        mem_8_bits_branches_3_bits_attribute_branchType = _RANDOM[9'hFA][16:15];
        mem_8_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'hFA][18:17];
        mem_8_bits_branches_3_bits_mispredict = _RANDOM[9'hFA][19];
        mem_8_bits_branches_4_valid = _RANDOM[9'hFC][6];
        mem_8_bits_branches_4_bits_target_addr =
          {_RANDOM[9'hFC][31:7], _RANDOM[9'hFD][23:0]};
        mem_8_bits_branches_4_bits_taken = _RANDOM[9'hFD][24];
        mem_8_bits_branches_4_bits_cfiPosition = _RANDOM[9'hFD][29:25];
        mem_8_bits_branches_4_bits_attribute_branchType = _RANDOM[9'hFD][31:30];
        mem_8_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'hFE][1:0];
        mem_8_bits_branches_4_bits_mispredict = _RANDOM[9'hFE][2];
        mem_8_bits_branches_5_valid = _RANDOM[9'hFF][21];
        mem_8_bits_branches_5_bits_target_addr =
          {_RANDOM[9'hFF][31:22], _RANDOM[9'h100], _RANDOM[9'h101][6:0]};
        mem_8_bits_branches_5_bits_taken = _RANDOM[9'h101][7];
        mem_8_bits_branches_5_bits_cfiPosition = _RANDOM[9'h101][12:8];
        mem_8_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h101][14:13];
        mem_8_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h101][16:15];
        mem_8_bits_branches_5_bits_mispredict = _RANDOM[9'h101][17];
        mem_8_bits_branches_6_valid = _RANDOM[9'h103][4];
        mem_8_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h103][31:5], _RANDOM[9'h104][21:0]};
        mem_8_bits_branches_6_bits_taken = _RANDOM[9'h104][22];
        mem_8_bits_branches_6_bits_cfiPosition = _RANDOM[9'h104][27:23];
        mem_8_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h104][29:28];
        mem_8_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h104][31:30];
        mem_8_bits_branches_6_bits_mispredict = _RANDOM[9'h105][0];
        mem_8_bits_branches_7_valid = _RANDOM[9'h106][19];
        mem_8_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h106][31:20], _RANDOM[9'h107], _RANDOM[9'h108][4:0]};
        mem_8_bits_branches_7_bits_taken = _RANDOM[9'h108][5];
        mem_8_bits_branches_7_bits_cfiPosition = _RANDOM[9'h108][10:6];
        mem_8_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h108][12:11];
        mem_8_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h108][14:13];
        mem_8_bits_branches_7_bits_mispredict = _RANDOM[9'h108][15];
        mem_9_valid = _RANDOM[9'h10A][2];
        mem_9_bits_ftqIdx_flag = _RANDOM[9'h10A][3];
        mem_9_bits_ftqIdx_value = _RANDOM[9'h10A][9:4];
        mem_9_bits_flushed = _RANDOM[9'h10A][10];
        mem_9_bits_startPc_addr = {_RANDOM[9'h10A][31:11], _RANDOM[9'h10B][27:0]};
        mem_9_bits_branches_0_valid = _RANDOM[9'h10B][28];
        mem_9_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h10B][31:29], _RANDOM[9'h10C], _RANDOM[9'h10D][13:0]};
        mem_9_bits_branches_0_bits_taken = _RANDOM[9'h10D][14];
        mem_9_bits_branches_0_bits_cfiPosition = _RANDOM[9'h10D][19:15];
        mem_9_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h10D][21:20];
        mem_9_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h10D][23:22];
        mem_9_bits_branches_0_bits_mispredict = _RANDOM[9'h10D][24];
        mem_9_bits_branches_1_valid = _RANDOM[9'h10F][11];
        mem_9_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h10F][31:12], _RANDOM[9'h110][28:0]};
        mem_9_bits_branches_1_bits_taken = _RANDOM[9'h110][29];
        mem_9_bits_branches_1_bits_cfiPosition =
          {_RANDOM[9'h110][31:30], _RANDOM[9'h111][2:0]};
        mem_9_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h111][4:3];
        mem_9_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h111][6:5];
        mem_9_bits_branches_1_bits_mispredict = _RANDOM[9'h111][7];
        mem_9_bits_branches_2_valid = _RANDOM[9'h112][26];
        mem_9_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h112][31:27], _RANDOM[9'h113], _RANDOM[9'h114][11:0]};
        mem_9_bits_branches_2_bits_taken = _RANDOM[9'h114][12];
        mem_9_bits_branches_2_bits_cfiPosition = _RANDOM[9'h114][17:13];
        mem_9_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h114][19:18];
        mem_9_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h114][21:20];
        mem_9_bits_branches_2_bits_mispredict = _RANDOM[9'h114][22];
        mem_9_bits_branches_3_valid = _RANDOM[9'h116][9];
        mem_9_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h116][31:10], _RANDOM[9'h117][26:0]};
        mem_9_bits_branches_3_bits_taken = _RANDOM[9'h117][27];
        mem_9_bits_branches_3_bits_cfiPosition =
          {_RANDOM[9'h117][31:28], _RANDOM[9'h118][0]};
        mem_9_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h118][2:1];
        mem_9_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h118][4:3];
        mem_9_bits_branches_3_bits_mispredict = _RANDOM[9'h118][5];
        mem_9_bits_branches_4_valid = _RANDOM[9'h119][24];
        mem_9_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h119][31:25], _RANDOM[9'h11A], _RANDOM[9'h11B][9:0]};
        mem_9_bits_branches_4_bits_taken = _RANDOM[9'h11B][10];
        mem_9_bits_branches_4_bits_cfiPosition = _RANDOM[9'h11B][15:11];
        mem_9_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h11B][17:16];
        mem_9_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h11B][19:18];
        mem_9_bits_branches_4_bits_mispredict = _RANDOM[9'h11B][20];
        mem_9_bits_branches_5_valid = _RANDOM[9'h11D][7];
        mem_9_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h11D][31:8], _RANDOM[9'h11E][24:0]};
        mem_9_bits_branches_5_bits_taken = _RANDOM[9'h11E][25];
        mem_9_bits_branches_5_bits_cfiPosition = _RANDOM[9'h11E][30:26];
        mem_9_bits_branches_5_bits_attribute_branchType =
          {_RANDOM[9'h11E][31], _RANDOM[9'h11F][0]};
        mem_9_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h11F][2:1];
        mem_9_bits_branches_5_bits_mispredict = _RANDOM[9'h11F][3];
        mem_9_bits_branches_6_valid = _RANDOM[9'h120][22];
        mem_9_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h120][31:23], _RANDOM[9'h121], _RANDOM[9'h122][7:0]};
        mem_9_bits_branches_6_bits_taken = _RANDOM[9'h122][8];
        mem_9_bits_branches_6_bits_cfiPosition = _RANDOM[9'h122][13:9];
        mem_9_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h122][15:14];
        mem_9_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h122][17:16];
        mem_9_bits_branches_6_bits_mispredict = _RANDOM[9'h122][18];
        mem_9_bits_branches_7_valid = _RANDOM[9'h124][5];
        mem_9_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h124][31:6], _RANDOM[9'h125][22:0]};
        mem_9_bits_branches_7_bits_taken = _RANDOM[9'h125][23];
        mem_9_bits_branches_7_bits_cfiPosition = _RANDOM[9'h125][28:24];
        mem_9_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h125][30:29];
        mem_9_bits_branches_7_bits_attribute_rasAction =
          {_RANDOM[9'h125][31], _RANDOM[9'h126][0]};
        mem_9_bits_branches_7_bits_mispredict = _RANDOM[9'h126][1];
        mem_10_valid = _RANDOM[9'h127][20];
        mem_10_bits_ftqIdx_flag = _RANDOM[9'h127][21];
        mem_10_bits_ftqIdx_value = _RANDOM[9'h127][27:22];
        mem_10_bits_flushed = _RANDOM[9'h127][28];
        mem_10_bits_startPc_addr =
          {_RANDOM[9'h127][31:29], _RANDOM[9'h128], _RANDOM[9'h129][13:0]};
        mem_10_bits_branches_0_valid = _RANDOM[9'h129][14];
        mem_10_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h129][31:15], _RANDOM[9'h12A]};
        mem_10_bits_branches_0_bits_taken = _RANDOM[9'h12B][0];
        mem_10_bits_branches_0_bits_cfiPosition = _RANDOM[9'h12B][5:1];
        mem_10_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h12B][7:6];
        mem_10_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h12B][9:8];
        mem_10_bits_branches_0_bits_mispredict = _RANDOM[9'h12B][10];
        mem_10_bits_branches_1_valid = _RANDOM[9'h12C][29];
        mem_10_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h12C][31:30], _RANDOM[9'h12D], _RANDOM[9'h12E][14:0]};
        mem_10_bits_branches_1_bits_taken = _RANDOM[9'h12E][15];
        mem_10_bits_branches_1_bits_cfiPosition = _RANDOM[9'h12E][20:16];
        mem_10_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h12E][22:21];
        mem_10_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h12E][24:23];
        mem_10_bits_branches_1_bits_mispredict = _RANDOM[9'h12E][25];
        mem_10_bits_branches_2_valid = _RANDOM[9'h130][12];
        mem_10_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h130][31:13], _RANDOM[9'h131][29:0]};
        mem_10_bits_branches_2_bits_taken = _RANDOM[9'h131][30];
        mem_10_bits_branches_2_bits_cfiPosition =
          {_RANDOM[9'h131][31], _RANDOM[9'h132][3:0]};
        mem_10_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h132][5:4];
        mem_10_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h132][7:6];
        mem_10_bits_branches_2_bits_mispredict = _RANDOM[9'h132][8];
        mem_10_bits_branches_3_valid = _RANDOM[9'h133][27];
        mem_10_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h133][31:28], _RANDOM[9'h134], _RANDOM[9'h135][12:0]};
        mem_10_bits_branches_3_bits_taken = _RANDOM[9'h135][13];
        mem_10_bits_branches_3_bits_cfiPosition = _RANDOM[9'h135][18:14];
        mem_10_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h135][20:19];
        mem_10_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h135][22:21];
        mem_10_bits_branches_3_bits_mispredict = _RANDOM[9'h135][23];
        mem_10_bits_branches_4_valid = _RANDOM[9'h137][10];
        mem_10_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h137][31:11], _RANDOM[9'h138][27:0]};
        mem_10_bits_branches_4_bits_taken = _RANDOM[9'h138][28];
        mem_10_bits_branches_4_bits_cfiPosition =
          {_RANDOM[9'h138][31:29], _RANDOM[9'h139][1:0]};
        mem_10_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h139][3:2];
        mem_10_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h139][5:4];
        mem_10_bits_branches_4_bits_mispredict = _RANDOM[9'h139][6];
        mem_10_bits_branches_5_valid = _RANDOM[9'h13A][25];
        mem_10_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h13A][31:26], _RANDOM[9'h13B], _RANDOM[9'h13C][10:0]};
        mem_10_bits_branches_5_bits_taken = _RANDOM[9'h13C][11];
        mem_10_bits_branches_5_bits_cfiPosition = _RANDOM[9'h13C][16:12];
        mem_10_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h13C][18:17];
        mem_10_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h13C][20:19];
        mem_10_bits_branches_5_bits_mispredict = _RANDOM[9'h13C][21];
        mem_10_bits_branches_6_valid = _RANDOM[9'h13E][8];
        mem_10_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h13E][31:9], _RANDOM[9'h13F][25:0]};
        mem_10_bits_branches_6_bits_taken = _RANDOM[9'h13F][26];
        mem_10_bits_branches_6_bits_cfiPosition = _RANDOM[9'h13F][31:27];
        mem_10_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h140][1:0];
        mem_10_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h140][3:2];
        mem_10_bits_branches_6_bits_mispredict = _RANDOM[9'h140][4];
        mem_10_bits_branches_7_valid = _RANDOM[9'h141][23];
        mem_10_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h141][31:24], _RANDOM[9'h142], _RANDOM[9'h143][8:0]};
        mem_10_bits_branches_7_bits_taken = _RANDOM[9'h143][9];
        mem_10_bits_branches_7_bits_cfiPosition = _RANDOM[9'h143][14:10];
        mem_10_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h143][16:15];
        mem_10_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h143][18:17];
        mem_10_bits_branches_7_bits_mispredict = _RANDOM[9'h143][19];
        mem_11_valid = _RANDOM[9'h145][6];
        mem_11_bits_ftqIdx_flag = _RANDOM[9'h145][7];
        mem_11_bits_ftqIdx_value = _RANDOM[9'h145][13:8];
        mem_11_bits_flushed = _RANDOM[9'h145][14];
        mem_11_bits_startPc_addr = {_RANDOM[9'h145][31:15], _RANDOM[9'h146]};
        mem_11_bits_branches_0_valid = _RANDOM[9'h147][0];
        mem_11_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h147][31:1], _RANDOM[9'h148][17:0]};
        mem_11_bits_branches_0_bits_taken = _RANDOM[9'h148][18];
        mem_11_bits_branches_0_bits_cfiPosition = _RANDOM[9'h148][23:19];
        mem_11_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h148][25:24];
        mem_11_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h148][27:26];
        mem_11_bits_branches_0_bits_mispredict = _RANDOM[9'h148][28];
        mem_11_bits_branches_1_valid = _RANDOM[9'h14A][15];
        mem_11_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h14A][31:16], _RANDOM[9'h14B], _RANDOM[9'h14C][0]};
        mem_11_bits_branches_1_bits_taken = _RANDOM[9'h14C][1];
        mem_11_bits_branches_1_bits_cfiPosition = _RANDOM[9'h14C][6:2];
        mem_11_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h14C][8:7];
        mem_11_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h14C][10:9];
        mem_11_bits_branches_1_bits_mispredict = _RANDOM[9'h14C][11];
        mem_11_bits_branches_2_valid = _RANDOM[9'h14D][30];
        mem_11_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h14D][31], _RANDOM[9'h14E], _RANDOM[9'h14F][15:0]};
        mem_11_bits_branches_2_bits_taken = _RANDOM[9'h14F][16];
        mem_11_bits_branches_2_bits_cfiPosition = _RANDOM[9'h14F][21:17];
        mem_11_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h14F][23:22];
        mem_11_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h14F][25:24];
        mem_11_bits_branches_2_bits_mispredict = _RANDOM[9'h14F][26];
        mem_11_bits_branches_3_valid = _RANDOM[9'h151][13];
        mem_11_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h151][31:14], _RANDOM[9'h152][30:0]};
        mem_11_bits_branches_3_bits_taken = _RANDOM[9'h152][31];
        mem_11_bits_branches_3_bits_cfiPosition = _RANDOM[9'h153][4:0];
        mem_11_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h153][6:5];
        mem_11_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h153][8:7];
        mem_11_bits_branches_3_bits_mispredict = _RANDOM[9'h153][9];
        mem_11_bits_branches_4_valid = _RANDOM[9'h154][28];
        mem_11_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h154][31:29], _RANDOM[9'h155], _RANDOM[9'h156][13:0]};
        mem_11_bits_branches_4_bits_taken = _RANDOM[9'h156][14];
        mem_11_bits_branches_4_bits_cfiPosition = _RANDOM[9'h156][19:15];
        mem_11_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h156][21:20];
        mem_11_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h156][23:22];
        mem_11_bits_branches_4_bits_mispredict = _RANDOM[9'h156][24];
        mem_11_bits_branches_5_valid = _RANDOM[9'h158][11];
        mem_11_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h158][31:12], _RANDOM[9'h159][28:0]};
        mem_11_bits_branches_5_bits_taken = _RANDOM[9'h159][29];
        mem_11_bits_branches_5_bits_cfiPosition =
          {_RANDOM[9'h159][31:30], _RANDOM[9'h15A][2:0]};
        mem_11_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h15A][4:3];
        mem_11_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h15A][6:5];
        mem_11_bits_branches_5_bits_mispredict = _RANDOM[9'h15A][7];
        mem_11_bits_branches_6_valid = _RANDOM[9'h15B][26];
        mem_11_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h15B][31:27], _RANDOM[9'h15C], _RANDOM[9'h15D][11:0]};
        mem_11_bits_branches_6_bits_taken = _RANDOM[9'h15D][12];
        mem_11_bits_branches_6_bits_cfiPosition = _RANDOM[9'h15D][17:13];
        mem_11_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h15D][19:18];
        mem_11_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h15D][21:20];
        mem_11_bits_branches_6_bits_mispredict = _RANDOM[9'h15D][22];
        mem_11_bits_branches_7_valid = _RANDOM[9'h15F][9];
        mem_11_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h15F][31:10], _RANDOM[9'h160][26:0]};
        mem_11_bits_branches_7_bits_taken = _RANDOM[9'h160][27];
        mem_11_bits_branches_7_bits_cfiPosition =
          {_RANDOM[9'h160][31:28], _RANDOM[9'h161][0]};
        mem_11_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h161][2:1];
        mem_11_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h161][4:3];
        mem_11_bits_branches_7_bits_mispredict = _RANDOM[9'h161][5];
        mem_12_valid = _RANDOM[9'h162][24];
        mem_12_bits_ftqIdx_flag = _RANDOM[9'h162][25];
        mem_12_bits_ftqIdx_value = _RANDOM[9'h162][31:26];
        mem_12_bits_flushed = _RANDOM[9'h163][0];
        mem_12_bits_startPc_addr = {_RANDOM[9'h163][31:1], _RANDOM[9'h164][17:0]};
        mem_12_bits_branches_0_valid = _RANDOM[9'h164][18];
        mem_12_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h164][31:19], _RANDOM[9'h165], _RANDOM[9'h166][3:0]};
        mem_12_bits_branches_0_bits_taken = _RANDOM[9'h166][4];
        mem_12_bits_branches_0_bits_cfiPosition = _RANDOM[9'h166][9:5];
        mem_12_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h166][11:10];
        mem_12_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h166][13:12];
        mem_12_bits_branches_0_bits_mispredict = _RANDOM[9'h166][14];
        mem_12_bits_branches_1_valid = _RANDOM[9'h168][1];
        mem_12_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h168][31:2], _RANDOM[9'h169][18:0]};
        mem_12_bits_branches_1_bits_taken = _RANDOM[9'h169][19];
        mem_12_bits_branches_1_bits_cfiPosition = _RANDOM[9'h169][24:20];
        mem_12_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h169][26:25];
        mem_12_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h169][28:27];
        mem_12_bits_branches_1_bits_mispredict = _RANDOM[9'h169][29];
        mem_12_bits_branches_2_valid = _RANDOM[9'h16B][16];
        mem_12_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h16B][31:17], _RANDOM[9'h16C], _RANDOM[9'h16D][1:0]};
        mem_12_bits_branches_2_bits_taken = _RANDOM[9'h16D][2];
        mem_12_bits_branches_2_bits_cfiPosition = _RANDOM[9'h16D][7:3];
        mem_12_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h16D][9:8];
        mem_12_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h16D][11:10];
        mem_12_bits_branches_2_bits_mispredict = _RANDOM[9'h16D][12];
        mem_12_bits_branches_3_valid = _RANDOM[9'h16E][31];
        mem_12_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h16F], _RANDOM[9'h170][16:0]};
        mem_12_bits_branches_3_bits_taken = _RANDOM[9'h170][17];
        mem_12_bits_branches_3_bits_cfiPosition = _RANDOM[9'h170][22:18];
        mem_12_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h170][24:23];
        mem_12_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h170][26:25];
        mem_12_bits_branches_3_bits_mispredict = _RANDOM[9'h170][27];
        mem_12_bits_branches_4_valid = _RANDOM[9'h172][14];
        mem_12_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h172][31:15], _RANDOM[9'h173]};
        mem_12_bits_branches_4_bits_taken = _RANDOM[9'h174][0];
        mem_12_bits_branches_4_bits_cfiPosition = _RANDOM[9'h174][5:1];
        mem_12_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h174][7:6];
        mem_12_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h174][9:8];
        mem_12_bits_branches_4_bits_mispredict = _RANDOM[9'h174][10];
        mem_12_bits_branches_5_valid = _RANDOM[9'h175][29];
        mem_12_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h175][31:30], _RANDOM[9'h176], _RANDOM[9'h177][14:0]};
        mem_12_bits_branches_5_bits_taken = _RANDOM[9'h177][15];
        mem_12_bits_branches_5_bits_cfiPosition = _RANDOM[9'h177][20:16];
        mem_12_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h177][22:21];
        mem_12_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h177][24:23];
        mem_12_bits_branches_5_bits_mispredict = _RANDOM[9'h177][25];
        mem_12_bits_branches_6_valid = _RANDOM[9'h179][12];
        mem_12_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h179][31:13], _RANDOM[9'h17A][29:0]};
        mem_12_bits_branches_6_bits_taken = _RANDOM[9'h17A][30];
        mem_12_bits_branches_6_bits_cfiPosition =
          {_RANDOM[9'h17A][31], _RANDOM[9'h17B][3:0]};
        mem_12_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h17B][5:4];
        mem_12_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h17B][7:6];
        mem_12_bits_branches_6_bits_mispredict = _RANDOM[9'h17B][8];
        mem_12_bits_branches_7_valid = _RANDOM[9'h17C][27];
        mem_12_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h17C][31:28], _RANDOM[9'h17D], _RANDOM[9'h17E][12:0]};
        mem_12_bits_branches_7_bits_taken = _RANDOM[9'h17E][13];
        mem_12_bits_branches_7_bits_cfiPosition = _RANDOM[9'h17E][18:14];
        mem_12_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h17E][20:19];
        mem_12_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h17E][22:21];
        mem_12_bits_branches_7_bits_mispredict = _RANDOM[9'h17E][23];
        mem_13_valid = _RANDOM[9'h180][10];
        mem_13_bits_ftqIdx_flag = _RANDOM[9'h180][11];
        mem_13_bits_ftqIdx_value = _RANDOM[9'h180][17:12];
        mem_13_bits_flushed = _RANDOM[9'h180][18];
        mem_13_bits_startPc_addr =
          {_RANDOM[9'h180][31:19], _RANDOM[9'h181], _RANDOM[9'h182][3:0]};
        mem_13_bits_branches_0_valid = _RANDOM[9'h182][4];
        mem_13_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h182][31:5], _RANDOM[9'h183][21:0]};
        mem_13_bits_branches_0_bits_taken = _RANDOM[9'h183][22];
        mem_13_bits_branches_0_bits_cfiPosition = _RANDOM[9'h183][27:23];
        mem_13_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h183][29:28];
        mem_13_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h183][31:30];
        mem_13_bits_branches_0_bits_mispredict = _RANDOM[9'h184][0];
        mem_13_bits_branches_1_valid = _RANDOM[9'h185][19];
        mem_13_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h185][31:20], _RANDOM[9'h186], _RANDOM[9'h187][4:0]};
        mem_13_bits_branches_1_bits_taken = _RANDOM[9'h187][5];
        mem_13_bits_branches_1_bits_cfiPosition = _RANDOM[9'h187][10:6];
        mem_13_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h187][12:11];
        mem_13_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h187][14:13];
        mem_13_bits_branches_1_bits_mispredict = _RANDOM[9'h187][15];
        mem_13_bits_branches_2_valid = _RANDOM[9'h189][2];
        mem_13_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h189][31:3], _RANDOM[9'h18A][19:0]};
        mem_13_bits_branches_2_bits_taken = _RANDOM[9'h18A][20];
        mem_13_bits_branches_2_bits_cfiPosition = _RANDOM[9'h18A][25:21];
        mem_13_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h18A][27:26];
        mem_13_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h18A][29:28];
        mem_13_bits_branches_2_bits_mispredict = _RANDOM[9'h18A][30];
        mem_13_bits_branches_3_valid = _RANDOM[9'h18C][17];
        mem_13_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h18C][31:18], _RANDOM[9'h18D], _RANDOM[9'h18E][2:0]};
        mem_13_bits_branches_3_bits_taken = _RANDOM[9'h18E][3];
        mem_13_bits_branches_3_bits_cfiPosition = _RANDOM[9'h18E][8:4];
        mem_13_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h18E][10:9];
        mem_13_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h18E][12:11];
        mem_13_bits_branches_3_bits_mispredict = _RANDOM[9'h18E][13];
        mem_13_bits_branches_4_valid = _RANDOM[9'h190][0];
        mem_13_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h190][31:1], _RANDOM[9'h191][17:0]};
        mem_13_bits_branches_4_bits_taken = _RANDOM[9'h191][18];
        mem_13_bits_branches_4_bits_cfiPosition = _RANDOM[9'h191][23:19];
        mem_13_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h191][25:24];
        mem_13_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h191][27:26];
        mem_13_bits_branches_4_bits_mispredict = _RANDOM[9'h191][28];
        mem_13_bits_branches_5_valid = _RANDOM[9'h193][15];
        mem_13_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h193][31:16], _RANDOM[9'h194], _RANDOM[9'h195][0]};
        mem_13_bits_branches_5_bits_taken = _RANDOM[9'h195][1];
        mem_13_bits_branches_5_bits_cfiPosition = _RANDOM[9'h195][6:2];
        mem_13_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h195][8:7];
        mem_13_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h195][10:9];
        mem_13_bits_branches_5_bits_mispredict = _RANDOM[9'h195][11];
        mem_13_bits_branches_6_valid = _RANDOM[9'h196][30];
        mem_13_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h196][31], _RANDOM[9'h197], _RANDOM[9'h198][15:0]};
        mem_13_bits_branches_6_bits_taken = _RANDOM[9'h198][16];
        mem_13_bits_branches_6_bits_cfiPosition = _RANDOM[9'h198][21:17];
        mem_13_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h198][23:22];
        mem_13_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h198][25:24];
        mem_13_bits_branches_6_bits_mispredict = _RANDOM[9'h198][26];
        mem_13_bits_branches_7_valid = _RANDOM[9'h19A][13];
        mem_13_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h19A][31:14], _RANDOM[9'h19B][30:0]};
        mem_13_bits_branches_7_bits_taken = _RANDOM[9'h19B][31];
        mem_13_bits_branches_7_bits_cfiPosition = _RANDOM[9'h19C][4:0];
        mem_13_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h19C][6:5];
        mem_13_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h19C][8:7];
        mem_13_bits_branches_7_bits_mispredict = _RANDOM[9'h19C][9];
        mem_14_valid = _RANDOM[9'h19D][28];
        mem_14_bits_ftqIdx_flag = _RANDOM[9'h19D][29];
        mem_14_bits_ftqIdx_value = {_RANDOM[9'h19D][31:30], _RANDOM[9'h19E][3:0]};
        mem_14_bits_flushed = _RANDOM[9'h19E][4];
        mem_14_bits_startPc_addr = {_RANDOM[9'h19E][31:5], _RANDOM[9'h19F][21:0]};
        mem_14_bits_branches_0_valid = _RANDOM[9'h19F][22];
        mem_14_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h19F][31:23], _RANDOM[9'h1A0], _RANDOM[9'h1A1][7:0]};
        mem_14_bits_branches_0_bits_taken = _RANDOM[9'h1A1][8];
        mem_14_bits_branches_0_bits_cfiPosition = _RANDOM[9'h1A1][13:9];
        mem_14_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h1A1][15:14];
        mem_14_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h1A1][17:16];
        mem_14_bits_branches_0_bits_mispredict = _RANDOM[9'h1A1][18];
        mem_14_bits_branches_1_valid = _RANDOM[9'h1A3][5];
        mem_14_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h1A3][31:6], _RANDOM[9'h1A4][22:0]};
        mem_14_bits_branches_1_bits_taken = _RANDOM[9'h1A4][23];
        mem_14_bits_branches_1_bits_cfiPosition = _RANDOM[9'h1A4][28:24];
        mem_14_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h1A4][30:29];
        mem_14_bits_branches_1_bits_attribute_rasAction =
          {_RANDOM[9'h1A4][31], _RANDOM[9'h1A5][0]};
        mem_14_bits_branches_1_bits_mispredict = _RANDOM[9'h1A5][1];
        mem_14_bits_branches_2_valid = _RANDOM[9'h1A6][20];
        mem_14_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h1A6][31:21], _RANDOM[9'h1A7], _RANDOM[9'h1A8][5:0]};
        mem_14_bits_branches_2_bits_taken = _RANDOM[9'h1A8][6];
        mem_14_bits_branches_2_bits_cfiPosition = _RANDOM[9'h1A8][11:7];
        mem_14_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h1A8][13:12];
        mem_14_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h1A8][15:14];
        mem_14_bits_branches_2_bits_mispredict = _RANDOM[9'h1A8][16];
        mem_14_bits_branches_3_valid = _RANDOM[9'h1AA][3];
        mem_14_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h1AA][31:4], _RANDOM[9'h1AB][20:0]};
        mem_14_bits_branches_3_bits_taken = _RANDOM[9'h1AB][21];
        mem_14_bits_branches_3_bits_cfiPosition = _RANDOM[9'h1AB][26:22];
        mem_14_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h1AB][28:27];
        mem_14_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h1AB][30:29];
        mem_14_bits_branches_3_bits_mispredict = _RANDOM[9'h1AB][31];
        mem_14_bits_branches_4_valid = _RANDOM[9'h1AD][18];
        mem_14_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h1AD][31:19], _RANDOM[9'h1AE], _RANDOM[9'h1AF][3:0]};
        mem_14_bits_branches_4_bits_taken = _RANDOM[9'h1AF][4];
        mem_14_bits_branches_4_bits_cfiPosition = _RANDOM[9'h1AF][9:5];
        mem_14_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h1AF][11:10];
        mem_14_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h1AF][13:12];
        mem_14_bits_branches_4_bits_mispredict = _RANDOM[9'h1AF][14];
        mem_14_bits_branches_5_valid = _RANDOM[9'h1B1][1];
        mem_14_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h1B1][31:2], _RANDOM[9'h1B2][18:0]};
        mem_14_bits_branches_5_bits_taken = _RANDOM[9'h1B2][19];
        mem_14_bits_branches_5_bits_cfiPosition = _RANDOM[9'h1B2][24:20];
        mem_14_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h1B2][26:25];
        mem_14_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h1B2][28:27];
        mem_14_bits_branches_5_bits_mispredict = _RANDOM[9'h1B2][29];
        mem_14_bits_branches_6_valid = _RANDOM[9'h1B4][16];
        mem_14_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h1B4][31:17], _RANDOM[9'h1B5], _RANDOM[9'h1B6][1:0]};
        mem_14_bits_branches_6_bits_taken = _RANDOM[9'h1B6][2];
        mem_14_bits_branches_6_bits_cfiPosition = _RANDOM[9'h1B6][7:3];
        mem_14_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h1B6][9:8];
        mem_14_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h1B6][11:10];
        mem_14_bits_branches_6_bits_mispredict = _RANDOM[9'h1B6][12];
        mem_14_bits_branches_7_valid = _RANDOM[9'h1B7][31];
        mem_14_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h1B8], _RANDOM[9'h1B9][16:0]};
        mem_14_bits_branches_7_bits_taken = _RANDOM[9'h1B9][17];
        mem_14_bits_branches_7_bits_cfiPosition = _RANDOM[9'h1B9][22:18];
        mem_14_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h1B9][24:23];
        mem_14_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h1B9][26:25];
        mem_14_bits_branches_7_bits_mispredict = _RANDOM[9'h1B9][27];
        mem_15_valid = _RANDOM[9'h1BB][14];
        mem_15_bits_ftqIdx_flag = _RANDOM[9'h1BB][15];
        mem_15_bits_ftqIdx_value = _RANDOM[9'h1BB][21:16];
        mem_15_bits_flushed = _RANDOM[9'h1BB][22];
        mem_15_bits_startPc_addr =
          {_RANDOM[9'h1BB][31:23], _RANDOM[9'h1BC], _RANDOM[9'h1BD][7:0]};
        mem_15_bits_branches_0_valid = _RANDOM[9'h1BD][8];
        mem_15_bits_branches_0_bits_target_addr =
          {_RANDOM[9'h1BD][31:9], _RANDOM[9'h1BE][25:0]};
        mem_15_bits_branches_0_bits_taken = _RANDOM[9'h1BE][26];
        mem_15_bits_branches_0_bits_cfiPosition = _RANDOM[9'h1BE][31:27];
        mem_15_bits_branches_0_bits_attribute_branchType = _RANDOM[9'h1BF][1:0];
        mem_15_bits_branches_0_bits_attribute_rasAction = _RANDOM[9'h1BF][3:2];
        mem_15_bits_branches_0_bits_mispredict = _RANDOM[9'h1BF][4];
        mem_15_bits_branches_1_valid = _RANDOM[9'h1C0][23];
        mem_15_bits_branches_1_bits_target_addr =
          {_RANDOM[9'h1C0][31:24], _RANDOM[9'h1C1], _RANDOM[9'h1C2][8:0]};
        mem_15_bits_branches_1_bits_taken = _RANDOM[9'h1C2][9];
        mem_15_bits_branches_1_bits_cfiPosition = _RANDOM[9'h1C2][14:10];
        mem_15_bits_branches_1_bits_attribute_branchType = _RANDOM[9'h1C2][16:15];
        mem_15_bits_branches_1_bits_attribute_rasAction = _RANDOM[9'h1C2][18:17];
        mem_15_bits_branches_1_bits_mispredict = _RANDOM[9'h1C2][19];
        mem_15_bits_branches_2_valid = _RANDOM[9'h1C4][6];
        mem_15_bits_branches_2_bits_target_addr =
          {_RANDOM[9'h1C4][31:7], _RANDOM[9'h1C5][23:0]};
        mem_15_bits_branches_2_bits_taken = _RANDOM[9'h1C5][24];
        mem_15_bits_branches_2_bits_cfiPosition = _RANDOM[9'h1C5][29:25];
        mem_15_bits_branches_2_bits_attribute_branchType = _RANDOM[9'h1C5][31:30];
        mem_15_bits_branches_2_bits_attribute_rasAction = _RANDOM[9'h1C6][1:0];
        mem_15_bits_branches_2_bits_mispredict = _RANDOM[9'h1C6][2];
        mem_15_bits_branches_3_valid = _RANDOM[9'h1C7][21];
        mem_15_bits_branches_3_bits_target_addr =
          {_RANDOM[9'h1C7][31:22], _RANDOM[9'h1C8], _RANDOM[9'h1C9][6:0]};
        mem_15_bits_branches_3_bits_taken = _RANDOM[9'h1C9][7];
        mem_15_bits_branches_3_bits_cfiPosition = _RANDOM[9'h1C9][12:8];
        mem_15_bits_branches_3_bits_attribute_branchType = _RANDOM[9'h1C9][14:13];
        mem_15_bits_branches_3_bits_attribute_rasAction = _RANDOM[9'h1C9][16:15];
        mem_15_bits_branches_3_bits_mispredict = _RANDOM[9'h1C9][17];
        mem_15_bits_branches_4_valid = _RANDOM[9'h1CB][4];
        mem_15_bits_branches_4_bits_target_addr =
          {_RANDOM[9'h1CB][31:5], _RANDOM[9'h1CC][21:0]};
        mem_15_bits_branches_4_bits_taken = _RANDOM[9'h1CC][22];
        mem_15_bits_branches_4_bits_cfiPosition = _RANDOM[9'h1CC][27:23];
        mem_15_bits_branches_4_bits_attribute_branchType = _RANDOM[9'h1CC][29:28];
        mem_15_bits_branches_4_bits_attribute_rasAction = _RANDOM[9'h1CC][31:30];
        mem_15_bits_branches_4_bits_mispredict = _RANDOM[9'h1CD][0];
        mem_15_bits_branches_5_valid = _RANDOM[9'h1CE][19];
        mem_15_bits_branches_5_bits_target_addr =
          {_RANDOM[9'h1CE][31:20], _RANDOM[9'h1CF], _RANDOM[9'h1D0][4:0]};
        mem_15_bits_branches_5_bits_taken = _RANDOM[9'h1D0][5];
        mem_15_bits_branches_5_bits_cfiPosition = _RANDOM[9'h1D0][10:6];
        mem_15_bits_branches_5_bits_attribute_branchType = _RANDOM[9'h1D0][12:11];
        mem_15_bits_branches_5_bits_attribute_rasAction = _RANDOM[9'h1D0][14:13];
        mem_15_bits_branches_5_bits_mispredict = _RANDOM[9'h1D0][15];
        mem_15_bits_branches_6_valid = _RANDOM[9'h1D2][2];
        mem_15_bits_branches_6_bits_target_addr =
          {_RANDOM[9'h1D2][31:3], _RANDOM[9'h1D3][19:0]};
        mem_15_bits_branches_6_bits_taken = _RANDOM[9'h1D3][20];
        mem_15_bits_branches_6_bits_cfiPosition = _RANDOM[9'h1D3][25:21];
        mem_15_bits_branches_6_bits_attribute_branchType = _RANDOM[9'h1D3][27:26];
        mem_15_bits_branches_6_bits_attribute_rasAction = _RANDOM[9'h1D3][29:28];
        mem_15_bits_branches_6_bits_mispredict = _RANDOM[9'h1D3][30];
        mem_15_bits_branches_7_valid = _RANDOM[9'h1D5][17];
        mem_15_bits_branches_7_bits_target_addr =
          {_RANDOM[9'h1D5][31:18], _RANDOM[9'h1D6], _RANDOM[9'h1D7][2:0]};
        mem_15_bits_branches_7_bits_taken = _RANDOM[9'h1D7][3];
        mem_15_bits_branches_7_bits_cfiPosition = _RANDOM[9'h1D7][8:4];
        mem_15_bits_branches_7_bits_attribute_branchType = _RANDOM[9'h1D7][10:9];
        mem_15_bits_branches_7_bits_attribute_rasAction = _RANDOM[9'h1D7][12:11];
        mem_15_bits_branches_7_bits_mispredict = _RANDOM[9'h1D7][13];
        enqPtr_flag = _RANDOM[9'h1D9][0];
        enqPtr_value = _RANDOM[9'h1D9][4:1];
        deqPtr_flag = _RANDOM[9'h1D9][5];
        deqPtr_value = _RANDOM[9'h1D9][9:6];
        REG = _RANDOM[9'h1D9][10];
        REG_1 = _RANDOM[9'h1D9][11];
        backendRedirectPtr_r_flag = _RANDOM[9'h1D9][12];
        backendRedirectPtr_r_value = _RANDOM[9'h1D9][18:13];
        REG_2 = _RANDOM[9'h1D9][19];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        mem_0_valid = 1'h0;
        mem_0_bits_ftqIdx_flag = 1'h0;
        mem_0_bits_ftqIdx_value = 6'h0;
        mem_0_bits_flushed = 1'h0;
        mem_0_bits_startPc_addr = 49'h0;
        mem_0_bits_branches_0_valid = 1'h0;
        mem_0_bits_branches_0_bits_target_addr = 49'h0;
        mem_0_bits_branches_0_bits_taken = 1'h0;
        mem_0_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_0_bits_mispredict = 1'h0;
        mem_0_bits_branches_1_valid = 1'h0;
        mem_0_bits_branches_1_bits_target_addr = 49'h0;
        mem_0_bits_branches_1_bits_taken = 1'h0;
        mem_0_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_1_bits_mispredict = 1'h0;
        mem_0_bits_branches_2_valid = 1'h0;
        mem_0_bits_branches_2_bits_target_addr = 49'h0;
        mem_0_bits_branches_2_bits_taken = 1'h0;
        mem_0_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_2_bits_mispredict = 1'h0;
        mem_0_bits_branches_3_valid = 1'h0;
        mem_0_bits_branches_3_bits_target_addr = 49'h0;
        mem_0_bits_branches_3_bits_taken = 1'h0;
        mem_0_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_3_bits_mispredict = 1'h0;
        mem_0_bits_branches_4_valid = 1'h0;
        mem_0_bits_branches_4_bits_target_addr = 49'h0;
        mem_0_bits_branches_4_bits_taken = 1'h0;
        mem_0_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_4_bits_mispredict = 1'h0;
        mem_0_bits_branches_5_valid = 1'h0;
        mem_0_bits_branches_5_bits_target_addr = 49'h0;
        mem_0_bits_branches_5_bits_taken = 1'h0;
        mem_0_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_5_bits_mispredict = 1'h0;
        mem_0_bits_branches_6_valid = 1'h0;
        mem_0_bits_branches_6_bits_target_addr = 49'h0;
        mem_0_bits_branches_6_bits_taken = 1'h0;
        mem_0_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_6_bits_mispredict = 1'h0;
        mem_0_bits_branches_7_valid = 1'h0;
        mem_0_bits_branches_7_bits_target_addr = 49'h0;
        mem_0_bits_branches_7_bits_taken = 1'h0;
        mem_0_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_0_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_0_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_0_bits_branches_7_bits_mispredict = 1'h0;
        mem_1_valid = 1'h0;
        mem_1_bits_ftqIdx_flag = 1'h0;
        mem_1_bits_ftqIdx_value = 6'h0;
        mem_1_bits_flushed = 1'h0;
        mem_1_bits_startPc_addr = 49'h0;
        mem_1_bits_branches_0_valid = 1'h0;
        mem_1_bits_branches_0_bits_target_addr = 49'h0;
        mem_1_bits_branches_0_bits_taken = 1'h0;
        mem_1_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_0_bits_mispredict = 1'h0;
        mem_1_bits_branches_1_valid = 1'h0;
        mem_1_bits_branches_1_bits_target_addr = 49'h0;
        mem_1_bits_branches_1_bits_taken = 1'h0;
        mem_1_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_1_bits_mispredict = 1'h0;
        mem_1_bits_branches_2_valid = 1'h0;
        mem_1_bits_branches_2_bits_target_addr = 49'h0;
        mem_1_bits_branches_2_bits_taken = 1'h0;
        mem_1_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_2_bits_mispredict = 1'h0;
        mem_1_bits_branches_3_valid = 1'h0;
        mem_1_bits_branches_3_bits_target_addr = 49'h0;
        mem_1_bits_branches_3_bits_taken = 1'h0;
        mem_1_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_3_bits_mispredict = 1'h0;
        mem_1_bits_branches_4_valid = 1'h0;
        mem_1_bits_branches_4_bits_target_addr = 49'h0;
        mem_1_bits_branches_4_bits_taken = 1'h0;
        mem_1_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_4_bits_mispredict = 1'h0;
        mem_1_bits_branches_5_valid = 1'h0;
        mem_1_bits_branches_5_bits_target_addr = 49'h0;
        mem_1_bits_branches_5_bits_taken = 1'h0;
        mem_1_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_5_bits_mispredict = 1'h0;
        mem_1_bits_branches_6_valid = 1'h0;
        mem_1_bits_branches_6_bits_target_addr = 49'h0;
        mem_1_bits_branches_6_bits_taken = 1'h0;
        mem_1_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_6_bits_mispredict = 1'h0;
        mem_1_bits_branches_7_valid = 1'h0;
        mem_1_bits_branches_7_bits_target_addr = 49'h0;
        mem_1_bits_branches_7_bits_taken = 1'h0;
        mem_1_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_1_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_1_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_1_bits_branches_7_bits_mispredict = 1'h0;
        mem_2_valid = 1'h0;
        mem_2_bits_ftqIdx_flag = 1'h0;
        mem_2_bits_ftqIdx_value = 6'h0;
        mem_2_bits_flushed = 1'h0;
        mem_2_bits_startPc_addr = 49'h0;
        mem_2_bits_branches_0_valid = 1'h0;
        mem_2_bits_branches_0_bits_target_addr = 49'h0;
        mem_2_bits_branches_0_bits_taken = 1'h0;
        mem_2_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_0_bits_mispredict = 1'h0;
        mem_2_bits_branches_1_valid = 1'h0;
        mem_2_bits_branches_1_bits_target_addr = 49'h0;
        mem_2_bits_branches_1_bits_taken = 1'h0;
        mem_2_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_1_bits_mispredict = 1'h0;
        mem_2_bits_branches_2_valid = 1'h0;
        mem_2_bits_branches_2_bits_target_addr = 49'h0;
        mem_2_bits_branches_2_bits_taken = 1'h0;
        mem_2_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_2_bits_mispredict = 1'h0;
        mem_2_bits_branches_3_valid = 1'h0;
        mem_2_bits_branches_3_bits_target_addr = 49'h0;
        mem_2_bits_branches_3_bits_taken = 1'h0;
        mem_2_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_3_bits_mispredict = 1'h0;
        mem_2_bits_branches_4_valid = 1'h0;
        mem_2_bits_branches_4_bits_target_addr = 49'h0;
        mem_2_bits_branches_4_bits_taken = 1'h0;
        mem_2_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_4_bits_mispredict = 1'h0;
        mem_2_bits_branches_5_valid = 1'h0;
        mem_2_bits_branches_5_bits_target_addr = 49'h0;
        mem_2_bits_branches_5_bits_taken = 1'h0;
        mem_2_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_5_bits_mispredict = 1'h0;
        mem_2_bits_branches_6_valid = 1'h0;
        mem_2_bits_branches_6_bits_target_addr = 49'h0;
        mem_2_bits_branches_6_bits_taken = 1'h0;
        mem_2_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_6_bits_mispredict = 1'h0;
        mem_2_bits_branches_7_valid = 1'h0;
        mem_2_bits_branches_7_bits_target_addr = 49'h0;
        mem_2_bits_branches_7_bits_taken = 1'h0;
        mem_2_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_2_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_2_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_2_bits_branches_7_bits_mispredict = 1'h0;
        mem_3_valid = 1'h0;
        mem_3_bits_ftqIdx_flag = 1'h0;
        mem_3_bits_ftqIdx_value = 6'h0;
        mem_3_bits_flushed = 1'h0;
        mem_3_bits_startPc_addr = 49'h0;
        mem_3_bits_branches_0_valid = 1'h0;
        mem_3_bits_branches_0_bits_target_addr = 49'h0;
        mem_3_bits_branches_0_bits_taken = 1'h0;
        mem_3_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_0_bits_mispredict = 1'h0;
        mem_3_bits_branches_1_valid = 1'h0;
        mem_3_bits_branches_1_bits_target_addr = 49'h0;
        mem_3_bits_branches_1_bits_taken = 1'h0;
        mem_3_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_1_bits_mispredict = 1'h0;
        mem_3_bits_branches_2_valid = 1'h0;
        mem_3_bits_branches_2_bits_target_addr = 49'h0;
        mem_3_bits_branches_2_bits_taken = 1'h0;
        mem_3_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_2_bits_mispredict = 1'h0;
        mem_3_bits_branches_3_valid = 1'h0;
        mem_3_bits_branches_3_bits_target_addr = 49'h0;
        mem_3_bits_branches_3_bits_taken = 1'h0;
        mem_3_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_3_bits_mispredict = 1'h0;
        mem_3_bits_branches_4_valid = 1'h0;
        mem_3_bits_branches_4_bits_target_addr = 49'h0;
        mem_3_bits_branches_4_bits_taken = 1'h0;
        mem_3_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_4_bits_mispredict = 1'h0;
        mem_3_bits_branches_5_valid = 1'h0;
        mem_3_bits_branches_5_bits_target_addr = 49'h0;
        mem_3_bits_branches_5_bits_taken = 1'h0;
        mem_3_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_5_bits_mispredict = 1'h0;
        mem_3_bits_branches_6_valid = 1'h0;
        mem_3_bits_branches_6_bits_target_addr = 49'h0;
        mem_3_bits_branches_6_bits_taken = 1'h0;
        mem_3_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_6_bits_mispredict = 1'h0;
        mem_3_bits_branches_7_valid = 1'h0;
        mem_3_bits_branches_7_bits_target_addr = 49'h0;
        mem_3_bits_branches_7_bits_taken = 1'h0;
        mem_3_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_3_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_3_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_3_bits_branches_7_bits_mispredict = 1'h0;
        mem_4_valid = 1'h0;
        mem_4_bits_ftqIdx_flag = 1'h0;
        mem_4_bits_ftqIdx_value = 6'h0;
        mem_4_bits_flushed = 1'h0;
        mem_4_bits_startPc_addr = 49'h0;
        mem_4_bits_branches_0_valid = 1'h0;
        mem_4_bits_branches_0_bits_target_addr = 49'h0;
        mem_4_bits_branches_0_bits_taken = 1'h0;
        mem_4_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_0_bits_mispredict = 1'h0;
        mem_4_bits_branches_1_valid = 1'h0;
        mem_4_bits_branches_1_bits_target_addr = 49'h0;
        mem_4_bits_branches_1_bits_taken = 1'h0;
        mem_4_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_1_bits_mispredict = 1'h0;
        mem_4_bits_branches_2_valid = 1'h0;
        mem_4_bits_branches_2_bits_target_addr = 49'h0;
        mem_4_bits_branches_2_bits_taken = 1'h0;
        mem_4_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_2_bits_mispredict = 1'h0;
        mem_4_bits_branches_3_valid = 1'h0;
        mem_4_bits_branches_3_bits_target_addr = 49'h0;
        mem_4_bits_branches_3_bits_taken = 1'h0;
        mem_4_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_3_bits_mispredict = 1'h0;
        mem_4_bits_branches_4_valid = 1'h0;
        mem_4_bits_branches_4_bits_target_addr = 49'h0;
        mem_4_bits_branches_4_bits_taken = 1'h0;
        mem_4_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_4_bits_mispredict = 1'h0;
        mem_4_bits_branches_5_valid = 1'h0;
        mem_4_bits_branches_5_bits_target_addr = 49'h0;
        mem_4_bits_branches_5_bits_taken = 1'h0;
        mem_4_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_5_bits_mispredict = 1'h0;
        mem_4_bits_branches_6_valid = 1'h0;
        mem_4_bits_branches_6_bits_target_addr = 49'h0;
        mem_4_bits_branches_6_bits_taken = 1'h0;
        mem_4_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_6_bits_mispredict = 1'h0;
        mem_4_bits_branches_7_valid = 1'h0;
        mem_4_bits_branches_7_bits_target_addr = 49'h0;
        mem_4_bits_branches_7_bits_taken = 1'h0;
        mem_4_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_4_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_4_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_4_bits_branches_7_bits_mispredict = 1'h0;
        mem_5_valid = 1'h0;
        mem_5_bits_ftqIdx_flag = 1'h0;
        mem_5_bits_ftqIdx_value = 6'h0;
        mem_5_bits_flushed = 1'h0;
        mem_5_bits_startPc_addr = 49'h0;
        mem_5_bits_branches_0_valid = 1'h0;
        mem_5_bits_branches_0_bits_target_addr = 49'h0;
        mem_5_bits_branches_0_bits_taken = 1'h0;
        mem_5_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_0_bits_mispredict = 1'h0;
        mem_5_bits_branches_1_valid = 1'h0;
        mem_5_bits_branches_1_bits_target_addr = 49'h0;
        mem_5_bits_branches_1_bits_taken = 1'h0;
        mem_5_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_1_bits_mispredict = 1'h0;
        mem_5_bits_branches_2_valid = 1'h0;
        mem_5_bits_branches_2_bits_target_addr = 49'h0;
        mem_5_bits_branches_2_bits_taken = 1'h0;
        mem_5_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_2_bits_mispredict = 1'h0;
        mem_5_bits_branches_3_valid = 1'h0;
        mem_5_bits_branches_3_bits_target_addr = 49'h0;
        mem_5_bits_branches_3_bits_taken = 1'h0;
        mem_5_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_3_bits_mispredict = 1'h0;
        mem_5_bits_branches_4_valid = 1'h0;
        mem_5_bits_branches_4_bits_target_addr = 49'h0;
        mem_5_bits_branches_4_bits_taken = 1'h0;
        mem_5_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_4_bits_mispredict = 1'h0;
        mem_5_bits_branches_5_valid = 1'h0;
        mem_5_bits_branches_5_bits_target_addr = 49'h0;
        mem_5_bits_branches_5_bits_taken = 1'h0;
        mem_5_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_5_bits_mispredict = 1'h0;
        mem_5_bits_branches_6_valid = 1'h0;
        mem_5_bits_branches_6_bits_target_addr = 49'h0;
        mem_5_bits_branches_6_bits_taken = 1'h0;
        mem_5_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_6_bits_mispredict = 1'h0;
        mem_5_bits_branches_7_valid = 1'h0;
        mem_5_bits_branches_7_bits_target_addr = 49'h0;
        mem_5_bits_branches_7_bits_taken = 1'h0;
        mem_5_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_5_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_5_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_5_bits_branches_7_bits_mispredict = 1'h0;
        mem_6_valid = 1'h0;
        mem_6_bits_ftqIdx_flag = 1'h0;
        mem_6_bits_ftqIdx_value = 6'h0;
        mem_6_bits_flushed = 1'h0;
        mem_6_bits_startPc_addr = 49'h0;
        mem_6_bits_branches_0_valid = 1'h0;
        mem_6_bits_branches_0_bits_target_addr = 49'h0;
        mem_6_bits_branches_0_bits_taken = 1'h0;
        mem_6_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_0_bits_mispredict = 1'h0;
        mem_6_bits_branches_1_valid = 1'h0;
        mem_6_bits_branches_1_bits_target_addr = 49'h0;
        mem_6_bits_branches_1_bits_taken = 1'h0;
        mem_6_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_1_bits_mispredict = 1'h0;
        mem_6_bits_branches_2_valid = 1'h0;
        mem_6_bits_branches_2_bits_target_addr = 49'h0;
        mem_6_bits_branches_2_bits_taken = 1'h0;
        mem_6_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_2_bits_mispredict = 1'h0;
        mem_6_bits_branches_3_valid = 1'h0;
        mem_6_bits_branches_3_bits_target_addr = 49'h0;
        mem_6_bits_branches_3_bits_taken = 1'h0;
        mem_6_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_3_bits_mispredict = 1'h0;
        mem_6_bits_branches_4_valid = 1'h0;
        mem_6_bits_branches_4_bits_target_addr = 49'h0;
        mem_6_bits_branches_4_bits_taken = 1'h0;
        mem_6_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_4_bits_mispredict = 1'h0;
        mem_6_bits_branches_5_valid = 1'h0;
        mem_6_bits_branches_5_bits_target_addr = 49'h0;
        mem_6_bits_branches_5_bits_taken = 1'h0;
        mem_6_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_5_bits_mispredict = 1'h0;
        mem_6_bits_branches_6_valid = 1'h0;
        mem_6_bits_branches_6_bits_target_addr = 49'h0;
        mem_6_bits_branches_6_bits_taken = 1'h0;
        mem_6_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_6_bits_mispredict = 1'h0;
        mem_6_bits_branches_7_valid = 1'h0;
        mem_6_bits_branches_7_bits_target_addr = 49'h0;
        mem_6_bits_branches_7_bits_taken = 1'h0;
        mem_6_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_6_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_6_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_6_bits_branches_7_bits_mispredict = 1'h0;
        mem_7_valid = 1'h0;
        mem_7_bits_ftqIdx_flag = 1'h0;
        mem_7_bits_ftqIdx_value = 6'h0;
        mem_7_bits_flushed = 1'h0;
        mem_7_bits_startPc_addr = 49'h0;
        mem_7_bits_branches_0_valid = 1'h0;
        mem_7_bits_branches_0_bits_target_addr = 49'h0;
        mem_7_bits_branches_0_bits_taken = 1'h0;
        mem_7_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_0_bits_mispredict = 1'h0;
        mem_7_bits_branches_1_valid = 1'h0;
        mem_7_bits_branches_1_bits_target_addr = 49'h0;
        mem_7_bits_branches_1_bits_taken = 1'h0;
        mem_7_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_1_bits_mispredict = 1'h0;
        mem_7_bits_branches_2_valid = 1'h0;
        mem_7_bits_branches_2_bits_target_addr = 49'h0;
        mem_7_bits_branches_2_bits_taken = 1'h0;
        mem_7_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_2_bits_mispredict = 1'h0;
        mem_7_bits_branches_3_valid = 1'h0;
        mem_7_bits_branches_3_bits_target_addr = 49'h0;
        mem_7_bits_branches_3_bits_taken = 1'h0;
        mem_7_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_3_bits_mispredict = 1'h0;
        mem_7_bits_branches_4_valid = 1'h0;
        mem_7_bits_branches_4_bits_target_addr = 49'h0;
        mem_7_bits_branches_4_bits_taken = 1'h0;
        mem_7_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_4_bits_mispredict = 1'h0;
        mem_7_bits_branches_5_valid = 1'h0;
        mem_7_bits_branches_5_bits_target_addr = 49'h0;
        mem_7_bits_branches_5_bits_taken = 1'h0;
        mem_7_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_5_bits_mispredict = 1'h0;
        mem_7_bits_branches_6_valid = 1'h0;
        mem_7_bits_branches_6_bits_target_addr = 49'h0;
        mem_7_bits_branches_6_bits_taken = 1'h0;
        mem_7_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_6_bits_mispredict = 1'h0;
        mem_7_bits_branches_7_valid = 1'h0;
        mem_7_bits_branches_7_bits_target_addr = 49'h0;
        mem_7_bits_branches_7_bits_taken = 1'h0;
        mem_7_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_7_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_7_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_7_bits_branches_7_bits_mispredict = 1'h0;
        mem_8_valid = 1'h0;
        mem_8_bits_ftqIdx_flag = 1'h0;
        mem_8_bits_ftqIdx_value = 6'h0;
        mem_8_bits_flushed = 1'h0;
        mem_8_bits_startPc_addr = 49'h0;
        mem_8_bits_branches_0_valid = 1'h0;
        mem_8_bits_branches_0_bits_target_addr = 49'h0;
        mem_8_bits_branches_0_bits_taken = 1'h0;
        mem_8_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_0_bits_mispredict = 1'h0;
        mem_8_bits_branches_1_valid = 1'h0;
        mem_8_bits_branches_1_bits_target_addr = 49'h0;
        mem_8_bits_branches_1_bits_taken = 1'h0;
        mem_8_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_1_bits_mispredict = 1'h0;
        mem_8_bits_branches_2_valid = 1'h0;
        mem_8_bits_branches_2_bits_target_addr = 49'h0;
        mem_8_bits_branches_2_bits_taken = 1'h0;
        mem_8_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_2_bits_mispredict = 1'h0;
        mem_8_bits_branches_3_valid = 1'h0;
        mem_8_bits_branches_3_bits_target_addr = 49'h0;
        mem_8_bits_branches_3_bits_taken = 1'h0;
        mem_8_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_3_bits_mispredict = 1'h0;
        mem_8_bits_branches_4_valid = 1'h0;
        mem_8_bits_branches_4_bits_target_addr = 49'h0;
        mem_8_bits_branches_4_bits_taken = 1'h0;
        mem_8_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_4_bits_mispredict = 1'h0;
        mem_8_bits_branches_5_valid = 1'h0;
        mem_8_bits_branches_5_bits_target_addr = 49'h0;
        mem_8_bits_branches_5_bits_taken = 1'h0;
        mem_8_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_5_bits_mispredict = 1'h0;
        mem_8_bits_branches_6_valid = 1'h0;
        mem_8_bits_branches_6_bits_target_addr = 49'h0;
        mem_8_bits_branches_6_bits_taken = 1'h0;
        mem_8_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_6_bits_mispredict = 1'h0;
        mem_8_bits_branches_7_valid = 1'h0;
        mem_8_bits_branches_7_bits_target_addr = 49'h0;
        mem_8_bits_branches_7_bits_taken = 1'h0;
        mem_8_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_8_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_8_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_8_bits_branches_7_bits_mispredict = 1'h0;
        mem_9_valid = 1'h0;
        mem_9_bits_ftqIdx_flag = 1'h0;
        mem_9_bits_ftqIdx_value = 6'h0;
        mem_9_bits_flushed = 1'h0;
        mem_9_bits_startPc_addr = 49'h0;
        mem_9_bits_branches_0_valid = 1'h0;
        mem_9_bits_branches_0_bits_target_addr = 49'h0;
        mem_9_bits_branches_0_bits_taken = 1'h0;
        mem_9_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_0_bits_mispredict = 1'h0;
        mem_9_bits_branches_1_valid = 1'h0;
        mem_9_bits_branches_1_bits_target_addr = 49'h0;
        mem_9_bits_branches_1_bits_taken = 1'h0;
        mem_9_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_1_bits_mispredict = 1'h0;
        mem_9_bits_branches_2_valid = 1'h0;
        mem_9_bits_branches_2_bits_target_addr = 49'h0;
        mem_9_bits_branches_2_bits_taken = 1'h0;
        mem_9_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_2_bits_mispredict = 1'h0;
        mem_9_bits_branches_3_valid = 1'h0;
        mem_9_bits_branches_3_bits_target_addr = 49'h0;
        mem_9_bits_branches_3_bits_taken = 1'h0;
        mem_9_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_3_bits_mispredict = 1'h0;
        mem_9_bits_branches_4_valid = 1'h0;
        mem_9_bits_branches_4_bits_target_addr = 49'h0;
        mem_9_bits_branches_4_bits_taken = 1'h0;
        mem_9_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_4_bits_mispredict = 1'h0;
        mem_9_bits_branches_5_valid = 1'h0;
        mem_9_bits_branches_5_bits_target_addr = 49'h0;
        mem_9_bits_branches_5_bits_taken = 1'h0;
        mem_9_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_5_bits_mispredict = 1'h0;
        mem_9_bits_branches_6_valid = 1'h0;
        mem_9_bits_branches_6_bits_target_addr = 49'h0;
        mem_9_bits_branches_6_bits_taken = 1'h0;
        mem_9_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_6_bits_mispredict = 1'h0;
        mem_9_bits_branches_7_valid = 1'h0;
        mem_9_bits_branches_7_bits_target_addr = 49'h0;
        mem_9_bits_branches_7_bits_taken = 1'h0;
        mem_9_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_9_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_9_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_9_bits_branches_7_bits_mispredict = 1'h0;
        mem_10_valid = 1'h0;
        mem_10_bits_ftqIdx_flag = 1'h0;
        mem_10_bits_ftqIdx_value = 6'h0;
        mem_10_bits_flushed = 1'h0;
        mem_10_bits_startPc_addr = 49'h0;
        mem_10_bits_branches_0_valid = 1'h0;
        mem_10_bits_branches_0_bits_target_addr = 49'h0;
        mem_10_bits_branches_0_bits_taken = 1'h0;
        mem_10_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_0_bits_mispredict = 1'h0;
        mem_10_bits_branches_1_valid = 1'h0;
        mem_10_bits_branches_1_bits_target_addr = 49'h0;
        mem_10_bits_branches_1_bits_taken = 1'h0;
        mem_10_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_1_bits_mispredict = 1'h0;
        mem_10_bits_branches_2_valid = 1'h0;
        mem_10_bits_branches_2_bits_target_addr = 49'h0;
        mem_10_bits_branches_2_bits_taken = 1'h0;
        mem_10_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_2_bits_mispredict = 1'h0;
        mem_10_bits_branches_3_valid = 1'h0;
        mem_10_bits_branches_3_bits_target_addr = 49'h0;
        mem_10_bits_branches_3_bits_taken = 1'h0;
        mem_10_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_3_bits_mispredict = 1'h0;
        mem_10_bits_branches_4_valid = 1'h0;
        mem_10_bits_branches_4_bits_target_addr = 49'h0;
        mem_10_bits_branches_4_bits_taken = 1'h0;
        mem_10_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_4_bits_mispredict = 1'h0;
        mem_10_bits_branches_5_valid = 1'h0;
        mem_10_bits_branches_5_bits_target_addr = 49'h0;
        mem_10_bits_branches_5_bits_taken = 1'h0;
        mem_10_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_5_bits_mispredict = 1'h0;
        mem_10_bits_branches_6_valid = 1'h0;
        mem_10_bits_branches_6_bits_target_addr = 49'h0;
        mem_10_bits_branches_6_bits_taken = 1'h0;
        mem_10_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_6_bits_mispredict = 1'h0;
        mem_10_bits_branches_7_valid = 1'h0;
        mem_10_bits_branches_7_bits_target_addr = 49'h0;
        mem_10_bits_branches_7_bits_taken = 1'h0;
        mem_10_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_10_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_10_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_10_bits_branches_7_bits_mispredict = 1'h0;
        mem_11_valid = 1'h0;
        mem_11_bits_ftqIdx_flag = 1'h0;
        mem_11_bits_ftqIdx_value = 6'h0;
        mem_11_bits_flushed = 1'h0;
        mem_11_bits_startPc_addr = 49'h0;
        mem_11_bits_branches_0_valid = 1'h0;
        mem_11_bits_branches_0_bits_target_addr = 49'h0;
        mem_11_bits_branches_0_bits_taken = 1'h0;
        mem_11_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_0_bits_mispredict = 1'h0;
        mem_11_bits_branches_1_valid = 1'h0;
        mem_11_bits_branches_1_bits_target_addr = 49'h0;
        mem_11_bits_branches_1_bits_taken = 1'h0;
        mem_11_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_1_bits_mispredict = 1'h0;
        mem_11_bits_branches_2_valid = 1'h0;
        mem_11_bits_branches_2_bits_target_addr = 49'h0;
        mem_11_bits_branches_2_bits_taken = 1'h0;
        mem_11_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_2_bits_mispredict = 1'h0;
        mem_11_bits_branches_3_valid = 1'h0;
        mem_11_bits_branches_3_bits_target_addr = 49'h0;
        mem_11_bits_branches_3_bits_taken = 1'h0;
        mem_11_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_3_bits_mispredict = 1'h0;
        mem_11_bits_branches_4_valid = 1'h0;
        mem_11_bits_branches_4_bits_target_addr = 49'h0;
        mem_11_bits_branches_4_bits_taken = 1'h0;
        mem_11_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_4_bits_mispredict = 1'h0;
        mem_11_bits_branches_5_valid = 1'h0;
        mem_11_bits_branches_5_bits_target_addr = 49'h0;
        mem_11_bits_branches_5_bits_taken = 1'h0;
        mem_11_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_5_bits_mispredict = 1'h0;
        mem_11_bits_branches_6_valid = 1'h0;
        mem_11_bits_branches_6_bits_target_addr = 49'h0;
        mem_11_bits_branches_6_bits_taken = 1'h0;
        mem_11_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_6_bits_mispredict = 1'h0;
        mem_11_bits_branches_7_valid = 1'h0;
        mem_11_bits_branches_7_bits_target_addr = 49'h0;
        mem_11_bits_branches_7_bits_taken = 1'h0;
        mem_11_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_11_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_11_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_11_bits_branches_7_bits_mispredict = 1'h0;
        mem_12_valid = 1'h0;
        mem_12_bits_ftqIdx_flag = 1'h0;
        mem_12_bits_ftqIdx_value = 6'h0;
        mem_12_bits_flushed = 1'h0;
        mem_12_bits_startPc_addr = 49'h0;
        mem_12_bits_branches_0_valid = 1'h0;
        mem_12_bits_branches_0_bits_target_addr = 49'h0;
        mem_12_bits_branches_0_bits_taken = 1'h0;
        mem_12_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_0_bits_mispredict = 1'h0;
        mem_12_bits_branches_1_valid = 1'h0;
        mem_12_bits_branches_1_bits_target_addr = 49'h0;
        mem_12_bits_branches_1_bits_taken = 1'h0;
        mem_12_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_1_bits_mispredict = 1'h0;
        mem_12_bits_branches_2_valid = 1'h0;
        mem_12_bits_branches_2_bits_target_addr = 49'h0;
        mem_12_bits_branches_2_bits_taken = 1'h0;
        mem_12_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_2_bits_mispredict = 1'h0;
        mem_12_bits_branches_3_valid = 1'h0;
        mem_12_bits_branches_3_bits_target_addr = 49'h0;
        mem_12_bits_branches_3_bits_taken = 1'h0;
        mem_12_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_3_bits_mispredict = 1'h0;
        mem_12_bits_branches_4_valid = 1'h0;
        mem_12_bits_branches_4_bits_target_addr = 49'h0;
        mem_12_bits_branches_4_bits_taken = 1'h0;
        mem_12_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_4_bits_mispredict = 1'h0;
        mem_12_bits_branches_5_valid = 1'h0;
        mem_12_bits_branches_5_bits_target_addr = 49'h0;
        mem_12_bits_branches_5_bits_taken = 1'h0;
        mem_12_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_5_bits_mispredict = 1'h0;
        mem_12_bits_branches_6_valid = 1'h0;
        mem_12_bits_branches_6_bits_target_addr = 49'h0;
        mem_12_bits_branches_6_bits_taken = 1'h0;
        mem_12_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_6_bits_mispredict = 1'h0;
        mem_12_bits_branches_7_valid = 1'h0;
        mem_12_bits_branches_7_bits_target_addr = 49'h0;
        mem_12_bits_branches_7_bits_taken = 1'h0;
        mem_12_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_12_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_12_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_12_bits_branches_7_bits_mispredict = 1'h0;
        mem_13_valid = 1'h0;
        mem_13_bits_ftqIdx_flag = 1'h0;
        mem_13_bits_ftqIdx_value = 6'h0;
        mem_13_bits_flushed = 1'h0;
        mem_13_bits_startPc_addr = 49'h0;
        mem_13_bits_branches_0_valid = 1'h0;
        mem_13_bits_branches_0_bits_target_addr = 49'h0;
        mem_13_bits_branches_0_bits_taken = 1'h0;
        mem_13_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_0_bits_mispredict = 1'h0;
        mem_13_bits_branches_1_valid = 1'h0;
        mem_13_bits_branches_1_bits_target_addr = 49'h0;
        mem_13_bits_branches_1_bits_taken = 1'h0;
        mem_13_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_1_bits_mispredict = 1'h0;
        mem_13_bits_branches_2_valid = 1'h0;
        mem_13_bits_branches_2_bits_target_addr = 49'h0;
        mem_13_bits_branches_2_bits_taken = 1'h0;
        mem_13_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_2_bits_mispredict = 1'h0;
        mem_13_bits_branches_3_valid = 1'h0;
        mem_13_bits_branches_3_bits_target_addr = 49'h0;
        mem_13_bits_branches_3_bits_taken = 1'h0;
        mem_13_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_3_bits_mispredict = 1'h0;
        mem_13_bits_branches_4_valid = 1'h0;
        mem_13_bits_branches_4_bits_target_addr = 49'h0;
        mem_13_bits_branches_4_bits_taken = 1'h0;
        mem_13_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_4_bits_mispredict = 1'h0;
        mem_13_bits_branches_5_valid = 1'h0;
        mem_13_bits_branches_5_bits_target_addr = 49'h0;
        mem_13_bits_branches_5_bits_taken = 1'h0;
        mem_13_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_5_bits_mispredict = 1'h0;
        mem_13_bits_branches_6_valid = 1'h0;
        mem_13_bits_branches_6_bits_target_addr = 49'h0;
        mem_13_bits_branches_6_bits_taken = 1'h0;
        mem_13_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_6_bits_mispredict = 1'h0;
        mem_13_bits_branches_7_valid = 1'h0;
        mem_13_bits_branches_7_bits_target_addr = 49'h0;
        mem_13_bits_branches_7_bits_taken = 1'h0;
        mem_13_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_13_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_13_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_13_bits_branches_7_bits_mispredict = 1'h0;
        mem_14_valid = 1'h0;
        mem_14_bits_ftqIdx_flag = 1'h0;
        mem_14_bits_ftqIdx_value = 6'h0;
        mem_14_bits_flushed = 1'h0;
        mem_14_bits_startPc_addr = 49'h0;
        mem_14_bits_branches_0_valid = 1'h0;
        mem_14_bits_branches_0_bits_target_addr = 49'h0;
        mem_14_bits_branches_0_bits_taken = 1'h0;
        mem_14_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_0_bits_mispredict = 1'h0;
        mem_14_bits_branches_1_valid = 1'h0;
        mem_14_bits_branches_1_bits_target_addr = 49'h0;
        mem_14_bits_branches_1_bits_taken = 1'h0;
        mem_14_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_1_bits_mispredict = 1'h0;
        mem_14_bits_branches_2_valid = 1'h0;
        mem_14_bits_branches_2_bits_target_addr = 49'h0;
        mem_14_bits_branches_2_bits_taken = 1'h0;
        mem_14_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_2_bits_mispredict = 1'h0;
        mem_14_bits_branches_3_valid = 1'h0;
        mem_14_bits_branches_3_bits_target_addr = 49'h0;
        mem_14_bits_branches_3_bits_taken = 1'h0;
        mem_14_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_3_bits_mispredict = 1'h0;
        mem_14_bits_branches_4_valid = 1'h0;
        mem_14_bits_branches_4_bits_target_addr = 49'h0;
        mem_14_bits_branches_4_bits_taken = 1'h0;
        mem_14_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_4_bits_mispredict = 1'h0;
        mem_14_bits_branches_5_valid = 1'h0;
        mem_14_bits_branches_5_bits_target_addr = 49'h0;
        mem_14_bits_branches_5_bits_taken = 1'h0;
        mem_14_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_5_bits_mispredict = 1'h0;
        mem_14_bits_branches_6_valid = 1'h0;
        mem_14_bits_branches_6_bits_target_addr = 49'h0;
        mem_14_bits_branches_6_bits_taken = 1'h0;
        mem_14_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_6_bits_mispredict = 1'h0;
        mem_14_bits_branches_7_valid = 1'h0;
        mem_14_bits_branches_7_bits_target_addr = 49'h0;
        mem_14_bits_branches_7_bits_taken = 1'h0;
        mem_14_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_14_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_14_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_14_bits_branches_7_bits_mispredict = 1'h0;
        mem_15_valid = 1'h0;
        mem_15_bits_ftqIdx_flag = 1'h0;
        mem_15_bits_ftqIdx_value = 6'h0;
        mem_15_bits_flushed = 1'h0;
        mem_15_bits_startPc_addr = 49'h0;
        mem_15_bits_branches_0_valid = 1'h0;
        mem_15_bits_branches_0_bits_target_addr = 49'h0;
        mem_15_bits_branches_0_bits_taken = 1'h0;
        mem_15_bits_branches_0_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_0_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_0_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_0_bits_mispredict = 1'h0;
        mem_15_bits_branches_1_valid = 1'h0;
        mem_15_bits_branches_1_bits_target_addr = 49'h0;
        mem_15_bits_branches_1_bits_taken = 1'h0;
        mem_15_bits_branches_1_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_1_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_1_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_1_bits_mispredict = 1'h0;
        mem_15_bits_branches_2_valid = 1'h0;
        mem_15_bits_branches_2_bits_target_addr = 49'h0;
        mem_15_bits_branches_2_bits_taken = 1'h0;
        mem_15_bits_branches_2_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_2_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_2_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_2_bits_mispredict = 1'h0;
        mem_15_bits_branches_3_valid = 1'h0;
        mem_15_bits_branches_3_bits_target_addr = 49'h0;
        mem_15_bits_branches_3_bits_taken = 1'h0;
        mem_15_bits_branches_3_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_3_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_3_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_3_bits_mispredict = 1'h0;
        mem_15_bits_branches_4_valid = 1'h0;
        mem_15_bits_branches_4_bits_target_addr = 49'h0;
        mem_15_bits_branches_4_bits_taken = 1'h0;
        mem_15_bits_branches_4_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_4_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_4_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_4_bits_mispredict = 1'h0;
        mem_15_bits_branches_5_valid = 1'h0;
        mem_15_bits_branches_5_bits_target_addr = 49'h0;
        mem_15_bits_branches_5_bits_taken = 1'h0;
        mem_15_bits_branches_5_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_5_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_5_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_5_bits_mispredict = 1'h0;
        mem_15_bits_branches_6_valid = 1'h0;
        mem_15_bits_branches_6_bits_target_addr = 49'h0;
        mem_15_bits_branches_6_bits_taken = 1'h0;
        mem_15_bits_branches_6_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_6_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_6_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_6_bits_mispredict = 1'h0;
        mem_15_bits_branches_7_valid = 1'h0;
        mem_15_bits_branches_7_bits_target_addr = 49'h0;
        mem_15_bits_branches_7_bits_taken = 1'h0;
        mem_15_bits_branches_7_bits_cfiPosition = 5'h0;
        mem_15_bits_branches_7_bits_attribute_branchType = 2'h0;
        mem_15_bits_branches_7_bits_attribute_rasAction = 2'h0;
        mem_15_bits_branches_7_bits_mispredict = 1'h0;
        enqPtr_flag = 1'h0;
        enqPtr_value = 4'h0;
        deqPtr_flag = 1'h0;
        deqPtr_value = 4'h0;
        backendRedirectPtr_r_flag = 1'h0;
        backendRedirectPtr_r_value = 6'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_bpuTrain_valid = io_bpuTrain_valid_0;
  assign io_bpuTrain_bits_ftqIdx_value = io_bpuTrain_bits_ftqIdx_value_0;
  assign io_bpuTrain_bits_startPc_addr = _GEN_14[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_valid = _GEN_1[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_target_addr = _GEN_15[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_taken = _GEN_16[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_cfiPosition = _GEN_17[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_attribute_branchType = _GEN_18[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_attribute_rasAction = _GEN_19[deqPtr_value];
  assign io_bpuTrain_bits_branches_0_bits_mispredict = _GEN_20[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_valid = _GEN_2[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_target_addr = _GEN_21[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_taken = _GEN_22[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_cfiPosition = _GEN_23[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_attribute_branchType = _GEN_24[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_attribute_rasAction = _GEN_25[deqPtr_value];
  assign io_bpuTrain_bits_branches_1_bits_mispredict = _GEN_26[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_valid = _GEN_3[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_target_addr = _GEN_27[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_taken = _GEN_28[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_cfiPosition = _GEN_29[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_attribute_branchType = _GEN_30[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_attribute_rasAction = _GEN_31[deqPtr_value];
  assign io_bpuTrain_bits_branches_2_bits_mispredict = _GEN_32[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_valid = _GEN_4[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_target_addr = _GEN_33[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_taken = _GEN_34[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_cfiPosition = _GEN_35[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_attribute_branchType = _GEN_36[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_attribute_rasAction = _GEN_37[deqPtr_value];
  assign io_bpuTrain_bits_branches_3_bits_mispredict = _GEN_38[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_valid = _GEN_5[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_target_addr = _GEN_39[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_taken = _GEN_40[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_cfiPosition = _GEN_41[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_attribute_branchType = _GEN_42[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_attribute_rasAction = _GEN_43[deqPtr_value];
  assign io_bpuTrain_bits_branches_4_bits_mispredict = _GEN_44[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_valid = _GEN_6[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_target_addr = _GEN_45[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_taken = _GEN_46[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_cfiPosition = _GEN_47[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_attribute_branchType = _GEN_48[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_attribute_rasAction = _GEN_49[deqPtr_value];
  assign io_bpuTrain_bits_branches_5_bits_mispredict = _GEN_50[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_valid = _GEN_7[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_target_addr = _GEN_51[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_taken = _GEN_52[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_cfiPosition = _GEN_53[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_attribute_branchType = _GEN_54[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_attribute_rasAction = _GEN_55[deqPtr_value];
  assign io_bpuTrain_bits_branches_6_bits_mispredict = _GEN_56[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_valid = _GEN_57[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_target_addr = _GEN_58[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_taken = _GEN_59[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_cfiPosition = _GEN_60[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_attribute_branchType = _GEN_61[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_attribute_rasAction = _GEN_62[deqPtr_value];
  assign io_bpuTrain_bits_branches_7_bits_mispredict = _GEN_63[deqPtr_value];
endmodule

