// Seed: 46104129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wor id_2,
    output wire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wor id_8,
    output supply0 id_9,
    output tri0 id_10
);
  wire id_12;
  supply0 id_13 = id_1;
  id_14(
      .id_0(1),
      .id_1(id_6),
      .id_2(1),
      .id_3(1),
      .id_4(~id_9 == id_0),
      .id_5(1),
      .id_6(id_0),
      .id_7(id_3),
      .id_8(1),
      .id_9(1)
  );
  wire id_15 = id_15;
  module_0(
      id_15, id_12, id_12, id_12, id_12, id_12, id_15
  );
endmodule
