
---------- Begin Simulation Statistics ----------
final_tick                               1819210407500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                   101989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23199.14                       # Real time elapsed on the host
host_tick_rate                               78417164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358442946                       # Number of instructions simulated
sim_ops                                    2366053090                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.819210                       # Number of seconds simulated
sim_ticks                                1819210407500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.922012                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              288176425                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           331534464                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24893084                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450098867                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42745075                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43016091                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          271016                       # Number of indirect misses.
system.cpu0.branchPred.lookups              579625241                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902781                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901241                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16285627                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535012857                       # Number of branches committed
system.cpu0.commit.bw_lim_events             64677561                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717960                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158560191                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142463582                       # Number of instructions committed
system.cpu0.commit.committedOps            2144370113                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3334513061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.643083                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426325                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2318182523     69.52%     69.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    604252138     18.12%     87.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138501448      4.15%     91.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137731241      4.13%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43283719      1.30%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16200693      0.49%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3423639      0.10%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8260099      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     64677561      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3334513061                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43217332                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071938157                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668879207                       # Number of loads committed
system.cpu0.commit.membars                    3807638                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807644      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188125201     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670780440     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259537204     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144370113                       # Class of committed instruction
system.cpu0.commit.refs                     930317672                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142463582                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144370113                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.687040                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.687040                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            413188691                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8613353                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283406950                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2333537644                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1301795588                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1626498616                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16299951                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26776702                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7935030                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  579625241                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392269837                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2068369377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10416392                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2387399509                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49814848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160365                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1272440800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330921500                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.660520                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3365717876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.709895                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923777                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1684213600     50.04%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1246193079     37.03%     87.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227102092      6.75%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165609866      4.92%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32751637      0.97%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5627831      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  411827      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     465      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807479      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3365717876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      248704026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16486138                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557414456                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.635008                       # Inst execution rate
system.cpu0.iew.exec_refs                  1024894512                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 283684246                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              341593333                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737213914                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910583                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7632041                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           285642862                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2302901685                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741210266                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8298894                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2295187268                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1831996                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5518467                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16299951                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9386688                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       172909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36810846                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71809                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14983                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12895018                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68334707                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24204397                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14983                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1897052                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14589086                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016425843                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2276942942                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841088                       # average fanout of values written-back
system.cpu0.iew.wb_producers                854903390                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.629960                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2277252661                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2797930608                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1456641257                       # number of integer regfile writes
system.cpu0.ipc                              0.592754                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.592754                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810696      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1249385012     54.24%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650774      0.81%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802488      0.17%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           745468108     32.36%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282369026     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2303486162                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                78                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2467168                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001071                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 440554     17.86%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1746132     70.77%     88.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               280470     11.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2302142572                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7975313715                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2276942889                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2461446911                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2297183185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2303486162                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718500                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      158531569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           156467                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           540                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25995040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3365717876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.684397                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1760875155     52.32%     52.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1076581299     31.99%     84.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383222677     11.39%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124172421      3.69%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18432385      0.55%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1011423      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             979605      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             265327      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             177584      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3365717876                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.637304                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25165525                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3364080                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737213914                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          285642862                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3060                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3614421902                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    23998924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              366593231                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365691408                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13694038                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1318862132                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13512276                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                35629                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2836814699                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2324001857                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1492252873                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1616453117                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19904281                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16299951                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             47259481                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               126561461                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2836814655                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        249964                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9213                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27696150                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9207                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5572726583                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4637093795                       # The number of ROB writes
system.cpu0.timesIdled                       41729903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3027                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.042166                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13870453                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14749185                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1709223                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22406782                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            661658                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         671066                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9408                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25591897                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59999                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901011                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1440910                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20325053                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1813483                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11733444                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84587912                       # Number of instructions committed
system.cpu1.commit.committedOps              86489132                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    452057665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.838840                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    415089828     91.82%     91.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18125622      4.01%     95.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6500022      1.44%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6115800      1.35%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1842204      0.41%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       545248      0.12%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1765060      0.39%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260398      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1813483      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    452057665                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              975897                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81493245                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23226652                       # Number of loads committed
system.cpu1.commit.membars                    3802091                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802091      4.40%      4.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51388802     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25127663     29.05%     92.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6170432      7.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86489132                       # Class of committed instruction
system.cpu1.commit.refs                      31298107                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84587912                       # Number of Instructions Simulated
system.cpu1.committedOps                     86489132                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.386659                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.386659                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            388419953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               276641                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13216543                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103768275                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17281605                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42844646                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1442932                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               734670                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4483063                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25591897                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14978583                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    435383672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               348372                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     106168946                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3422490                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056166                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17377271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14532111                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.233007                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         454472199                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.237796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.677291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               387773361     85.32%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40326239      8.87%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16086232      3.54%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7073465      1.56%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2174591      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  576026      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  462016      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     253      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           454472199                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1174054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1532836                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21893946                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207236                       # Inst execution rate
system.cpu1.iew.exec_refs                    34032847                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8708277                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              340220026                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26027724                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901926                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1509778                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9255176                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98208334                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25324570                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1378574                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94426089                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1810077                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2779928                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1442932                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6828347                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52509                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          813341                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27051                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2774                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4855                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2801072                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1183721                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2774                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       535260                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        997576                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51366987                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93300106                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824609                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42357703                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204764                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93348041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118994163                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61363987                       # number of integer regfile writes
system.cpu1.ipc                              0.185644                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.185644                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802313      3.97%      3.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57498902     60.02%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27581217     28.79%     92.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6922071      7.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              95804663                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2112969                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022055                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 331861     15.71%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1585179     75.02%     90.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               195925      9.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94115303                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         648330702                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93300094                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        109929565                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92504185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95804663                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704149                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11719201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           136236                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5688416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    454472199                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210804                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394692631     86.85%     86.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38039203      8.37%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13556654      2.98%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4335440      0.95%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2701560      0.59%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             399968      0.09%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             494948      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144296      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107499      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      454472199                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.210261                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13139719                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1695462                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26027724                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9255176                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       455646253                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3182754969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              361256928                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56650207                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12232179                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19467035                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3291104                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45725                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129352946                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101766119                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66591703                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43994712                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12195085                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1442932                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28282398                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9941496                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       129352934                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28194                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               887                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25090536                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           886                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   548465549                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198870198                       # The number of ROB writes
system.cpu1.timesIdled                          76170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.143314                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11721031                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13450293                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1624435                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         20820723                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            533171                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         640580                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          107409                       # Number of indirect misses.
system.cpu2.branchPred.lookups               23300966                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35378                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901000                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1080886                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16240058                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1615064                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       19307981                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70451326                       # Number of instructions committed
system.cpu2.commit.committedOps              72352534                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    425131304                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.170189                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.806987                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    394784089     92.86%     92.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14986462      3.53%     96.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5168392      1.22%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4882025      1.15%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1245373      0.29%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       461472      0.11%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1745140      0.41%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       243287      0.06%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1615064      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    425131304                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818330                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67882366                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19710565                       # Number of loads committed
system.cpu2.commit.membars                    3802085                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802085      5.25%      5.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42282681     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21611565     29.87%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4656059      6.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72352534                       # Class of committed instruction
system.cpu2.commit.refs                      26267636                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70451326                       # Number of Instructions Simulated
system.cpu2.committedOps                     72352534                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.092228                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.092228                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            370520709                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               553420                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10813062                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              95468328                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15595588                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36624616                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1082152                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               958353                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4435519                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   23300966                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 15281890                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    409299980                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               232106                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     105036965                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                3251404                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.054289                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17332875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12254202                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.244724                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         428258584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.252587                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.720495                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               363397273     84.85%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                38715398      9.04%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15608939      3.64%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6559888      1.53%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2301329      0.54%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  701166      0.16%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  974175      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     406      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           428258584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         946946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1150107                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18523871                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.186916                       # Inst execution rate
system.cpu2.iew.exec_refs                    28217462                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6900055                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              324044944                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             25193034                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2536962                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           967919                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8477678                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           91650855                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21317407                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           869376                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             80225348                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1859584                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2499483                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1082152                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6813187                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          656971                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23930                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1557                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5075                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5482469                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1920607                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1557                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       330450                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        819657                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45020358                       # num instructions consuming a value
system.cpu2.iew.wb_count                     79504093                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.829280                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37334490                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.185235                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      79540076                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               100687488                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52657459                       # number of integer regfile writes
system.cpu2.ipc                              0.164144                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.164144                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802295      4.69%      4.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             48804324     60.18%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23434445     28.90%     93.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5053507      6.23%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              81094724                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2071224                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.025541                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 330318     15.95%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1556516     75.15%     91.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               184386      8.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              79363637                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         592663279                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     79504081                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        110950342                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  84041357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 81094724                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7609498                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       19298320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           144051                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1905784                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     12534925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    428258584                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.189359                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.628881                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          377060134     88.04%     88.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           34095365      7.96%     96.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9949772      2.32%     98.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3581047      0.84%     99.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2515303      0.59%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             361657      0.08%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             473832      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             127607      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              93867      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      428258584                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.188941                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         15730016                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1945811                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            25193034                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8477678                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       429205530                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3209196801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              344316995                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48043778                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12341957                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17530669                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2923354                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                39855                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            117809120                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              94129968                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           62628449                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37601361                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11456203                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1082152                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             27699736                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14584671                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       117809108                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27671                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               855                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 25139847                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   515175806                       # The number of ROB reads
system.cpu2.rob.rob_writes                  186454574                       # The number of ROB writes
system.cpu2.timesIdled                          52332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.005724                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7886535                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8389420                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           764709                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14812907                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            413212                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         419182                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5970                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16129494                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14081                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900967                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           575237                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13556327                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1414944                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        6268468                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60940126                       # Number of instructions committed
system.cpu3.commit.committedOps              62841311                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    371655750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.169085                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.811147                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    345553814     92.98%     92.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12919864      3.48%     96.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4425232      1.19%     97.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4136130      1.11%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       856764      0.23%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       399655      0.11%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1727719      0.46%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       221628      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1414944      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    371655750                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669497                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58686769                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414289                       # Number of loads committed
system.cpu3.commit.membars                    3802053                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802053      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36011889     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315256     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711969      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62841311                       # Class of committed instruction
system.cpu3.commit.refs                      23027237                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60940126                       # Number of Instructions Simulated
system.cpu3.committedOps                     62841311                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.123242                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.123242                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            334773532                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               195892                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7562475                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71531226                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10354265                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 23292617                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                575934                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               564270                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3841680                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16129494                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10925224                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    360550549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               152785                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72189520                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                1530814                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043225                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11522053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8299747                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193459                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         372838028                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198725                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.627091                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               327787793     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                26511728      7.11%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11033328      2.96%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5333647      1.43%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1597419      0.43%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  321895      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  251992      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           372838028                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         313113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              620971                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14455402                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.180427                       # Inst execution rate
system.cpu3.iew.exec_refs                    24442508                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5782985                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              287689241                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18804547                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901878                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           616739                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5939631                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69102572                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18659523                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           524727                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67326540                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1382310                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2569494                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                575934                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6132309                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        28333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          505655                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19529                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          609                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1580                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1390258                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       326683                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           609                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       218429                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        402542                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38857781                       # num instructions consuming a value
system.cpu3.iew.wb_count                     66893206                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848804                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32982629                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.179266                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      66916070                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83380514                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45135183                       # number of integer regfile writes
system.cpu3.ipc                              0.163312                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.163312                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802255      5.60%      5.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39473191     58.18%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20675822     30.47%     94.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3899851      5.75%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              67851267                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2021718                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029796                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 318236     15.74%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1531226     75.74%     91.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               172252      8.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66070714                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         510725283                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     66893194                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75364347                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63398484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 67851267                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704088                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        6261260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           163031                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           423                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2544443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    372838028                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181986                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.624394                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          330324653     88.60%     88.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28475814      7.64%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7924445      2.13%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2775824      0.74%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2391413      0.64%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             312535      0.08%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             439573      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             116842      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              76929      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      372838028                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181833                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11705837                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1095048                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18804547                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5939631                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu3.numCycles                       373151141                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3265249665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              308147827                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42096597                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12880601                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11972603                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2891213                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                26301                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             87842342                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70606619                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47648327                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24448191                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11474113                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                575934                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             27662754                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 5551730                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        87842330                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30719                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               892                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 25323300                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           889                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   439349441                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139403741                       # The number of ROB writes
system.cpu3.timesIdled                          14721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13842651                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                91306                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14128102                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                333682                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19116674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38119907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1358862                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       229586                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96202825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7700198                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193264896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7929784                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14482400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5594604                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13408514                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1046                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            702                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4629561                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4629518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14482400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57231809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57231809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1581217408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1581217408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19116773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19116773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19116773                       # Request fanout histogram
system.membus.respLayer1.occupancy        98514429434                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         64690193455                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean     11883576800                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   72920987047.440979                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 704412510000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   214927539500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1604282868000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     15214067                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15214067                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     15214067                       # number of overall hits
system.cpu2.icache.overall_hits::total       15214067                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        67823                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         67823                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        67823                       # number of overall misses
system.cpu2.icache.overall_misses::total        67823                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1418899499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1418899499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1418899499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1418899499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     15281890                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15281890                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     15281890                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15281890                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004438                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004438                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004438                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004438                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 20920.624257                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20920.624257                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 20920.624257                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20920.624257                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61628                       # number of writebacks
system.cpu2.icache.writebacks::total            61628                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6163                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6163                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6163                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6163                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61660                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61660                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61660                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61660                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1277717999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1277717999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1277717999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1277717999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004035                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20721.991550                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20721.991550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20721.991550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20721.991550                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61628                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     15214067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15214067                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        67823                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        67823                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1418899499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1418899499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     15281890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15281890                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004438                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004438                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 20920.624257                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20920.624257                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6163                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6163                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61660                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61660                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1277717999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1277717999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20721.991550                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20721.991550                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.994223                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15153830                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61628                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           245.891965                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        324856000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.994223                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999819                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999819                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         30625440                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        30625440                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20702256                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20702256                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20702256                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20702256                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4457571                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4457571                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4457571                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4457571                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 506656288149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 506656288149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 506656288149                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 506656288149                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25159827                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25159827                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25159827                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25159827                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177170                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177170                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177170                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177170                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113661.967055                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113661.967055                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113661.967055                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113661.967055                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3648059                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       675465                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38773                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5434                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.087613                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   124.303460                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1967211                       # number of writebacks
system.cpu2.dcache.writebacks::total          1967211                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3223951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3223951                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3223951                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3223951                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1233620                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1233620                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1233620                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1233620                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 128239961498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 128239961498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 128239961498                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 128239961498                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.049031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.049031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.049031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.049031                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103954.184836                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103954.184836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103954.184836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103954.184836                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1967211                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17851865                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17851865                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2652312                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2652312                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 261406100500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 261406100500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20504177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20504177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.129355                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.129355                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98557.824457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98557.824457                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2033487                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2033487                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       618825                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       618825                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53792724000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53792724000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86927.199127                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86927.199127                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2850391                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2850391                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1805259                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1805259                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 245250187649                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 245250187649                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4655650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655650                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.387757                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.387757                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 135853.186523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 135853.186523                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1190464                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1190464                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  74447237498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74447237498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.132054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.132054                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121092.782957                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121092.782957                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5632000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5632000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.382353                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.382353                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27076.923077                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27076.923077                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       760000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.115809                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.115809                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12063.492063                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12063.492063                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1173000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1173000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7109.090909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7109.090909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1034000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1034000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6343.558282                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6343.558282                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       664000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       664000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       640000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       640000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154925                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154925                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746075                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746075                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  79703255500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  79703255500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901000                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392464                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392464                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106830.084777                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106830.084777                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746075                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746075                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  78957180500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  78957180500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392464                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392464                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105830.084777                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105830.084777                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.306882                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23837058                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1979514                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.041874                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        324867500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.306882                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.884590                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.884590                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56103036                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56103036                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14574149196.428572                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   79897590505.388245                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          108     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 704412576000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   186905697500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1632304710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10906806                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10906806                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10906806                       # number of overall hits
system.cpu3.icache.overall_hits::total       10906806                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18418                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18418                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18418                       # number of overall misses
system.cpu3.icache.overall_misses::total        18418                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    437720500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    437720500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    437720500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    437720500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10925224                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10925224                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10925224                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10925224                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001686                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001686                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001686                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001686                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23765.908351                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23765.908351                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23765.908351                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23765.908351                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          250                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    27.777778                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17276                       # number of writebacks
system.cpu3.icache.writebacks::total            17276                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1110                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1110                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1110                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1110                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17308                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17308                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17308                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17308                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    401740500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    401740500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    401740500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    401740500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001584                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001584                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001584                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001584                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23211.260689                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23211.260689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23211.260689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23211.260689                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17276                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10906806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10906806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18418                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18418                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    437720500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    437720500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10925224                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10925224                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001686                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001686                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23765.908351                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23765.908351                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1110                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1110                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17308                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17308                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    401740500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    401740500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001584                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001584                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23211.260689                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23211.260689                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.994168                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10729764                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17276                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           621.079185                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        330197000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.994168                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999818                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21867756                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21867756                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17676595                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17676595                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17676595                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17676595                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4074629                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4074629                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4074629                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4074629                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 483451873578                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 483451873578                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 483451873578                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 483451873578                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21751224                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21751224                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21751224                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21751224                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.187329                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.187329                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.187329                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.187329                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118649.298765                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118649.298765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118649.298765                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118649.298765                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3331256                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       499583                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            28869                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3962                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   115.392151                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   126.093640                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1698115                       # number of writebacks
system.cpu3.dcache.writebacks::total          1698115                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2972012                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2972012                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2972012                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2972012                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102617                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102617                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102617                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102617                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 116202081813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 116202081813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 116202081813                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 116202081813                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050692                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050692                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050692                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050692                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105387.529680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105387.529680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105387.529680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105387.529680                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1698115                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15582490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15582490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2457198                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2457198                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 253192892500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 253192892500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18039688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18039688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.136211                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.136211                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103041.306602                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103041.306602                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1889447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1889447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567751                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567751                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  51119412500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51119412500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 90038.436744                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90038.436744                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2094105                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2094105                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1617431                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1617431                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 230258981078                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 230258981078                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711536                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711536                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.435785                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.435785                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 142360.929819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142360.929819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1082565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1082565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534866                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534866                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  65082669313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  65082669313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144109                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144109                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121680.326125                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121680.326125                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          243                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          243                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6035000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6035000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.424825                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.424825                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24835.390947                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24835.390947                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           79                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       974000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       974000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138112                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138112                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12329.113924                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12329.113924                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1622500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1622500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.473146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.473146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8770.270270                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8770.270270                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1461500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1461500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450128                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450128                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8303.977273                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8303.977273                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       342000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       342000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       327000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       327000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299593                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299593                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601374                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601374                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  64897173000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  64897173000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900967                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900967                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316352                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 107914.830039                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 107914.830039                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601374                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601374                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  64295799000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  64295799000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316352                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316352                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 106914.830039                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 106914.830039                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.481997                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20678776                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703796                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.136885                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        330208500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.481997                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.858812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.858812                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49010129                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49010129                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    999955666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1649111483.031921                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       201000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5285562000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1807210939500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  11999468000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    338710206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       338710206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    338710206                       # number of overall hits
system.cpu0.icache.overall_hits::total      338710206                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53559631                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53559631                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53559631                       # number of overall misses
system.cpu0.icache.overall_misses::total     53559631                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 682698688497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 682698688497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 682698688497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 682698688497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392269837                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392269837                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392269837                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392269837                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136538                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136538                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136538                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136538                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12746.515907                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12746.515907                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12746.515907                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12746.515907                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4099                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.557143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47879426                       # number of writebacks
system.cpu0.icache.writebacks::total         47879426                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5680172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5680172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5680172                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5680172                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47879459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47879459                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47879459                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47879459                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 587251884997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 587251884997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 587251884997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 587251884997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122057                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122057                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122057                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122057                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12265.215549                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12265.215549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12265.215549                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12265.215549                       # average overall mshr miss latency
system.cpu0.icache.replacements              47879426                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    338710206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      338710206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53559631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53559631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 682698688497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 682698688497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392269837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392269837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136538                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136538                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12746.515907                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12746.515907                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5680172                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5680172                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47879459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47879459                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 587251884997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 587251884997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122057                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12265.215549                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12265.215549                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          386588273                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47879426                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.074204                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        832419132                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       832419132                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    894632951                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       894632951                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    894632951                       # number of overall hits
system.cpu0.dcache.overall_hits::total      894632951                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55630522                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55630522                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55630522                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55630522                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1546354000096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1546354000096                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1546354000096                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1546354000096                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950263473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950263473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950263473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950263473                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058542                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058542                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058542                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058542                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27796.863026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27796.863026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27796.863026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27796.863026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13091231                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1160305                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193621                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11074                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.612661                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.777407                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42785851                       # number of writebacks
system.cpu0.dcache.writebacks::total         42785851                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13520118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13520118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13520118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13520118                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42110404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42110404                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42110404                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42110404                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 762593087617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 762593087617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 762593087617                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 762593087617                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044314                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044314                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044314                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044314                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18109.374767                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18109.374767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18109.374767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18109.374767                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42785851                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    647638481                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      647638481                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43093817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43093817                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1039035598000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1039035598000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690732298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690732298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24111.013373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24111.013373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8059469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8059469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35034348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35034348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579864095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579864095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16551.302610                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16551.302610                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246994470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246994470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12536705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12536705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 507318402096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 507318402096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259531175                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259531175                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40466.645909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40466.645909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5460649                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5460649                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7076056                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7076056                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 182728992117                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 182728992117                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25823.565008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25823.565008                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3256                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3256                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18453500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18453500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.469448                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.469448                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6405.241236                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6405.241236                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2853                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2853                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          293                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          293                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2936500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2936500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6047                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048454                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10022.184300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10022.184300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          288                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          288                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047627                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9203.125000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9203.125000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210156                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210156                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691085                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691085                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72531426000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72531426000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901241                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901241                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363492                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363492                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104952.973947                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104952.973947                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691085                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691085                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71840341000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71840341000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363492                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363492                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103952.973947                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103952.973947                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929163                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          938653989                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42801175                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.930566                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929163                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1947155003                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1947155003                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47755077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40381398                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               90939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              390041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               57151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              353320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              316245                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89359636                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47755077                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40381398                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              90939                       # number of overall hits
system.l2.overall_hits::.cpu1.data             390041                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              57151                       # number of overall hits
system.l2.overall_hits::.cpu2.data             353320                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15465                       # number of overall hits
system.l2.overall_hits::.cpu3.data             316245                       # number of overall hits
system.l2.overall_hits::total                89359636                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            124378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2400608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1699252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1613491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1381860                       # number of demand (read+write) misses
system.l2.demand_misses::total                7230891                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           124378                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2400608                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4950                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1699252                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4509                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1613491                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1843                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1381860                       # number of overall misses
system.l2.overall_misses::total               7230891                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11184554482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 266696506656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    539862977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 208375156940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    521095954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 199142053164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    194250487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 173310978383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     859964459043                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11184554482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 266696506656                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    539862977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 208375156940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    521095954                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 199142053164                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    194250487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 173310978383                       # number of overall miss cycles
system.l2.overall_miss_latency::total    859964459043                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47879455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42782006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2089293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1966811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1698105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96590527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47879455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42782006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2089293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1966811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1698105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96590527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056113                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.051622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.073127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.820359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.106483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.813766                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056113                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.051622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.073127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.820359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.106483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.813766                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89923.897168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111095.400272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 109063.227677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122627.577864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 115567.964959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 123423.095117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 105399.070537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 125418.623003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118929.252155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89923.897168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111095.400272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 109063.227677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122627.577864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 115567.964959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 123423.095117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 105399.070537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 125418.623003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118929.252155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1453170                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     37382                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.873522                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11365896                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5594603                       # number of writebacks
system.l2.writebacks::total                   5594603                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         312587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         125701                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         104710                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          94776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              638981                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        312587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        125701                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        104710                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         94776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             638981                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       124187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2088021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1573551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1508781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1287084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6591910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       124187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2088021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1573551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1508781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1287084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12805267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19397177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9928724983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 217230845339                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    467276980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 177588727164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    451961957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 171148492878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    159309488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 148084193322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 725059532111                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9928724983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 217230845339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    467276980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 177588727164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    451961957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 171148492878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    159309488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 148084193322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1250353257987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1975412790098                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.048806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.047638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.753150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.067321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.767120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.090536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.757953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.048806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.047638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.753150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.067321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.767120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.090536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.757953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79949.793320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104036.714831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102293.559545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112858.577297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 108880.259456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 113434.947072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 101665.276324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115054.023919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109992.328796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79949.793320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104036.714831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102293.559545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112858.577297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 108880.259456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 113434.947072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 101665.276324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115054.023919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97643.669436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101840.220878                       # average overall mshr miss latency
system.l2.replacements                       26603697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12289322                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12289322                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     12289323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12289323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     83780896                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83780896                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83780896                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83780896                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12805267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12805267                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1250353257987                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1250353257987                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97643.669436                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97643.669436                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   64                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                133                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       418500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.855422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.675127                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5894.366197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3146.616541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1406500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       362500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       406000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2656000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.855422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.675127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19809.859155                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20138.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19969.924812                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              119                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        46500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        84000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.756757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.763158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.743750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2583.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2896.551724                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1096.638655                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1116500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       322500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       377000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       631000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2447000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.756757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.653846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.731250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20156.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22176.470588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22535.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20914.529915                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6270034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           153694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           148269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           135446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6707443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1503106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1254159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1200258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         995515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4953038                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 174666977572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154924087815                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 149061483597                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 125515204255                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  604167753239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7773140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11660481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.193372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.890051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.880238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116204.031899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123528.267002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 124191.201889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126080.676087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121979.228352                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       164446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        68510                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        59467                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        55581                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           348004                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1338660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1185649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1140791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       939934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4605034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 145012127783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 134465081229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 130017232344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 108692384861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 518186826217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.172216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.842168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.845953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.831093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108326.332140                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 113410.529785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113971.123847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115638.315947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112526.167281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47755077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         90939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         57151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47918632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       124378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11184554482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    539862977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    521095954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    194250487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12439763900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47879455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48054312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.051622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.073127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.106483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89923.897168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 109063.227677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 115567.964959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 105399.070537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91684.580631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          382                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          358                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       124187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       134473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9928724983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    467276980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    451961957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    159309488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11007273408                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.047638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.067321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.090536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002798                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79949.793320                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102293.559545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 108880.259456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 101665.276324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81854.895838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34111364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       236347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       205051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       180799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34733561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       897502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       445093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       413233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       386345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2142173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  92029529084                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53451069125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50080569567                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47795774128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243356941904                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35008866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       681440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       618284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       567144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36875734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.653165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.668355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.681211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102539.636774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120089.664688                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121192.086709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123712.676825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113602.842489                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       148141                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        57191                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        45243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        39195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       289770                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       749361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       387902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       367990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       347150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1852403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72218717556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43123645935                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41131260534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39391808461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195865432486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.569239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.595180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.612102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96373.733829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111171.496757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111772.767015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113472.010546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105735.864434                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          219                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               286                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3248                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          625                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          306                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            4330                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     76445443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     28000377                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     14597443                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8206971                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    127250234                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3467                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          665                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          320                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4616                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.936833                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.939850                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.956250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.920732                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.938042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23536.158559                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 44800.603200                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 47704.062092                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 54350.801325                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29388.044804                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          801                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          277                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           65                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1289                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2447                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          348                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         3041                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     48750921                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7073203                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3275978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1821475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     60921577                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.705798                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.523308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.524390                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.658795                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19922.730282                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20325.295977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20474.862500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21179.941860                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20033.402499                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   204542023                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26605249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.688033                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.589570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.450693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.726878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.434721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.401243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.012453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.319525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.027503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.312930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1567931081                       # Number of tag accesses
system.l2.tags.data_accesses               1567931081                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7947968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     134159104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        292352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     101119808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        265664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      96922880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        100352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      82756032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    799598592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1223162752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7947968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       292352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       265664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       100352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8606336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358054656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358054656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         124187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2096236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1579997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1514420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1293063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12493728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19111918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5594604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5594604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4368911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73745787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           160703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55584449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           146033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53277444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            55162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         45490083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    439530573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             672359144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4368911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       160703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       146033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        55162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4730808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196818716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196818716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196818716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4368911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73745787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          160703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55584449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          146033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53277444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           55162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        45490083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    439530573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            869177860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5536284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    124186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2025192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1561700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1487502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1257371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12469004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009344808750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       341967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       341968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30534830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5227142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19111918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5594604                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19111918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5594604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 176676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58320                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1002782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            997382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1072219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1414353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1211634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1386823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1389109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1215564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1244468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1150576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1382188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1123343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1101362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1124278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1032273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1086888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            301449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            376670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            427009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            430466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            380586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           361511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           357176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           331103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           311970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           320055                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 949284604349                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                94676210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1304320391849                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50133.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68883.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13911016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2768616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19111918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5594604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1587120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1831889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2195101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2087562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2112233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2000346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1699023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1433662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1108366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  765404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 619471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 542064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 346280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 236859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 154948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  94182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  66360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 275267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 332898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 364656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 377803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 381272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 383814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 388509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 377484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 373775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 365967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 357877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 351980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 355384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  19301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  19694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  20072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  20846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  22519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7791858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.001068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.555573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.238373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2365148     30.35%     30.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3909688     50.18%     80.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       645053      8.28%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       431396      5.54%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       128958      1.66%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62545      0.80%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47031      0.60%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30443      0.39%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       171596      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7791858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       341968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.371386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    527.204943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       341967    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        341968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       341967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.687894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           314655     92.01%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1279      0.37%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18369      5.37%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5154      1.51%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1725      0.50%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              483      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              180      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               87      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        341967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1211855488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11307264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               354320640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1223162752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358054656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       666.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    672.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1819210393500                       # Total gap between requests
system.mem_ctrls.avgGap                      73632.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7947904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129612288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       292352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99948800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       265664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     95200128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       100352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     80471744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    798016256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    354320640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4368875.621661701240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 71246452.562964469194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 160702.686613230588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 54940758.687364757061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 146032.585843152396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 52330465.793028399348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 55162.393303315577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 44234434.713127046824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 438660779.814167797565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194766168.079983353615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       124187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2096236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1579997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1514420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1293063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12493728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5594604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4781960065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 130543219136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    273753996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111636530084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    275548778                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 107997389866                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     92678602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  94305564109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 854413747213                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43621908026371                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38506.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62275.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     59928.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70656.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     66381.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     71312.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     59106.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72931.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68387.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7797139.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27779148180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14764944645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         66011984640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14299876800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143606333520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     314359506420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     433853001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1014674795805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.755602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1124320262972                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60747180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 634142964528                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27854803620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14805156465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69185643240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14599369080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143606333520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     484266805020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     290773171200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1045091282145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.475211                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 750559980973                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60747180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1007903246527                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12333863058.139534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74555774849.616440                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 704412007000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   228142073000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1591068334500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14870578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14870578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14870578                       # number of overall hits
system.cpu1.icache.overall_hits::total       14870578                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       108005                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        108005                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       108005                       # number of overall misses
system.cpu1.icache.overall_misses::total       108005                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1947758999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1947758999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1947758999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1947758999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14978583                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14978583                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14978583                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14978583                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18033.970640                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18033.970640                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18033.970640                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18033.970640                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          560                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95857                       # number of writebacks
system.cpu1.icache.writebacks::total            95857                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12116                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12116                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95889                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95889                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95889                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95889                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1722307999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1722307999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1722307999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1722307999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006402                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006402                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17961.476280                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17961.476280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17961.476280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17961.476280                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95857                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14870578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14870578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       108005                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       108005                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1947758999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1947758999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14978583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14978583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18033.970640                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18033.970640                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95889                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95889                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1722307999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1722307999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006402                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17961.476280                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17961.476280                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994308                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14694216                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95857                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           153.293093                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319025000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994308                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999822                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30053055                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30053055                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25634907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25634907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25634907                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25634907                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4830056                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4830056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4830056                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4830056                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 546283449942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 546283449942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 546283449942                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 546283449942                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30464963                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30464963                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30464963                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30464963                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158545                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158545                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158545                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158545                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113100.852235                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113100.852235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113100.852235                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113100.852235                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4222201                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       627757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5496                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.093517                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.220706                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2089504                       # number of writebacks
system.cpu1.dcache.writebacks::total          2089504                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3498776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3498776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3498776                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3498776                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1331280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1331280                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1331280                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1331280                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 135787154578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 135787154578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 135787154578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 135787154578                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043699                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043699                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043699                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043699                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101997.441994                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101997.441994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101997.441994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101997.441994                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2089504                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21425595                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21425595                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2869363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2869363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 283952589000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 283952589000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24294958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24294958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98960.148646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98960.148646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2187368                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2187368                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       681995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       681995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  57644621500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  57644621500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028071                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028071                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84523.525099                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84523.525099                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4209312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4209312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1960693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1960693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 262330860942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 262330860942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6170005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6170005                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.317778                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.317778                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 133794.969912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 133794.969912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1311408                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1311408                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649285                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78142533078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78142533078                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120351.668494                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120351.668494                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5581000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.432337                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.432337                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22686.991870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22686.991870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          166                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       873500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.140598                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140598                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10918.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10918.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1156000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1156000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455026                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6720.930233                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6720.930233                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       999000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       999000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5946.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5946.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       328000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       317000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776003                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776003                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  82114363000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  82114363000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 105817.069006                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 105817.069006                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776003                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776003                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  81338360000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  81338360000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 104817.069006                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 104817.069006                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.768829                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28866617                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2107094                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.699729                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319036500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.768829                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         66840965                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        66840965                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1819210407500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84932590                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17883926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84305525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21009094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20448796                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1100                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           743                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1843                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11708748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11708748                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48054316                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36878279                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4616                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143638339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128373294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       287635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6287069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       184948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5914338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5100718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289838233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6128568320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5476343296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12271744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267443392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7890432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251777408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2213376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217358016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12363865984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47104879                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361312192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        143710214                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308227                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              134826076     93.82%     93.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8197741      5.70%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 182268      0.13%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 373692      0.26%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 130360      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     77      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          143710214                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193238177894                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2971944455                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92740429                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2557994543                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26125619                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64227640851                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71895008049                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3163335724                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         144134321                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            48020                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1958413090000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 510863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750260                       # Number of bytes of host memory used
host_op_rate                                   512477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5315.90                       # Real time elapsed on the host
host_tick_rate                               26186119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715692688                       # Number of instructions simulated
sim_ops                                    2724273087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139203                       # Number of seconds simulated
sim_ticks                                139202682500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.883279                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20472145                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22280599                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3757740                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37328894                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48375                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          70907                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22532                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40470467                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12739                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6759                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2829110                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19643148                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5712315                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         816728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58062881                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92750772                       # Number of instructions committed
system.cpu0.commit.committedOps              93152459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    246203488                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.378356                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.400650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    215244606     87.43%     87.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16464102      6.69%     94.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3382531      1.37%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2404244      0.98%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       777300      0.32%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       515061      0.21%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       595765      0.24%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1107564      0.45%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5712315      2.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    246203488                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84383                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91264209                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21420531                       # Number of loads committed
system.cpu0.commit.membars                     604147                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       604912      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67892536     72.88%     73.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8030      0.01%     73.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21426662     23.00%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3214478      3.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93152459                       # Class of committed instruction
system.cpu0.commit.refs                      24642104                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92750772                       # Number of Instructions Simulated
system.cpu0.committedOps                     93152459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.882294                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.882294                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            150187126                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               933140                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17542619                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165210864                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18194320                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 82460657                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2832367                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2832093                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3140969                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40470467                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12019059                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    236333528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               189301                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          456                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190881706                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 377                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          227                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7522058                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151385                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16719822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20520520                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.714017                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         256815439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.749159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.994746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               136745639     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67701666     26.36%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                37914163     14.76%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11854844      4.62%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1027613      0.40%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  856591      0.33%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  385698      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   40357      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  288868      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           256815439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2259                       # number of floating regfile writes
system.cpu0.idleCycles                       10519589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3081619                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26975825                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.496946                       # Inst execution rate
system.cpu0.iew.exec_refs                    38059884                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3310857                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76825681                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35129889                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            377809                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1828450                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3504479                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151117087                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34749027                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3105104                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132851124                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                626841                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10622977                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2832367                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11722128                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       801900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           63665                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13709358                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       282906                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           419                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       954906                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2126713                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99356578                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126124662                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799937                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79479040                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.471785                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126444315                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170469538                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95834222                       # number of integer regfile writes
system.cpu0.ipc                              0.346946                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.346946                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           607852      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96183765     70.75%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8426      0.01%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2296      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1544      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35841954     26.36%     97.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3308246      2.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            690      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             135956228                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3715                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7404                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3628                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3723                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1560831                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011480                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 898818     57.59%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                624175     39.99%     97.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                37741      2.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             136905492                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         530841053                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126121034                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        209078408                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 149950530                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                135956228                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1166557                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57964630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           559731                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        349829                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28649603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    256815439                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.529393                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.115355                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          186922314     72.78%     72.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           36873436     14.36%     87.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16328074      6.36%     93.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7612956      2.96%     96.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5399536      2.10%     98.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1337151      0.52%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1262829      0.49%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             906241      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             172902      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      256815439                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508561                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           647283                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           53046                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35129889                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3504479                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6854                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       267335028                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11070354                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              106005121                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69937020                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2510236                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22278267                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22025767                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               736381                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            204751363                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             158953324                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121698143                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 80358415                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2033999                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2832367                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27752610                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51761127                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3157                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       204748206                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      17588659                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            368063                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11033819                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        368060                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   391672115                       # The number of ROB reads
system.cpu0.rob.rob_writes                  313075748                       # The number of ROB writes
system.cpu0.timesIdled                         126114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2900                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.022069                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19746959                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20353059                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3510638                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35735967                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20506                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          26542                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6036                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38612957                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2142                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6480                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2661614                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18878588                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5674965                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         507589                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57068501                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88955375                       # Number of instructions committed
system.cpu1.commit.committedOps              89204636                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    230850645                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.386417                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.431315                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    202120238     87.55%     87.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15132278      6.56%     94.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2897250      1.26%     95.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2166391      0.94%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       699475      0.30%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       482776      0.21%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       573719      0.25%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1103553      0.48%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5674965      2.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    230850645                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28629                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87568938                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20629289                       # Number of loads committed
system.cpu1.commit.membars                     375450                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       375450      0.42%      0.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65698817     73.65%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            221      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20635769     23.13%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2493997      2.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89204636                       # Class of committed instruction
system.cpu1.commit.refs                      23129766                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88955375                       # Number of Instructions Simulated
system.cpu1.committedOps                     89204636                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.741011                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.741011                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            140694868                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               853141                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17088613                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             159837549                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15063969                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79744394                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2663389                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2687685                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3029632                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38612957                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10688853                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224797351                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               155116                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     182792602                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                7024834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.158362                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12886285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19767465                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.749680                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         241196252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.762576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.980850                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               125750966     52.14%     52.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64916084     26.91%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36903238     15.30%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11420367      4.73%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  893763      0.37%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  829446      0.34%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302515      0.13%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   29555      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  150318      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           241196252                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2631411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2906818                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26120948                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.526773                       # Inst execution rate
system.cpu1.iew.exec_refs                    36389846                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2578728                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               76967725                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34121796                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            231338                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1728898                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2699161                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146178585                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33811118                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3006105                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128441908                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                630564                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9504619                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2663389                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10616579                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       770730                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           50156                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13492507                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       198684                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           148                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       935587                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1971231                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97394541                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121787123                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.798297                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77749728                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.499480                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122101169                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164456978                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93199190                       # number of integer regfile writes
system.cpu1.ipc                              0.364829                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.364829                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           377106      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93592372     71.20%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34903544     26.55%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2574326      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             131448013                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1525501                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011605                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 905474     59.36%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                617332     40.47%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2695      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             132596408                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         506176275                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121787123                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        203152679                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 145458385                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131448013                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             720200                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56973949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           558496                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        212611                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     28140327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    241196252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.544984                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.135774                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          174527180     72.36%     72.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34403176     14.26%     86.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15916825      6.60%     93.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7391897      3.06%     96.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5336982      2.21%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1281028      0.53%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1258973      0.52%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             912938      0.38%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167253      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      241196252                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.539102                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           442613                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           32088                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34121796                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2699161                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1652                       # number of misc regfile reads
system.cpu1.numCycles                       243827663                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    34505220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              105118188                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67597035                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2538168                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19006790                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              21775218                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               748027                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            197844637                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153815118                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          118524420                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77665764                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1107820                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2663389                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             26532607                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                50927385                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       197844637                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10209514                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            220854                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10580366                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        220860                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   371439353                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302923859                       # The number of ROB writes
system.cpu1.timesIdled                          26340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.095387                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19251327                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20033560                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3394426                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34679064                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20626                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          25411                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4785                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37596952                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2023                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6486                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2600466                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18612283                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5649689                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         341667                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57052006                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87846399                       # Number of instructions committed
system.cpu2.commit.committedOps              88012721                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    225878391                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.389646                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.442386                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    197874967     87.60%     87.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14684910      6.50%     94.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2700203      1.20%     95.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2092499      0.93%     96.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       713171      0.32%     96.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       483847      0.21%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       573258      0.25%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1105847      0.49%     97.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5649689      2.50%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    225878391                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28738                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86499235                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20365403                       # Number of loads committed
system.cpu2.commit.membars                     251015                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       251015      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64992003     73.84%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            235      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20371889     23.15%     97.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2397197      2.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88012721                       # Class of committed instruction
system.cpu2.commit.refs                      22769086                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87846399                       # Number of Instructions Simulated
system.cpu2.committedOps                     88012721                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.718963                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.718963                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            136387521                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               797966                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            16937325                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             158523314                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14738573                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 79485253                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2602192                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2561199                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2974740                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   37596952                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10386627                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220216382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               140213                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     179748855                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6792304                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.157407                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12575674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19271953                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.752556                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236188279                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.762962                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.962110                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               122066446     51.68%     51.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64482911     27.30%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36518697     15.46%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11224091      4.75%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  879713      0.37%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  801779      0.34%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  103399      0.04%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   27980      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   83263      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236188279                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2662813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2848720                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25879508                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.533213                       # Inst execution rate
system.cpu2.iew.exec_refs                    36040863                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2482742                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               77167167                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             33837274                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            132123                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1728206                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2545584                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          144971107                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33558121                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3010446                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127358585                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                630220                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9199666                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2602192                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10305638                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       767275                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           50286                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13471871                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       141901                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           116                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       926884                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1921836                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 96744426                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120714792                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.798573                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77257480                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.505398                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121029049                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163017882                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92547264                       # number of integer regfile writes
system.cpu2.ipc                              0.367787                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.367787                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252645      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92991834     71.33%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 268      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34645649     26.58%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2478253      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130369031                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1512450                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011601                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 899754     59.49%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     59.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                611546     40.43%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1150      0.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131628836                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         499000844                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120714792                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        201929608                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 144537893                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130369031                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             433214                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56958386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           562053                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         91547                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     28083071                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236188279                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.551971                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.143077                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          170301430     72.10%     72.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           33746367     14.29%     86.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15906899      6.73%     93.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7311907      3.10%     96.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5307526      2.25%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1284584      0.54%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1253598      0.53%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             909211      0.38%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             166757      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236188279                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.545817                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           391482                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           34217                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            33837274                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2545584                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1630                       # number of misc regfile reads
system.cpu2.numCycles                       238851092                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    39479644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              105062995                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66851238                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2546624                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18608583                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              21686338                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               735530                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            196278018                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             152626640                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          117856719                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 77427520                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                877236                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2602192                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             26162026                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51005481                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       196278018                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6324963                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            122194                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10425348                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        122200                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365284017                       # The number of ROB reads
system.cpu2.rob.rob_writes                  300471371                       # The number of ROB writes
system.cpu2.timesIdled                          26410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.271956                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19097961                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20045732                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3466039                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34444689                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20496                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27605                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7109                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37315256                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2291                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6301                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2636441                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18542448                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5633541                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         315032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57396180                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87697196                       # Number of instructions committed
system.cpu3.commit.committedOps              87850181                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    226108301                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.388531                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.436091                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    197944997     87.54%     87.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14745943      6.52%     94.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2819656      1.25%     95.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2163464      0.96%     96.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       711611      0.31%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       492586      0.22%     96.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       578689      0.26%     97.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1017814      0.45%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5633541      2.49%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    226108301                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28673                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86361064                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20248383                       # Number of loads committed
system.cpu3.commit.membars                     230973                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       230973      0.26%      0.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64898567     73.87%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            243      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20254684     23.06%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2465332      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87850181                       # Class of committed instruction
system.cpu3.commit.refs                      22720016                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87697196                       # Number of Instructions Simulated
system.cpu3.committedOps                     87850181                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.725900                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.725900                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            136443007                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               833471                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            16905973                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             158727333                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14926403                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 79453995                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2638215                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2697755                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2995071                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37315256                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10354079                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    220372370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               129463                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     179494480                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6935626                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.156096                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12616390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19118457                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.750854                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236456691                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.760499                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.958598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               122331181     51.74%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                64750382     27.38%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36252734     15.33%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11227653      4.75%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  921412      0.39%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  808013      0.34%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   67224      0.03%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   27432      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   70660      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236456691                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2597083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2880769                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25836025                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.532838                       # Inst execution rate
system.cpu3.iew.exec_refs                    35989775                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2549817                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77667496                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33811284                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            105309                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1758090                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2591869                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145154238                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33439958                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3057976                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127376927                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                632656                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9130837                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2638215                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10243937                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       761011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           48831                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13562901                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       120236                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       927106                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1953663                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 96684636                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120723947                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.797933                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77147857                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.505007                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121039184                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163131691                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92546701                       # number of integer regfile writes
system.cpu3.ipc                              0.366851                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.366851                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           232654      0.18%      0.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93121329     71.39%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 246      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34534835     26.48%     98.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2545457      1.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130434903                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1508853                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011568                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 899660     59.63%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                606306     40.18%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2887      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             131711102                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         499393440                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120723947                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        202458414                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 144788705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130434903                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             365533                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57304057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           558090                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         50501                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     28321154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236456691                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.551623                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.142940                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          170616161     72.16%     72.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33568236     14.20%     86.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16043402      6.78%     93.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7339239      3.10%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5265424      2.23%     98.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1286737      0.54%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1262343      0.53%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             908485      0.38%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             166664      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236456691                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.545630                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           411547                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           41723                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33811284                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2591869                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1681                       # number of misc regfile reads
system.cpu3.numCycles                       239053774                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    39278477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              105314424                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66703958                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2526270                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18847163                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              21525542                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               724313                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            196750314                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             152905556                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118155207                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77365122                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1038982                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2638215                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26158472                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                51451249                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       196750314                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       6133295                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             93749                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10531667                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         93813                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   365710084                       # The number of ROB reads
system.cpu3.rob.rob_writes                  300872758                       # The number of ROB writes
system.cpu3.timesIdled                          25499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         13468174                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               470349                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14955081                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             523160                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                340469                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16887733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32917699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2925391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1010716                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10811183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8115973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23288461                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9126689                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16663239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       892363                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15138367                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            38911                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11512                       # Transaction distribution
system.membus.trans_dist::ReadExReq            172710                       # Transaction distribution
system.membus.trans_dist::ReadExResp           172132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16663242                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49753070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49753070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1134575424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1134575424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            45524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16886962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16886962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16886962                       # Request fanout histogram
system.membus.respLayer1.occupancy        86108865462                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41310075097                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1814                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          908                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    21781486.784141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   113868492.744005                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          908    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1820810500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            908                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119425092500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19777590000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10359029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10359029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10359029                       # number of overall hits
system.cpu2.icache.overall_hits::total       10359029                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27598                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27598                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27598                       # number of overall misses
system.cpu2.icache.overall_misses::total        27598                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2045902499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2045902499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2045902499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2045902499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10386627                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10386627                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10386627                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10386627                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002657                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002657                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002657                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002657                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74132.274042                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74132.274042                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74132.274042                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74132.274042                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2552                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    59.348837                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25510                       # number of writebacks
system.cpu2.icache.writebacks::total            25510                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2088                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2088                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2088                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2088                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25510                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25510                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25510                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25510                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1886104999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1886104999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1886104999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1886104999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002456                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002456                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 73935.907448                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 73935.907448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 73935.907448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 73935.907448                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25510                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10359029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10359029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27598                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27598                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2045902499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2045902499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10386627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10386627                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002657                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002657                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74132.274042                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74132.274042                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2088                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2088                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25510                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25510                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1886104999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1886104999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002456                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 73935.907448                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 73935.907448                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10506436                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25542                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           411.339598                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20798764                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20798764                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     22286789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22286789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     22286789                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22286789                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      9657584                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9657584                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      9657584                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9657584                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 784740107230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 784740107230                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 784740107230                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 784740107230                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31944373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31944373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31944373                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31944373                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.302325                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.302325                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.302325                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.302325                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81256.358446                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81256.358446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81256.358446                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81256.358446                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     44124294                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        51234                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           811275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            692                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.388825                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.037572                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2676209                       # number of writebacks
system.cpu2.dcache.writebacks::total          2676209                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      6956896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      6956896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      6956896                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      6956896                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2700688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2700688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2700688                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2700688                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 240967759869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 240967759869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 240967759869                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 240967759869                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084543                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084543                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084543                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084543                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89224.582724                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89224.582724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89224.582724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89224.582724                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2676203                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20582071                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20582071                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9047641                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9047641                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 724719781000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 724719781000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29629712                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29629712                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.305357                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.305357                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 80100.413025                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80100.413025                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6428761                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6428761                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2618880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2618880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 234532573000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 234532573000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.088387                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.088387                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89554.532090                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89554.532090                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1704718                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1704718                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       609943                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       609943                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  60020326230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60020326230                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2314661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2314661                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.263513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.263513                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98403.172477                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98403.172477                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       528135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       528135                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        81808                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        81808                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6435186869                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6435186869                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78662.073012                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78662.073012                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82263                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82263                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1441                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1441                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     49638500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     49638500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017215                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017215                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34447.258848                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34447.258848                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          573                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          573                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          868                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          868                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17426500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010370                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010370                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20076.612903                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20076.612903                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79321                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79321                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3051                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3051                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24138000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24138000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7911.504425                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7911.504425                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2997                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2997                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21291000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21291000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036384                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036384                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7104.104104                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7104.104104                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4044000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4044000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3894000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3894000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5180                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5180                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    125501998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    125501998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6486                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6486                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.798643                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.798643                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 24228.184942                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 24228.184942                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5179                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5179                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    120321998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    120321998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.798489                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.798489                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 23232.670014                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 23232.670014                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.995543                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25162400                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2697352                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.328556                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.995543                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968611                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968611                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         66931192                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        66931192                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1664                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    23620903.361345                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   122210132.952302                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          833    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1868241500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119526470000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  19676212500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10326293                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10326293                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10326293                       # number of overall hits
system.cpu3.icache.overall_hits::total       10326293                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27786                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27786                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27786                       # number of overall misses
system.cpu3.icache.overall_misses::total        27786                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2055638998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2055638998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2055638998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2055638998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10354079                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10354079                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10354079                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10354079                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002684                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002684                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002684                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002684                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73981.105521                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73981.105521                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73981.105521                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73981.105521                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2100                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    34.666667                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25668                       # number of writebacks
system.cpu3.icache.writebacks::total            25668                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2118                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2118                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2118                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2118                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25668                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25668                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25668                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25668                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1889089999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1889089999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1889089999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1889089999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002479                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002479                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002479                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002479                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73597.085827                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73597.085827                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73597.085827                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73597.085827                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25668                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10326293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10326293                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27786                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27786                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2055638998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2055638998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10354079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10354079                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002684                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002684                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73981.105521                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73981.105521                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2118                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2118                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25668                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25668                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1889089999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1889089999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73597.085827                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73597.085827                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10546311                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25700                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           410.362296                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20733826                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20733826                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     22297434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        22297434                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     22297434                       # number of overall hits
system.cpu3.dcache.overall_hits::total       22297434                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      9653732                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9653732                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      9653732                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9653732                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 789274043210                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 789274043210                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 789274043210                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 789274043210                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     31951166                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     31951166                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     31951166                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     31951166                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.302140                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.302140                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.302140                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.302140                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 81758.437380                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81758.437380                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 81758.437380                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81758.437380                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     43867836                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        61160                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           805310                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            787                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.473229                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.712834                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2665692                       # number of writebacks
system.cpu3.dcache.writebacks::total          2665692                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      6961219                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      6961219                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      6961219                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      6961219                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2692513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2692513                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2692513                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2692513                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 240592429472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 240592429472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 240592429472                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 240592429472                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.084270                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084270                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.084270                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084270                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 89356.088335                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89356.088335                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 89356.088335                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89356.088335                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2665682                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20550514                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20550514                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9011397                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9011397                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 727246619500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 727246619500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29561911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29561911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.304831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.304831                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80702.983067                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80702.983067                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6408640                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6408640                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2602757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2602757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 233801020000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 233801020000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088044                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088044                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89828.216772                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89828.216772                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1746920                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1746920                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       642335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       642335                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  62027423710                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  62027423710                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2389255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2389255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.268843                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.268843                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 96565.536223                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96565.536223                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       552579                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       552579                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89756                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89756                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6791409472                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6791409472                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75665.242123                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75665.242123                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        75747                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        75747                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1433                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1433                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42542000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42542000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        77180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        77180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.018567                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.018567                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29687.369156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29687.369156                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          599                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          599                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          834                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          834                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16023500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16023500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.010806                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.010806                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19212.829736                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19212.829736                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        72720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        72720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3216                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3216                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25240000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25240000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        75936                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        75936                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.042351                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042351                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7848.258706                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7848.258706                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3124                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22245000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22245000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.041140                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.041140                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7120.678617                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7120.678617                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3501000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3501000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3372000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3372000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1314                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1314                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4987                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4987                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    114167500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    114167500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6301                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6301                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.791462                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.791462                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 22893.021857                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 22893.021857                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4985                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4985                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    109180500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    109180500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.791144                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.791144                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 21901.805416                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 21901.805416                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.904034                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25153208                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2687634                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.358867                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.904034                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.965751                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965751                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         66908775                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        66908775                       # Number of data accesses
system.cpu0.numPwrStateTransitions                512                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          256                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21622285.156250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   127765650.471873                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          256    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1541801000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            256                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   133667377500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5535305000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11885285                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11885285                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11885285                       # number of overall hits
system.cpu0.icache.overall_hits::total       11885285                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       133771                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        133771                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       133771                       # number of overall misses
system.cpu0.icache.overall_misses::total       133771                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8521540987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8521540987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8521540987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8521540987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12019056                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12019056                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12019056                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12019056                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011130                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011130                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63702.454097                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63702.454097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63702.454097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63702.454097                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16021                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          324                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              269                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.557621                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          162                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       123176                       # number of writebacks
system.cpu0.icache.writebacks::total           123176                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10594                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10594                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10594                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10594                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       123177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       123177                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       123177                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       123177                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7903893988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7903893988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7903893988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7903893988                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010248                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010248                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010248                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010248                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64166.962891                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64166.962891                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64166.962891                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64166.962891                       # average overall mshr miss latency
system.cpu0.icache.replacements                123176                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11885285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11885285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       133771                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       133771                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8521540987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8521540987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12019056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12019056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63702.454097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63702.454097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10594                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10594                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       123177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       123177                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7903893988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7903893988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010248                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64166.962891                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64166.962891                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12009852                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           123208                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.476235                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24161288                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24161288                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23415792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23415792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23415792                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23415792                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10239710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10239710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10239710                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10239710                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 820298750181                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 820298750181                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 820298750181                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 820298750181                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33655502                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33655502                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33655502                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33655502                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.304251                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.304251                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.304251                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.304251                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80109.568550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80109.568550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80109.568550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80109.568550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46203210                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        52521                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           857066                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            696                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.908579                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.461207                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2858214                       # number of writebacks
system.cpu0.dcache.writebacks::total          2858214                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7357013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7357013                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7357013                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7357013                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2882697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2882697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2882697                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2882697                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 253953049600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 253953049600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 253953049600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 253953049600                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085653                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085653                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085653                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88095.644322                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88095.644322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88095.644322                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88095.644322                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2858209                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     21416245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21416245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9226599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9226599                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 734517075500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 734517075500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30642844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30642844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.301101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.301101                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79608.648376                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79608.648376                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6499194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6499194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2727405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2727405                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 242128251500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 242128251500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089006                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88776.053245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88776.053245                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1999547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1999547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1013111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1013111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  85781674681                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  85781674681                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3012658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3012658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.336285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.336285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84671.546041                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84671.546041                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       857819                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       857819                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155292                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155292                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11824798100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11824798100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051547                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76145.571568                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76145.571568                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       200643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       200643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2598                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2598                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69482000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69482000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       203241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       203241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26744.418784                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26744.418784                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2192                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2192                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          406                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          406                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001998                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001998                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10261.083744                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10261.083744                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       198248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       198248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3862                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3862                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     46748500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     46748500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       202110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       202110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.019108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.019108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12104.738477                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12104.738477                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3765                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3765                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     43013500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     43013500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018628                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018628                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11424.568393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11424.568393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       648000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       648000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       618000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       618000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4527                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    111823500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    111823500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6759                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.669774                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.669774                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24701.457919                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24701.457919                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    107233000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    107233000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.669330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.669330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23703.138815                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23703.138815                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.789605                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26710445                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2876695                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.285115                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.789605                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71011887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71011887                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               47225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              867623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              842479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              837807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              832535                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3452918                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              47225                       # number of overall hits
system.l2.overall_hits::.cpu0.data             867623                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8370                       # number of overall hits
system.l2.overall_hits::.cpu1.data             842479                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8400                       # number of overall hits
system.l2.overall_hits::.cpu2.data             837807                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8479                       # number of overall hits
system.l2.overall_hits::.cpu3.data             832535                       # number of overall hits
system.l2.overall_hits::total                 3452918                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             75951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1986133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1860725                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1839742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17189                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1833577                       # number of demand (read+write) misses
system.l2.demand_misses::total                7647761                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            75951                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1986133                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17334                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1860725                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17110                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1839742                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17189                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1833577                       # number of overall misses
system.l2.overall_misses::total               7647761                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7196369900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 234494623622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1754975933                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223656962151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1741238409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 222262633641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1741558395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 221929198908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     914777560959                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7196369900                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 234494623622                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1754975933                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223656962151                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1741238409                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 222262633641                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1741558395                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 221929198908                       # number of overall miss cycles
system.l2.overall_miss_latency::total    914777560959                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          123176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2853756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2703204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2677549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2666112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11100679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         123176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2853756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2703204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2677549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2666112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11100679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.616606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.695972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.674370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.688341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.670717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.687099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.669667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.687734                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.688945                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.616606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.695972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.674370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.688341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.670717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.687099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.669667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.687734                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.688945                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94750.166555                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118065.921880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101244.717492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120198.826883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101767.294506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120811.849510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101318.191576                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121036.203502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119613.774667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94750.166555                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118065.921880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101244.717492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120198.826883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101767.294506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120811.849510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101318.191576                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121036.203502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119613.774667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           18570805                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1487009                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      12.488697                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9424569                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              892357                       # number of writebacks
system.l2.writebacks::total                    892357                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         297614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         253060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         248845                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         246930                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1059420                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        297614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        253060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        248845                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        246930                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1059420                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        75145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1688519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1607665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1590897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1586647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6588341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        75145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1688519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1607665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1590897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1586647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     11351055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17939396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6391584419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 196903976583                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1256730970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 189696857638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1224664447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 188711374315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1250993426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 188231792282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 773667974080                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6391584419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 196903976583                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1256730970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 189696857638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1224664447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 188711374315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1250993426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 188231792282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1074048755340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1847716729420                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.610062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.591683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.517040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.594726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.503254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.594162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.519713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.595116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.610062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.591683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.517040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.594726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.503254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.594162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.519713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.595116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.616063                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85056.682667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116613.420745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94562.149737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117995.264958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 95393.709846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118619.479649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93777.618141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118634.953006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117429.861946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85056.682667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116613.420745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94562.149737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117995.264958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 95393.709846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118619.479649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93777.618141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118634.953006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94621.051113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102997.711262                       # average overall mshr miss latency
system.l2.replacements                       23907752                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1236703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1236703                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1236710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1236710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7875941                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7875941                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7875948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7875948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     11351055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       11351055                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1074048755340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1074048755340                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94621.051113                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94621.051113                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1157                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4884                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           961                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           845                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           726                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3269                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3132000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1281997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       852499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       877000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6143496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1972                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.443880                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.396156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.385555                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.373732                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3259.105099                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1517.156213                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1174.241047                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1189.959294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1879.319670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          958                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          835                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          732                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19246487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17180992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14634988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     14910494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     65972961                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.442494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.391467                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.383431                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.371197                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.398258                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.278706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20576.038323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20270.066482                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20369.527322                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20318.127810                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           154                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           140                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                521                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1033                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          369                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          397                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3536500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1967500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2090000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1133000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      8727000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          526                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          487                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          537                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.870261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.792776                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.757700                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.739292                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.809646                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3423.523717                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4718.225420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5663.956640                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2853.904282                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3938.176895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            41                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1022                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          407                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20950996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8671999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8127000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45869495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.860994                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.773764                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.733060                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.724395                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.794666                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20499.996086                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21307.122850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22743.697479                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20892.030848                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21089.422989                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            31052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25549                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107267                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         111823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          52768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          49491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          52770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              266852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11046396165                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6219055179                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5956997679                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6257779696                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29480228719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       142875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        73347                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        79580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.782663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.673775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.674752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.663106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98784.652218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117856.564187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120365.272049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118585.933220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110474.078212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51754                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15684                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13351                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        15589                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            96378                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        60069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        36140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        37181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6690542705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4606279734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4459286214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4618470231                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20374578884                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.420430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.473511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.492726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.467215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111380.956983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 124212.051936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123389.214555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124215.869154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119517.221887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         47225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              72474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        75951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7196369900                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1754975933                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1741238409                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1741558395                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12434142637                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       123176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         200058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.616606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.674370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.670717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.669667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.637735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94750.166555                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101244.717492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101767.294506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101318.191576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97458.479410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          806                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4044                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3849                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12971                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        75145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13340                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6391584419                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1256730970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1224664447                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1250993426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10123973262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.610062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.517040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.503254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.519713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.572899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85056.682667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94562.149737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 95393.709846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93777.618141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88331.805834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       836571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       816930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       813951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       805725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3273177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1874310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1807957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1790251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1780807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7253325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 223448227457                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 217437906972                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 216305635962                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 215671419212                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 872863189603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2710881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2624887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2604202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2586532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10526502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.691403                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.688775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.687447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.688492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.689054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119216.259561                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120267.189414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120824.195022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121108.811461                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120339.732413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       245860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       237376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       235494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       231341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       950071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1628450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1570581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1554757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1549466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6303254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 190213433878                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 185090577904                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 184252088101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 183613322051                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 743169421934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.600709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.598342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.597019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.599052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116806.431808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117848.476394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118508.608163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118501.033292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117902.502729                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          236                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               295                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1081                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          231                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1413                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     46828999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2685499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       113500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1095499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     50723497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1317                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           77                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1708                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.820805                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833935                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.783784                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.935065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.827283                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 43320.073080                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11625.536797                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3913.793103                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15215.263889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35897.733192                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          808                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          865                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5739463                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4001498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       541000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1060999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11342960                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.207289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.707581                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.729730                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.675325                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.320843                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21023.673993                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20415.806122                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20037.037037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20403.826923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20698.832117                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999816                       # Cycle average of tags in use
system.l2.tags.total_refs                    29407186                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23908937                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.502816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.244095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.285017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.025671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.091160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.040157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.090641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.971495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.662375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.320356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.047502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.046430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.479100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 185724337                       # Number of tag accesses
system.l2.tags.data_accesses                185724337                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4809344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     108314560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        850624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     103048256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        821696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     101972864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        853760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     101702016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    655090624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1077463744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4809344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       850624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       821696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       853760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7335424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     57111232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        57111232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          75146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1692415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1610129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1593326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1589094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10235791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16835371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       892363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             892363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34549219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        778106844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6110687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        740274930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5902875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        732549561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6133215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        730603852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4706020116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7740251299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34549219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6110687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5902875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6133215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52695996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      410273933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            410273933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      410273933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34549219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       778106844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6110687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       740274930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5902875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       732549561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6133215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       730603852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4706020116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8150525231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    829682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     75147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1665065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1587695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1569633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1567207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10214082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447455250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19331015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             784795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16835374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     892370                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16835374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   892370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 117075                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62688                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            576278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            611009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            603925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            641313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            912486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1233232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1200908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1725675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2826352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2234838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1269866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           567452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           568558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           596819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           566580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           583008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47645                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 932479452858                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                83591495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1245947559108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55775.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74525.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13999092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  754318                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16835374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               892370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  252553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  318931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  413862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  465149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  514352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  549713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  594866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  654217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  829182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1857156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4198003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3266091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 910776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 647850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 424538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 241543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 114193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  38567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  19845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2794570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.875901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.141253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.814600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       382051     13.67%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1021855     36.57%     50.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       348733     12.48%     62.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       220396      7.89%     70.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       115765      4.14%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        74183      2.65%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59450      2.13%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46101      1.65%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       526036     18.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2794570                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     325.999727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    153.809425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    504.092277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         40259     78.50%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         8070     15.74%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         2036      3.97%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          594      1.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          196      0.38%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           57      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           15      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            9      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            8      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311           18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.165966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47458     92.54%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              283      0.55%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2201      4.29%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              988      1.93%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              290      0.57%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1069971136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7492800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53099776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1077463936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57111680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7686.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7740.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    410.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        63.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    60.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  139202660000                       # Total gap between requests
system.mem_ctrls.avgGap                       7852.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4809408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    106564160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       850624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    101612480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       821696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    100456512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       853760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    100301248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    653701248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53099776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34549679.026479966938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 765532373.989991188049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6110686.839673509821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 729960645.693735122681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5902874.752431584522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 721656437.906647324562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6133215.141166550107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 720541057.102114319801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4696039158.584461212158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381456557.060241997242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        75147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1692415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1610129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1593326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1589094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10235793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       892370                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3263755647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 126049453280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    695079138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 122193590006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    682335549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 121908708657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    687373345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 121595781398                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 748871482088                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4189204990168                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43431.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74479.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52296.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75890.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     53145.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76512.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51527.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76518.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73162.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4694470.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10345060320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5498526165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         65784197220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2075936580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10988533920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62237327580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1043448960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157973030745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1134.841857                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2095108799                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4648280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132459293701                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9608190900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5106866985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53584457640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2255045220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10988533920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61837276500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1380334080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       144760705245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1039.927555                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2920812773                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4648280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131633589727                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1856                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          929                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18610672.766415                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   88508965.941408                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          929    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1631314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            929                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   121913367500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17289315000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10661427                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10661427                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10661427                       # number of overall hits
system.cpu1.icache.overall_hits::total       10661427                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27425                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27425                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27425                       # number of overall misses
system.cpu1.icache.overall_misses::total        27425                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2052657999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2052657999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2052657999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2052657999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10688852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10688852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10688852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10688852                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002566                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002566                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002566                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002566                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74846.235150                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74846.235150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74846.235150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74846.235150                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2225                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.744186                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25704                       # number of writebacks
system.cpu1.icache.writebacks::total            25704                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1721                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1721                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25704                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25704                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25704                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1899650999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1899650999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1899650999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1899650999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002405                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002405                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002405                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002405                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73904.878579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73904.878579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73904.878579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73904.878579                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25704                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10661427                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10661427                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27425                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2052657999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2052657999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10688852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10688852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002566                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002566                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74846.235150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74846.235150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1721                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1721                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25704                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1899650999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1899650999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73904.878579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73904.878579                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10959382                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25736                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           425.838592                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21403408                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21403408                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     22471536                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22471536                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     22471536                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22471536                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9719373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9719373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9719373                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9719373                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 786102728222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 786102728222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 786102728222                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 786102728222                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32190909                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32190909                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32190909                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32190909                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.301929                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.301929                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.301929                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.301929                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80879.983536                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80879.983536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80879.983536                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80879.983536                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     44364769                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59691                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           815465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            750                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.404259                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.588000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2702548                       # number of writebacks
system.cpu1.dcache.writebacks::total          2702548                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6988736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6988736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6988736                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6988736                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2730637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2730637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2730637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2730637                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 242497683922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 242497683922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 242497683922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 242497683922                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084826                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084826                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084826                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084826                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88806.268985                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88806.268985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88806.268985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88806.268985                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2702538                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20732669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20732669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9088250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9088250                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 725446713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 725446713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29820919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29820919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.304761                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.304761                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79822.486507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79822.486507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6446920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6446920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2641330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2641330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 235741737500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 235741737500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89251.149042                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89251.149042                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1738867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1738867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       631123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       631123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60656015222                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60656015222                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2369990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2369990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.266298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.266298                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96108.072788                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96108.072788                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       541816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       541816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89307                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89307                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6755946422                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6755946422                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037682                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 75648.565308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75648.565308                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       123763                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       123763                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1322                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1322                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42397000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42397000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       125085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       125085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010569                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010569                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32070.347958                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32070.347958                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          537                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          537                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          785                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          785                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13758500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006276                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006276                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17526.751592                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17526.751592                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       121205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       121205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2656                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2656                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23603500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23603500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       123861                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       123861                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021443                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021443                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8886.859940                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8886.859940                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2615                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2615                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     21131500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21131500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021112                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8080.879541                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8080.879541                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3831500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3831500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1233                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1233                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5247                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5247                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    118857999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    118857999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6480                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6480                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.809722                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.809722                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22652.563179                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22652.563179                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5247                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5247                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    113610999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    113610999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.809722                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.809722                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21652.563179                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21652.563179                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.285483                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25460853                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2725467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.341831                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.285483                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67618108                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67618108                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 139202682500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10789099                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2129067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9865937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23015399                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17290578                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           43787                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12049                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          55836                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           395828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          395828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200058                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10589075                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1708                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1708                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       369528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8608243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8148231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8066137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8036104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33458889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15766528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    365564928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3290112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345967360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3265280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    342639296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3285504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    341234368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1421013376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41328022                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62534336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53014712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.266329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.578620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41625867     78.52%     78.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9513784     17.95%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1128828      2.13%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 637010      1.20%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 109223      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53014712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23195378200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4078955094                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40341809                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4064958924                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40391125                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4347226649                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         185030373                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4121332294                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40498603                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12011                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
