m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests
valuGroupDecoder
!s110 1699731533
!i10b 1
!s100 m]<eUT3>[N8cBAg[M9G_E3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ImJ6@z<BEb:a?Q=;=k<mP;2
R0
w1699731447
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 19
L0 34 93
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OT;L;2020.3;71
r1
!s85 0
31
Z4 !s108 1699731533.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tCvgOpt 0
nalu@group@decoder
valuGroupDecoderTests
Z7 !s110 1699731534
!i10b 1
!s100 hRUjHF3ijlP8jHEPMPDS>2
R1
IfKjYkVEUCHV:Y8oI262I50
R0
w1699731525
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v
!i122 21
L0 5 172
R2
R3
r1
!s85 0
31
!s108 1699731534.000000
!s107 C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/test/aluGroupDecoderTests.v|
!s101 -O0
!i113 1
R5
R6
nalu@group@decoder@tests
vinstructionPhaseDecoder
R7
!i10b 1
!s100 ]0<3GOeP?_j5b8IjW`>Dn1
R1
I:9k2iHUdb2NUkQEQBGGJl1
R0
w1698776406
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 20
L0 3 74
R2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R5
R6
ninstruction@phase@decoder
