Classic Timing Analyzer report for lab3-datapath
Mon May 06 10:25:09 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                               ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.335 ns                         ; S/L_A                              ; reg2:inst1|74195:inst1|18 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.359 ns                        ; Flag:inst3|7476:inst21|8~_emulated ; S2[4]                     ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.274 ns                         ; SET                                ; S2[4]                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.199 ns                         ; A1_B                               ; reg2:inst|74195:inst1|15  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 297.18 MHz ( period = 3.365 ns ) ; Flag:inst3|7476:inst21|8~_emulated ; reg2:inst1|74195:inst1|18 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                    ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SF              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; Flag:inst3|7476:inst21|8~_emulated ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 326.69 MHz ( period = 3.061 ns )               ; Flag:inst3|7476:inst21|8~_emulated ; reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; Flag:inst3|7476:inst21|8~_emulated ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; reg2:inst|74195:inst1|17           ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.883 ns                ;
; N/A   ; 337.38 MHz ( period = 2.964 ns )               ; reg2:inst1|74195:inst1|15          ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; 344.23 MHz ( period = 2.905 ns )               ; reg2:inst|74195:inst1|15           ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 356.63 MHz ( period = 2.804 ns )               ; reg2:inst|74195:inst1|15           ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.889 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; reg2:inst|74195:inst1|15           ; reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.668 ns                ;
; N/A   ; 362.98 MHz ( period = 2.755 ns )               ; reg2:inst1|74195:inst1|17          ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; reg2:inst1|74195:inst1|15          ; reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.652 ns                ;
; N/A   ; 365.90 MHz ( period = 2.733 ns )               ; reg2:inst1|74195:inst1|15          ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns )               ; reg2:inst|74195:inst1|15           ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; 381.97 MHz ( period = 2.618 ns )               ; reg2:inst1|74195:inst1|15          ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; 384.32 MHz ( period = 2.602 ns )               ; reg2:inst|74195:inst1|16           ; reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 385.51 MHz ( period = 2.594 ns )               ; reg2:inst|74195:inst1|16           ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.495 ns                ;
; N/A   ; 399.36 MHz ( period = 2.504 ns )               ; reg2:inst|74195:inst1|16           ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; 400.00 MHz ( period = 2.500 ns )               ; reg2:inst|74195:inst1|16           ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; 407.33 MHz ( period = 2.455 ns )               ; reg2:inst|74195:inst1|18           ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 409.17 MHz ( period = 2.444 ns )               ; reg2:inst1|74195:inst1|16          ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; 428.27 MHz ( period = 2.335 ns )               ; reg2:inst|74195:inst1|17           ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 2.236 ns                ;
; N/A   ; 434.03 MHz ( period = 2.304 ns )               ; reg2:inst1|74195:inst1|16          ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 2.090 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|15          ; reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|17          ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|17           ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|18          ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|16          ; reg2:inst1|74195:inst1|17          ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|18          ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|17          ; Flag:inst3|7476:inst21|8~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|18           ; reg2:inst1|74195:inst1|18          ; CLK        ; CLK      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst1|74195:inst1|16          ; reg2:inst1|74195:inst1|16          ; CLK        ; CLK      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|15           ; reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|15           ; reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|17           ; reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|16           ; reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 0.691 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|18           ; reg2:inst1|74195:inst1|15          ; CLK        ; CLK      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|18           ; reg2:inst|74195:inst1|18           ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|15           ; reg2:inst|74195:inst1|15           ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|16           ; reg2:inst|74195:inst1|16           ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; reg2:inst|74195:inst1|17           ; reg2:inst|74195:inst1|17           ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; tsu                                                                                       ;
+-------+--------------+------------+-------+------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                 ; To Clock ;
+-------+--------------+------------+-------+------------------------------------+----------+
; N/A   ; None         ; 4.335 ns   ; S/L_A ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 4.335 ns   ; S/L_A ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 4.335 ns   ; S/L_A ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 3.943 ns   ; S/L_B ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; 3.943 ns   ; S/L_B ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; 3.943 ns   ; S/L_B ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; 3.943 ns   ; S/L_B ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; 3.884 ns   ; S/L_A ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 2.312 ns   ; M     ; Flag:inst3|7476:inst21|8~_emulated ; SF       ;
; N/A   ; None         ; 1.617 ns   ; M     ; Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A   ; None         ; 1.280 ns   ; SET   ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 1.047 ns   ; CLR   ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 0.976 ns   ; SET   ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 0.964 ns   ; SET   ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 0.743 ns   ; CLR   ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 0.731 ns   ; CLR   ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; 0.720 ns   ; I[3]  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; 0.660 ns   ; I[1]  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; 0.596 ns   ; I[3]  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; 0.258 ns   ; I[0]  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; 0.025 ns   ; I[2]  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; -0.048 ns  ; I[1]  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; -0.067 ns  ; A0_A  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; -0.067 ns  ; A0_A  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; -0.073 ns  ; A0_A  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; -0.113 ns  ; I[2]  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; -0.133 ns  ; I[0]  ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; -0.221 ns  ; JK    ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; -0.224 ns  ; A1_A  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A   ; None         ; -0.224 ns  ; A1_A  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A   ; None         ; -0.230 ns  ; A1_A  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A   ; None         ; -0.303 ns  ; A1_A  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; -0.425 ns  ; A0_A  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A   ; None         ; -0.934 ns  ; A0_B  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; -0.934 ns  ; A0_B  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; -0.937 ns  ; A0_B  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; -0.942 ns  ; A0_B  ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A   ; None         ; -0.961 ns  ; A1_B  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A   ; None         ; -0.961 ns  ; A1_B  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A   ; None         ; -0.964 ns  ; A1_B  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A   ; None         ; -0.969 ns  ; A1_B  ; reg2:inst|74195:inst1|15           ; CLK      ;
+-------+--------------+------------+-------+------------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To    ; From Clock ;
+-------+--------------+------------+------------------------------------+-------+------------+
; N/A   ; None         ; 11.359 ns  ; Flag:inst3|7476:inst21|8~_emulated ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.976 ns  ; reg2:inst|74195:inst1|17           ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.958 ns  ; reg2:inst1|74195:inst1|15          ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.899 ns  ; reg2:inst|74195:inst1|15           ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.749 ns  ; reg2:inst1|74195:inst1|17          ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.664 ns  ; Flag:inst3|7476:inst21|8~_emulated ; S2[4] ; SF         ;
; N/A   ; None         ; 10.588 ns  ; reg2:inst|74195:inst1|16           ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.353 ns  ; Flag:inst3|7476:inst21|8~_emulated ; S2[2] ; CLK        ;
; N/A   ; None         ; 10.298 ns  ; reg2:inst1|74195:inst1|16          ; S2[4] ; CLK        ;
; N/A   ; None         ; 10.059 ns  ; reg2:inst|74195:inst1|15           ; S2[2] ; CLK        ;
; N/A   ; None         ; 10.043 ns  ; reg2:inst1|74195:inst1|15          ; S2[2] ; CLK        ;
; N/A   ; None         ; 9.971 ns   ; Flag:inst3|7476:inst21|8~_emulated ; S2[3] ; CLK        ;
; N/A   ; None         ; 9.958 ns   ; reg2:inst|74195:inst1|15           ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.894 ns   ; reg2:inst|74195:inst1|16           ; S2[2] ; CLK        ;
; N/A   ; None         ; 9.772 ns   ; reg2:inst1|74195:inst1|15          ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.695 ns   ; reg2:inst|74195:inst1|16           ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.658 ns   ; Flag:inst3|7476:inst21|8~_emulated ; S2[2] ; SF         ;
; N/A   ; None         ; 9.655 ns   ; reg2:inst1|74195:inst1|15          ; S2[3] ; CLK        ;
; N/A   ; None         ; 9.596 ns   ; reg2:inst|74195:inst1|15           ; S2[3] ; CLK        ;
; N/A   ; None         ; 9.548 ns   ; reg2:inst|74195:inst1|15           ; S1[3] ; CLK        ;
; N/A   ; None         ; 9.427 ns   ; reg2:inst1|74195:inst1|16          ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.422 ns   ; reg2:inst|74195:inst1|16           ; S2[3] ; CLK        ;
; N/A   ; None         ; 9.362 ns   ; reg2:inst1|74195:inst1|15          ; S1[3] ; CLK        ;
; N/A   ; None         ; 9.276 ns   ; Flag:inst3|7476:inst21|8~_emulated ; S2[3] ; SF         ;
; N/A   ; None         ; 9.264 ns   ; Flag:inst3|7476:inst21|8~_emulated ; Q     ; CLK        ;
; N/A   ; None         ; 9.262 ns   ; reg2:inst|74195:inst1|15           ; S1[2] ; CLK        ;
; N/A   ; None         ; 9.257 ns   ; reg2:inst|74195:inst1|17           ; S2[3] ; CLK        ;
; N/A   ; None         ; 9.239 ns   ; reg2:inst|74195:inst1|17           ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.188 ns   ; reg2:inst1|74195:inst1|16          ; S1[3] ; CLK        ;
; N/A   ; None         ; 9.133 ns   ; reg2:inst1|74195:inst1|17          ; S1[4] ; CLK        ;
; N/A   ; None         ; 9.111 ns   ; reg2:inst|74195:inst1|16           ; S1[3] ; CLK        ;
; N/A   ; None         ; 9.101 ns   ; reg2:inst|74195:inst1|16           ; S1[2] ; CLK        ;
; N/A   ; None         ; 9.032 ns   ; reg2:inst1|74195:inst1|17          ; S2[3] ; CLK        ;
; N/A   ; None         ; 8.964 ns   ; reg2:inst1|74195:inst1|16          ; S2[3] ; CLK        ;
; N/A   ; None         ; 8.950 ns   ; reg2:inst1|74195:inst1|15          ; S1[2] ; CLK        ;
; N/A   ; None         ; 8.913 ns   ; reg2:inst1|74195:inst1|15          ; S1[1] ; CLK        ;
; N/A   ; None         ; 8.883 ns   ; reg2:inst|74195:inst1|18           ; S2[4] ; CLK        ;
; N/A   ; None         ; 8.875 ns   ; reg2:inst1|74195:inst1|15          ; S2[1] ; CLK        ;
; N/A   ; None         ; 8.839 ns   ; reg2:inst|74195:inst1|18           ; S1[4] ; CLK        ;
; N/A   ; None         ; 8.837 ns   ; reg2:inst|74195:inst1|17           ; S1[3] ; CLK        ;
; N/A   ; None         ; 8.734 ns   ; reg2:inst1|74195:inst1|17          ; S1[3] ; CLK        ;
; N/A   ; None         ; 8.716 ns   ; reg2:inst1|74195:inst1|18          ; S1[4] ; CLK        ;
; N/A   ; None         ; 8.669 ns   ; reg2:inst1|74195:inst1|18          ; S2[4] ; CLK        ;
; N/A   ; None         ; 8.665 ns   ; reg2:inst1|74195:inst1|16          ; S2[2] ; CLK        ;
; N/A   ; None         ; 8.637 ns   ; reg2:inst|74195:inst1|15           ; S1[1] ; CLK        ;
; N/A   ; None         ; 8.606 ns   ; reg2:inst1|74195:inst1|16          ; S1[2] ; CLK        ;
; N/A   ; None         ; 8.599 ns   ; reg2:inst|74195:inst1|15           ; S2[1] ; CLK        ;
; N/A   ; None         ; 8.569 ns   ; Flag:inst3|7476:inst21|8~_emulated ; Q     ; SF         ;
; N/A   ; None         ; 8.157 ns   ; reg2:inst1|74195:inst1|15          ; LA[0] ; CLK        ;
; N/A   ; None         ; 8.123 ns   ; reg2:inst1|74195:inst1|17          ; LA[2] ; CLK        ;
; N/A   ; None         ; 8.087 ns   ; reg2:inst1|74195:inst1|18          ; LA[3] ; CLK        ;
; N/A   ; None         ; 8.068 ns   ; reg2:inst1|74195:inst1|16          ; LA[1] ; CLK        ;
; N/A   ; None         ; 7.965 ns   ; reg2:inst|74195:inst1|17           ; LB[2] ; CLK        ;
; N/A   ; None         ; 7.949 ns   ; reg2:inst|74195:inst1|15           ; LB[0] ; CLK        ;
; N/A   ; None         ; 7.753 ns   ; reg2:inst|74195:inst1|18           ; LB[3] ; CLK        ;
; N/A   ; None         ; 7.729 ns   ; reg2:inst|74195:inst1|16           ; LB[1] ; CLK        ;
+-------+--------------+------------+------------------------------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 9.274 ns        ; SET  ; S2[4] ;
; N/A   ; None              ; 9.041 ns        ; CLR  ; S2[4] ;
; N/A   ; None              ; 8.771 ns        ; M    ; S1[4] ;
; N/A   ; None              ; 8.361 ns        ; M    ; S1[3] ;
; N/A   ; None              ; 8.268 ns        ; SET  ; S2[2] ;
; N/A   ; None              ; 8.035 ns        ; CLR  ; S2[2] ;
; N/A   ; None              ; 7.946 ns        ; M    ; S1[2] ;
; N/A   ; None              ; 7.886 ns        ; SET  ; S2[3] ;
; N/A   ; None              ; 7.653 ns        ; CLR  ; S2[3] ;
; N/A   ; None              ; 7.179 ns        ; SET  ; Q     ;
; N/A   ; None              ; 6.946 ns        ; CLR  ; Q     ;
+-------+-------------------+-----------------+------+-------+


+-------------------------------------------------------------------------------------------------+
; th                                                                                              ;
+---------------+-------------+-----------+-------+------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                 ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------+----------+
; N/A           ; None        ; 1.199 ns  ; A1_B  ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; 1.194 ns  ; A1_B  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; 1.191 ns  ; A1_B  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; 1.191 ns  ; A1_B  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; 1.172 ns  ; A0_B  ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; 1.167 ns  ; A0_B  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; 1.164 ns  ; A0_B  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; 1.164 ns  ; A0_B  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; 0.926 ns  ; A0_A  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; 0.807 ns  ; A1_A  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; 0.751 ns  ; A1_A  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; 0.739 ns  ; A1_A  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; 0.736 ns  ; A1_A  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; 0.451 ns  ; JK    ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; 0.363 ns  ; I[0]  ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; 0.343 ns  ; I[2]  ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; 0.303 ns  ; A0_A  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; 0.297 ns  ; A0_A  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; 0.297 ns  ; A0_A  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; 0.278 ns  ; I[1]  ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; 0.205 ns  ; I[2]  ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.028 ns ; I[0]  ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -0.176 ns ; CLR   ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.272 ns ; CLR   ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.314 ns ; M     ; Flag:inst3|7476:inst21|8~_emulated ; CLK      ;
; N/A           ; None        ; -0.366 ns ; I[3]  ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; -0.409 ns ; SET   ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -0.430 ns ; I[1]  ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.490 ns ; I[3]  ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.505 ns ; SET   ; reg2:inst1|74195:inst1|18          ; CLK      ;
; N/A           ; None        ; -0.513 ns ; CLR   ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -0.746 ns ; SET   ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -1.009 ns ; M     ; Flag:inst3|7476:inst21|8~_emulated ; SF       ;
; N/A           ; None        ; -3.654 ns ; S/L_A ; reg2:inst1|74195:inst1|15          ; CLK      ;
; N/A           ; None        ; -3.713 ns ; S/L_B ; reg2:inst|74195:inst1|18           ; CLK      ;
; N/A           ; None        ; -3.713 ns ; S/L_B ; reg2:inst|74195:inst1|15           ; CLK      ;
; N/A           ; None        ; -3.713 ns ; S/L_B ; reg2:inst|74195:inst1|16           ; CLK      ;
; N/A           ; None        ; -3.713 ns ; S/L_B ; reg2:inst|74195:inst1|17           ; CLK      ;
; N/A           ; None        ; -4.105 ns ; S/L_A ; reg2:inst1|74195:inst1|17          ; CLK      ;
; N/A           ; None        ; -4.105 ns ; S/L_A ; reg2:inst1|74195:inst1|16          ; CLK      ;
; N/A           ; None        ; -4.105 ns ; S/L_A ; reg2:inst1|74195:inst1|18          ; CLK      ;
+---------------+-------------+-----------+-------+------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 06 10:25:08 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3-datapath -c lab3-datapath --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Flag:inst3|7476:inst21|8~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "SF" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Flag:inst3|inst6" as buffer
Info: Clock "CLK" has Internal fmax of 297.18 MHz between source register "Flag:inst3|7476:inst21|8~_emulated" and destination register "reg2:inst1|74195:inst1|18" (period= 3.365 ns)
    Info: + Longest register to register delay is 2.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3|7476:inst21|8~_emulated'
        Info: 2: + IC(0.452 ns) + CELL(0.150 ns) = 0.602 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3|7476:inst21|8~head_lut'
        Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.037 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|25'
        Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 1.674 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4|7483:inst16|1~0'
        Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X60_Y1_N12; Fanout = 1; COMB Node = 'reg2:inst1|74195:inst1|26~0'
        Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 2.475 ns; Loc. = LCCOMB_X60_Y1_N22; Fanout = 1; COMB Node = 'reg2:inst1|74195:inst1|26~1'
        Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 2.883 ns; Loc. = LCCOMB_X60_Y1_N16; Fanout = 1; COMB Node = 'reg2:inst1|74195:inst1|18~0'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.967 ns; Loc. = LCFF_X60_Y1_N17; Fanout = 6; REG Node = 'reg2:inst1|74195:inst1|18'
        Info: Total cell delay = 1.212 ns ( 40.85 % )
        Info: Total interconnect delay = 1.755 ns ( 59.15 % )
    Info: - Smallest clock skew is -0.184 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 4.160 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(2.761 ns) + CELL(0.537 ns) = 4.160 ns; Loc. = LCFF_X60_Y1_N17; Fanout = 6; REG Node = 'reg2:inst1|74195:inst1|18'
            Info: Total cell delay = 1.399 ns ( 33.63 % )
            Info: Total interconnect delay = 2.761 ns ( 66.37 % )
        Info: - Longest clock path from clock "CLK" to source register is 4.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(2.437 ns) + CELL(0.271 ns) = 3.570 ns; Loc. = LCCOMB_X61_Y1_N16; Fanout = 1; COMB Node = 'Flag:inst3|inst6'
            Info: 3: + IC(0.237 ns) + CELL(0.537 ns) = 4.344 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3|7476:inst21|8~_emulated'
            Info: Total cell delay = 1.670 ns ( 38.44 % )
            Info: Total interconnect delay = 2.674 ns ( 61.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: No valid register-to-register data paths exist for clock "SF"
Info: tsu for register "reg2:inst1|74195:inst1|17" (data pin = "S/L_A", clock pin = "CLK") is 4.335 ns
    Info: + Longest pin to register delay is 8.531 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 4; PIN Node = 'S/L_A'
        Info: 2: + IC(7.040 ns) + CELL(0.659 ns) = 8.531 ns; Loc. = LCFF_X60_Y1_N15; Fanout = 9; REG Node = 'reg2:inst1|74195:inst1|17'
        Info: Total cell delay = 1.491 ns ( 17.48 % )
        Info: Total interconnect delay = 7.040 ns ( 82.52 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 4.160 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(2.761 ns) + CELL(0.537 ns) = 4.160 ns; Loc. = LCFF_X60_Y1_N15; Fanout = 9; REG Node = 'reg2:inst1|74195:inst1|17'
        Info: Total cell delay = 1.399 ns ( 33.63 % )
        Info: Total interconnect delay = 2.761 ns ( 66.37 % )
Info: tco from clock "CLK" to destination pin "S2[4]" through register "Flag:inst3|7476:inst21|8~_emulated" is 11.359 ns
    Info: + Longest clock path from clock "CLK" to source register is 4.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(2.437 ns) + CELL(0.271 ns) = 3.570 ns; Loc. = LCCOMB_X61_Y1_N16; Fanout = 1; COMB Node = 'Flag:inst3|inst6'
        Info: 3: + IC(0.237 ns) + CELL(0.537 ns) = 4.344 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3|7476:inst21|8~_emulated'
        Info: Total cell delay = 1.670 ns ( 38.44 % )
        Info: Total interconnect delay = 2.674 ns ( 61.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y1_N31; Fanout = 1; REG Node = 'Flag:inst3|7476:inst21|8~_emulated'
        Info: 2: + IC(0.452 ns) + CELL(0.150 ns) = 0.602 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3|7476:inst21|8~head_lut'
        Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 1.037 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|25'
        Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 1.674 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4|7483:inst16|1~0'
        Info: 5: + IC(0.712 ns) + CELL(0.149 ns) = 2.535 ns; Loc. = LCCOMB_X60_Y1_N18; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|1~1'
        Info: 6: + IC(0.437 ns) + CELL(0.150 ns) = 3.122 ns; Loc. = LCCOMB_X60_Y1_N0; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|45'
        Info: 7: + IC(0.815 ns) + CELL(2.828 ns) = 6.765 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'S2[4]'
        Info: Total cell delay = 3.805 ns ( 56.25 % )
        Info: Total interconnect delay = 2.960 ns ( 43.75 % )
Info: Longest tpd from source pin "SET" to destination pin "S2[4]" is 9.274 ns
    Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; PIN Node = 'SET'
    Info: 2: + IC(1.685 ns) + CELL(0.437 ns) = 3.111 ns; Loc. = LCCOMB_X60_Y1_N2; Fanout = 10; COMB Node = 'Flag:inst3|7476:inst21|8~head_lut'
    Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 3.546 ns; Loc. = LCCOMB_X60_Y1_N8; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|25'
    Info: 4: + IC(0.259 ns) + CELL(0.378 ns) = 4.183 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'Athristis:inst4|7483:inst16|1~0'
    Info: 5: + IC(0.712 ns) + CELL(0.149 ns) = 5.044 ns; Loc. = LCCOMB_X60_Y1_N18; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|1~1'
    Info: 6: + IC(0.437 ns) + CELL(0.150 ns) = 5.631 ns; Loc. = LCCOMB_X60_Y1_N0; Fanout = 1; COMB Node = 'Athristis:inst4|7483:inst16|45'
    Info: 7: + IC(0.815 ns) + CELL(2.828 ns) = 9.274 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'S2[4]'
    Info: Total cell delay = 5.081 ns ( 54.79 % )
    Info: Total interconnect delay = 4.193 ns ( 45.21 % )
Info: th for register "reg2:inst|74195:inst1|15" (data pin = "A1_B", clock pin = "CLK") is 1.199 ns
    Info: + Longest clock path from clock "CLK" to destination register is 4.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(2.646 ns) + CELL(0.537 ns) = 4.045 ns; Loc. = LCFF_X59_Y1_N3; Fanout = 10; REG Node = 'reg2:inst|74195:inst1|15'
        Info: Total cell delay = 1.399 ns ( 34.59 % )
        Info: Total interconnect delay = 2.646 ns ( 65.41 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.112 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'A1_B'
        Info: 2: + IC(1.348 ns) + CELL(0.275 ns) = 2.622 ns; Loc. = LCCOMB_X59_Y1_N0; Fanout = 4; COMB Node = 'reg2:inst|74195:inst1|25~0'
        Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 3.028 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 1; COMB Node = 'reg2:inst|74195:inst1|15~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.112 ns; Loc. = LCFF_X59_Y1_N3; Fanout = 10; REG Node = 'reg2:inst|74195:inst1|15'
        Info: Total cell delay = 1.508 ns ( 48.46 % )
        Info: Total interconnect delay = 1.604 ns ( 51.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon May 06 10:25:09 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


