Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 14:28:07 2023
| Host         : Raphaetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 3.708ns (44.882%)  route 4.554ns (55.118%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     2.533    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.105     2.638 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.614     3.252    LC_1
    SLICE_X89Y88         LUT5 (Prop_lut5_I2_O)        0.108     3.360 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.338     5.697    Cout_OBUF
    M1                   OBUF (Prop_obuf_I_O)         2.564     8.262 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.262    Cout
    M1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 3.557ns (45.587%)  route 4.246ns (54.413%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     2.533    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.105     2.638 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.614     3.252    LC_1
    SLICE_X89Y88         LUT5 (Prop_lut5_I3_O)        0.105     3.357 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.030     5.387    F_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         2.416     7.803 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.803    F[3]
    R1                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.707ns  (logic 3.545ns (45.997%)  route 4.162ns (54.003%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     2.533    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.105     2.638 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.811     3.449    LC_1
    SLICE_X89Y88         LUT3 (Prop_lut3_I2_O)        0.105     3.554 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     5.303    F_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         2.404     7.707 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.707    F[2]
    P2                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 3.618ns (48.712%)  route 3.809ns (51.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     2.533    B_IBUF[0]
    SLICE_X89Y78         LUT5 (Prop_lut5_I4_O)        0.119     2.652 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.207     4.859    F_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         2.568     7.428 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.428    F[1]
    P1                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 3.437ns (48.285%)  route 3.681ns (51.715%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    Y6                   IBUF (Prop_ibuf_I_O)         0.931     0.931 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     2.533    B_IBUF[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.638 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     4.717    F_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         2.402     7.119 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.119    F[0]
    N2                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.460ns (63.275%)  route 0.847ns (36.725%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.327     0.568    A_IBUF[2]
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.045     0.613 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     1.133    F_OBUF[2]
    P2                   OBUF (Prop_obuf_I_O)         1.174     2.307 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.307    F[2]
    P2                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.472ns (58.804%)  route 1.031ns (41.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.620    A_IBUF[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.665 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.652     1.317    F_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         1.186     2.503 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.503    F[3]
    R1                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.541ns (57.955%)  route 1.118ns (42.045%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    Y4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.368     0.625    B_IBUF[1]
    SLICE_X89Y78         LUT5 (Prop_lut5_I0_O)        0.046     0.671 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.750     1.421    F_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         1.238     2.659 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.659    F[1]
    P1                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.452ns (54.181%)  route 1.228ns (45.819%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V3                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.559     0.794    A_IBUF[0]
    SLICE_X89Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.839 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.669     1.508    F_OBUF[0]
    N2                   OBUF (Prop_obuf_I_O)         1.171     2.680 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.680    F[0]
    N2                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.521ns (56.206%)  route 1.185ns (43.794%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    U3                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.379     0.620    A_IBUF[2]
    SLICE_X89Y88         LUT5 (Prop_lut5_I3_O)        0.046     0.666 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.806     1.471    Cout_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.234     2.706 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.706    Cout
    M1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





